============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 26 2025  11:23:25 pm
  Module:                 batcher
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][10]/SEN -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][11]/SEN -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][4]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][12]/SEN -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][13]/SEN -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][3]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][5]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][14]/SEN -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (10 ps) Setup Check with Pin data_latch_reg[3][5][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][5][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][5][15]/SEN -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][5][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][7]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][0]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][6]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][9]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][1]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][8]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  data_latch_reg[3][4][2]/SEN  -       -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                    -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                    -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                    -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                    -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                    -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][15]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                   -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                   -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                   -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                   -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                   -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][5]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                   -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                   -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                   -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                   -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                   -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][7]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                    -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                    -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                    -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                    -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                    -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][14]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                    -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                    -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                    -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                    -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                    -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][12]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 22: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                   -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                   -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                   -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                   -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                   -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][0]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                   -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                   -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                   -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                   -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                   -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][1]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                   -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                   -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                   -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                   -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                   -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][3]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 25: MET (12 ps) Setup Check with Pin data_latch_reg[2][7][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     282                  
       Uncertainty:-       0                  
     Required Time:=     968                  
      Launch Clock:-       0                  
         Data Path:-     956                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446175/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446030/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445906/X                   -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445836/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445796/X                   -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445705/X                   -       A->X   F     oai21_1x       1   3.6    35    41     551    (-,-) 
  g455436/X                   -       A->X   F     ao21_2x       23 110.4   179   212     763    (-,-) 
  g445508/X                   -       A->X   R     inv_1x         9  45.1   223   193     956    (-,-) 
  data_latch_reg[2][7][9]/SEN -       -      R     sdffrq_1x      9     -     -     0     956    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][7][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 26: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][7]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 27: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][2]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 28: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][6]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 29: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][3]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 30: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                    -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                    -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                    -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                    -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                    -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                    -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                    -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                    -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                    -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                    -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][10]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 31: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                    -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                    -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                    -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                    -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                    -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                    -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                    -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                    -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                    -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                    -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][11]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 32: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][9]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 33: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][1]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 34: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                    -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                    -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                    -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                    -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                    -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                    -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                    -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                    -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                    -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                    -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][14]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (12 ps) Setup Check with Pin data_latch_reg[3][2][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                    -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                    -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                    -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                    -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                    -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                    -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                    -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                    -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                    -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                    -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][2][15]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][2][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 36: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                    -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                    -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                    -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                    -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                    -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                    -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                    -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                    -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                    -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                    -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][12]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 37: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][8]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 38: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][4]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 39: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                    -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                    -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                    -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                    -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                    -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                    -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                    -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                    -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                    -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                    -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][13]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 40: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][5]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 41: MET (12 ps) Setup Check with Pin data_latch_reg[3][3][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      12                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g444845/X                   -       A->X   R     or2_1x         2  6.5    39    78     273    (-,-) 
  g444724/X                   -       A->X   F     nand2_1x       1  3.6    34    32     305    (-,-) 
  g444538/X                   -       B0->X  R     aoi22_1x       1  3.7    68    62     367    (-,-) 
  g444481/X                   -       C->X   R     oa21_1x        1  3.6    28    74     441    (-,-) 
  g444453/X                   -       C->X   F     oai21_1x       1  3.6    44    42     483    (-,-) 
  g444409/X                   -       A1->X  R     aoi22_1x       1  3.7    68    56     538    (-,-) 
  g444310/X                   -       A1->X  F     oai22_1x       1  3.7    41    48     586    (-,-) 
  g444082/X                   -       A->X   R     aoi21_1x       1 11.0   129    95     681    (-,-) 
  g443818/X                   -       A->X   F     oai21_4x      16 78.8   124   120     801    (-,-) 
  g443732/X                   -       A->X   R     inv_2x        16 79.7   193   159     960    (-,-) 
  data_latch_reg[3][3][0]/SEN -       -      R     sdffrq_1x     16    -     -     0     961    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][3][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 42: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 43: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 44: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 45: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 46: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 47: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 48: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 49: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 50: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 51: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 52: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 53: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 54: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 55: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 56: MET (13 ps) Setup Check with Pin data_latch_reg[3][14][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      13                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  g445105/X                     -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  g444890/X                     -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  g444743/X                     -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  g444614/X                     -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  g444572/X                     -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  g444544/X                     -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  g444442/X                     -       A->X   F     oai21_1x       1  3.6    45    41     540    (-,-) 
  g444411/X                     -       C->X   F     ao21_1x        1  3.6    28    82     623    (-,-) 
  g132/X                        -       A->X   F     ao21_2x       17 83.7   141   180     803    (-,-) 
  g444307/X                     -       A->X   R     inv_2x        15 74.8   185   158     960    (-,-) 
  data_latch_reg[3][14][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     961    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][14][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 57: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 58: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 59: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 60: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 61: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 62: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 63: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 64: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 65: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 66: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 67: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 68: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 69: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 70: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 71: MET (22 ps) Setup Check with Pin data_latch_reg[3][9][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445317/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444950/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444709/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444584/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444469/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444427/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g137/X                      -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g136/X                      -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444397/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][9][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][9][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 72: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 73: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 74: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                     -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                     -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 75: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 76: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                     -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                     -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 77: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 78: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 79: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                     -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                     -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 80: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 81: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 82: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                     -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                     -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 83: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 84: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 85: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                     -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                     -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 86: MET (22 ps) Setup Check with Pin data_latch_reg[3][11][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445315/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444949/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444710/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444585/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444468/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444426/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455617/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455612/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444396/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][11][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][11][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 87: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                        -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                        -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 88: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 89: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 90: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 91: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 92: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 93: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 94: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 95: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 96: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 97: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 98: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                        -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                        -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 99: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                        -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                        -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 100: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                        -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                        -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 101: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 102: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                     -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                        -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                        -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                     -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 103: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 104: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 105: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 106: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 107: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 108: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 109: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 110: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                    -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                    -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 111: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 112: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 113: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 114: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 115: MET (22 ps) Setup Check with Pin data_latch_reg[3][20][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444842/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444725/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444554/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444478/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444424/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444404/X                    -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g125/X                       -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g124/X                       -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444199/X                    -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][20][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][20][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 116: MET (22 ps) Setup Check with Pin data_latch_reg[3][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      22                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444843/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444723/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444552/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444425/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444399/X                   -       A->X   R     aoi21_1x       1  3.7    61    48     587    (-,-) 
  g455664/X                   -       A->X   F     oai21_1x       1  3.5    36    41     628    (-,-) 
  g455659/X                   -       A1->X  F     ao22_4x       17 83.7   101   180     808    (-,-) 
  g444197/X                   -       A->X   R     inv_2x        15 74.8   179   145     952    (-,-) 
  data_latch_reg[3][1][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][1][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 117: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 118: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 119: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 120: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 121: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 122: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 123: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 124: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 125: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 126: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 127: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 128: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 129: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 130: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 131: MET (27 ps) Setup Check with Pin data_latch_reg[3][19][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445591/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445323/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444943/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444823/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444613/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444440/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455549/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455544/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444408/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][19][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][19][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 132: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 133: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 134: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 135: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 136: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 137: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 138: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 139: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 140: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 141: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 142: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 143: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 144: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 145: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 146: MET (27 ps) Setup Check with Pin data_latch_reg[3][6][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445363/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444798/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444610/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444558/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444446/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444410/X                    -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455651/X                    -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455646/X                    -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444306/X                    -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][6][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][6][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 147: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 148: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 149: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 150: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 151: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 152: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 153: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 154: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 155: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 156: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 157: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 158: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 159: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 160: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 161: MET (27 ps) Setup Check with Pin data_latch_reg[3][12][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=      27                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445130/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444799/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444609/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444501/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444447/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444402/X                     -       C->X   R     aoi21_1x       1  3.7    61    61     559    (-,-) 
  g455604/X                     -       A->X   F     oai21_1x       1  3.6    36    41     600    (-,-) 
  g455599/X                     -       A1->X  F     ao22_2x       17 83.7   142   188     788    (-,-) 
  g444200/X                     -       A->X   R     inv_2x        15 74.8   185   158     946    (-,-) 
  data_latch_reg[3][12][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     947    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][12][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 162: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 163: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 164: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 165: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 166: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 167: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 168: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 169: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 170: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 171: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 172: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 173: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 174: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 175: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 176: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 177: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 178: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 179: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 180: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 181: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 182: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 183: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 184: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 185: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 186: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 187: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 188: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 189: MET (55 ps) Setup Check with Pin data_latch_reg[3][28][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445651/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445453/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445278/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444827/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444695/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444482/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455557/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444422/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][28][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][28][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 190: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 191: MET (55 ps) Setup Check with Pin data_latch_reg[3][30][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445647/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445454/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445275/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444826/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444694/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444467/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g455571/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444423/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][30][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][30][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 192: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 193: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 194: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 195: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 196: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 197: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 198: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 199: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 200: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 201: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 202: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 203: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 204: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 205: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 206: MET (55 ps) Setup Check with Pin data_latch_reg[3][22][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][22][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     919                  
             Slack:=      55                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][22][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][22][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445124/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444801/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444603/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444502/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444443/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444403/X                     -       C->X   F     ao21_1x        1  3.6    28    82     581    (-,-) 
  g444233/X                     -       A->X   F     ao21_2x       17 83.7   141   180     761    (-,-) 
  g444198/X                     -       A->X   R     inv_2x        15 74.8   185   158     918    (-,-) 
  data_latch_reg[3][22][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     919    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][22][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 207: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][10]/SEN -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 208: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][0]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 209: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][11]/SEN -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 210: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][13]/SEN -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 211: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][14]/SEN -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 212: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][15]/SEN -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 213: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][3]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 214: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][7]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 215: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][1]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 216: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][2]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 217: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][4]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 218: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][5]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 219: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][6]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 220: MET (62 ps) Setup Check with Pin data_latch_reg[4][15][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[4][15][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     913                  
             Slack:=      62                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][11][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][11][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g443743/X                     -       B->X   F     nand2_1x       2  6.6    47    62     259    (-,-) 
  g443629/X                     -       C->X   F     oa21_1x        2  6.7    35    67     326    (-,-) 
  g443534/X                     -       C->X   R     oai21_1x       2  6.9    86    44     369    (-,-) 
  g443493/X                     -       A->X   F     inv_1x         1  3.3    32    32     401    (-,-) 
  g443365/X                     -       A->X   R     nand2_1x       2  6.9    62    50     451    (-,-) 
  g443124/X                     -       A->X   F     oai21_1x       1  3.6    45    41     492    (-,-) 
  g443008/X                     -       C->X   F     ao21_1x        1  3.6    28    82     574    (-,-) 
  g455422/X                     -       A->X   F     ao21_2x       18 88.5   148   185     760    (-,-) 
  g442947/X                     -       A->X   R     inv_2x        14 69.8   176   153     913    (-,-) 
  data_latch_reg[4][15][9]/SEN  -       -      R     sdffrq_1x     14    -     -     0     913    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[4][15][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 221: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 222: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 223: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 224: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 225: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                     -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                     -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                     -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                     -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 226: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                     -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                     -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                     -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                     -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 227: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 228: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                     -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                     -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                     -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                     -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 229: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                     -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                     -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                     -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                     -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 230: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 231: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 232: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 233: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 234: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                     -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                     -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                     -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                     -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 235: MET (75 ps) Setup Check with Pin data_latch_reg[3][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=      75                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445450/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445294/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444822/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444698/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444531/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     518    (-,-) 
  g444445/X                    -       A->X   F     oai21_1x       1  3.6    35    41     559    (-,-) 
  g455585/X                    -       A->X   F     ao21_2x       17 83.7   141   182     741    (-,-) 
  g444407/X                    -       A->X   R     inv_2x        15 74.8   185   158     898    (-,-) 
  data_latch_reg[3][17][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     899    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][17][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 236: MET (78 ps) Setup Check with Pin data_latch_reg[2][25][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][25][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     259                  
       Uncertainty:-       0                  
     Required Time:=     991                  
      Launch Clock:-       0                  
         Data Path:-     912                  
             Slack:=      78                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.1    81   195     195    (-,-) 
  g446170/X                     -       B->X   R     or2_1x         2   6.5    39    81     277    (-,-) 
  g446003/X                     -       A->X   F     nand2_1x       1   3.6    34    32     309    (-,-) 
  g445893/X                     -       A1->X  R     aoi22_1x       1   3.7    70    53     362    (-,-) 
  g445842/X                     -       C->X   R     oa21_1x        1   3.6    28    74     437    (-,-) 
  g445821/X                     -       C->X   F     oai21_1x       1   3.6    45    42     478    (-,-) 
  g445794/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     534    (-,-) 
  g445597/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     582    (-,-) 
  g445426/X                     -       A->X   F     ao21_1x        1   3.5    28    70     651    (-,-) 
  g445069/X                     -       A->X   F     ao21_4x       31 149.2   145   212     863    (-,-) 
  g444938/X                     -       A->X   R     inv_1x         1   5.4    62    49     912    (-,-) 
  data_latch_reg[2][25][15]/SEN -       -      R     sdffrq_1x      1     -     -     0     912    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][25][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 237: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                    -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                    -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                    -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                    -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                    -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                       -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                    -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][10]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 238: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                    -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                    -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                    -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                    -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                    -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                       -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                    -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][14]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 239: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                    -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                    -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                    -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                    -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                    -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                       -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                    -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][15]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 240: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][0]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 241: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                    -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                    -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                    -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                    -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                    -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                       -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                    -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][11]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 242: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][7]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 243: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][3]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 244: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                    -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                    -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                    -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                    -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                    -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                    -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                       -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                    -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][13]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 245: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][6]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 246: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][9]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 247: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][5]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 248: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][1]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 249: MET (83 ps) Setup Check with Pin data_latch_reg[2][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     273                  
       Uncertainty:-       0                  
     Required Time:=     977                  
      Launch Clock:-       0                  
         Data Path:-     894                  
             Slack:=      83                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[1][1][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[1][1][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.8    85   198     198    (-,-) 
  g446172/X                   -       A->X   F     nor2_1x        2  6.3    54    67     265    (-,-) 
  g446033/X                   -       A->X   F     or2_1x         1  3.6    30    81     346    (-,-) 
  g445890/X                   -       A1->X  R     aoi22_1x       1  3.6    68    51     398    (-,-) 
  g445841/X                   -       C->X   F     oai21_1x       1  3.6    42    54     452    (-,-) 
  g445801/X                   -       C->X   R     aoi21_1x       1  3.7    61    60     512    (-,-) 
  g445708/X                   -       A->X   F     oai21_1x       1  3.6    35    41     553    (-,-) 
  g139/X                      -       A->X   F     ao21_2x       19 93.4   155   193     745    (-,-) 
  g445509/X                   -       A->X   R     inv_2x        13 64.9   167   148     894    (-,-) 
  data_latch_reg[2][1][2]/SEN -       -      R     sdffrq_1x     13    -     -     0     894    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][1][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 250: MET (87 ps) Setup Check with Pin data_latch_reg[2][11][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q    -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                     -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                     -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                     -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                     -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                     -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                     -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                     -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                     -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][11][10]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][11][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 251: MET (87 ps) Setup Check with Pin data_latch_reg[2][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q    -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                     -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                     -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                     -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                     -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                     -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                     -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                     -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                     -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][11][14]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][11][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 252: MET (87 ps) Setup Check with Pin data_latch_reg[2][11][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                    -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                    -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                    -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                    -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                    -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                    -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                    -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                    -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][11][5]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][11][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 253: MET (87 ps) Setup Check with Pin data_latch_reg[2][11][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                    -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                    -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                    -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                    -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                    -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                    -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                    -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                    -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][11][1]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][11][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 254: MET (87 ps) Setup Check with Pin data_latch_reg[2][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q    -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                     -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                     -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                     -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                     -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                     -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                     -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                     -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                     -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][11][11]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 255: MET (87 ps) Setup Check with Pin data_latch_reg[2][9][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][9][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                    -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                    -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                    -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                    -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                    -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                    -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                    -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                    -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][9][15]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][9][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 256: MET (87 ps) Setup Check with Pin data_latch_reg[2][11][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=     976                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=      87                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.4    99   208     208    (-,-) 
  g446606/X                    -       B1->X  F     aoi22_1x       2   6.7    63    79     288    (-,-) 
  g446513/X                    -       C->X   R     oai21_1x       2   6.9    87    52     340    (-,-) 
  g446491/X                    -       A->X   F     inv_1x         1   3.3    32    32     372    (-,-) 
  g446283/X                    -       A->X   R     nand2_1x       2   6.9    62    50     422    (-,-) 
  g446145/X                    -       C->X   F     oai21_1x       1   3.4    44    51     473    (-,-) 
  g445867/X                    -       B->X   F     ao21_1x        1   3.5    28    74     547    (-,-) 
  g445813/X                    -       A->X   F     ao21_4x       25 120.1   125   195     742    (-,-) 
  g445806/X                    -       A->X   R     inv_1x         7  35.2   174   147     889    (-,-) 
  data_latch_reg[2][11][4]/SEN -       -      R     sdffrq_1x      7     -     -     0     889    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][11][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 257: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 258: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 259: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 260: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 261: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 262: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 263: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 264: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 265: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 266: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 267: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 268: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 269: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 270: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 271: MET (88 ps) Setup Check with Pin data_latch_reg[3][27][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=     974                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      88                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.4    99   208     208    (-,-) 
  g444528/X                     -       B1->X  F     aoi22_1x       2  6.7    63    79     288    (-,-) 
  g444462/X                     -       C->X   R     oai21_1x       2  6.9    87    52     340    (-,-) 
  g444451/X                     -       A->X   F     inv_1x         1  3.3    32    32     372    (-,-) 
  g444438/X                     -       A->X   R     nand2_1x       2  6.9    62    50     422    (-,-) 
  g444412/X                     -       C->X   F     oai21_1x       1  3.4    44    51     473    (-,-) 
  g444077/X                     -       B->X   F     ao21_1x        1  3.6    28    74     547    (-,-) 
  g455408/X                     -       A->X   F     ao21_2x       17 83.7   141   180     727    (-,-) 
  g443733/X                     -       A->X   R     inv_2x        15 74.8   185   158     885    (-,-) 
  data_latch_reg[3][27][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     885    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[3][27][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 272: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 273: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 274: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 275: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 276: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 277: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 278: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 279: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 280: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 281: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 282: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 283: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 284: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 285: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 286: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 287: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 288: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 289: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 290: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 291: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 292: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 293: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 294: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 295: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 296: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 297: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 298: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 299: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 300: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 301: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 302: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 303: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 304: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 305: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 306: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 307: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 308: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 309: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 310: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 311: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 312: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 313: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 314: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 315: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 316: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 317: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 318: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 319: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 320: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 321: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 322: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 323: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 324: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 325: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 326: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 327: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 328: MET (103 ps) Setup Check with Pin data_latch_reg[10][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][17][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][17][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 329: MET (103 ps) Setup Check with Pin data_latch_reg[10][16][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435254/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435062/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434802/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434699/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434649/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434593/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434576/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434558/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434270/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][16][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][16][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 330: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 331: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 332: MET (103 ps) Setup Check with Pin data_latch_reg[10][14][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                      -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                      -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                      -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                      -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                      -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                      -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][14][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][14][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 333: MET (103 ps) Setup Check with Pin data_latch_reg[10][15][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435178/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434899/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434718/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434651/X                     -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g434619/X                     -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g434584/X                     -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g434567/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g434431/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g434107/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[10][15][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][15][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 334: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 335: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 336: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 337: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 338: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 339: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 340: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 341: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 342: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 343: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 344: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 345: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 346: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 347: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 348: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 349: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 350: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 351: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 352: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 353: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 354: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 355: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 356: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 357: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 358: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 359: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 360: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 361: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 362: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 363: MET (103 ps) Setup Check with Pin data_latch_reg[5][6][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][6][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][6][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 364: MET (103 ps) Setup Check with Pin data_latch_reg[5][4][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441891/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441770/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441633/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441588/X                   -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441575/X                   -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441550/X                   -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441537/X                   -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441145/X                   -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440833/X                   -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][4][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][4][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 365: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 366: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 367: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 368: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 369: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 370: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 371: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 372: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 373: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 374: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 375: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 376: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 377: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 378: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 379: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 380: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 381: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 382: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 383: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 384: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 385: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 386: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 387: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 388: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 389: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 390: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 391: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 392: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 393: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 394: MET (103 ps) Setup Check with Pin data_latch_reg[5][31][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                     -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                     -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                     -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                     -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                     -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                     -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][31][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][31][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 395: MET (103 ps) Setup Check with Pin data_latch_reg[5][29][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     908                  
             Slack:=     103                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441898/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441777/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441639/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441577/X                    -       C->X   R     oa21_1x        1   3.6    28    74     480    (-,-) 
  g441568/X                    -       C->X   F     oai21_1x       1   3.6    45    42     522    (-,-) 
  g441551/X                    -       A1->X  R     aoi22_1x       1   3.7    68    56     578    (-,-) 
  g441536/X                    -       A1->X  F     oai22_1x       1   3.7    41    48     625    (-,-) 
  g441155/X                    -       A->X   F     ao21_1x        1   3.5    28    70     695    (-,-) 
  g440834/X                    -       A->X   F     ao21_4x       31 150.9   146   213     908    (-,-) 
  data_latch_reg[5][29][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     908    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][29][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 396: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 397: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 398: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 399: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 400: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 401: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 402: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 403: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 404: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 405: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 406: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 407: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 408: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 409: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 410: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 411: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 412: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 413: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 414: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 415: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 416: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 417: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 418: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 419: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 420: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 421: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 422: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 423: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                    -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                    -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                    -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                    -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                    -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                    -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 424: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 425: MET (104 ps) Setup Check with Pin data_latch_reg[8][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][1][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][1][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 426: MET (104 ps) Setup Check with Pin data_latch_reg[8][5][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[7][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[8][5][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     104                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[7][1][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[7][1][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g437893/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g437679/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g437478/X                   -       B0->X  R     aoi22_1x       1   3.6    67    60     406    (-,-) 
  g437422/X                   -       C->X   F     oai21_1x       1   3.6    42    53     459    (-,-) 
  g437378/X                   -       C->X   F     ao21_1x        1   3.6    28    82     541    (-,-) 
  g437372/X                   -       C->X   F     oa21_1x        1   3.6    27    53     593    (-,-) 
  g437363/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     650    (-,-) 
  g437344/X                   -       A->X   F     oai21_1x       1   3.5    36    41     692    (-,-) 
  g437144/X                   -       A->X   F     ao21_4x       31 150.9   146   215     906    (-,-) 
  data_latch_reg[8][5][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     907    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[8][5][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 427: MET (106 ps) Setup Check with Pin data_latch_reg[2][31][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][31][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     259                  
       Uncertainty:-       0                  
     Required Time:=     991                  
      Launch Clock:-       0                  
         Data Path:-     884                  
             Slack:=     106                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][29][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g446973/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g446653/X                     -       A->X   F     or2_1x         2   6.6    38    86     310    (-,-) 
  g446575/X                     -       C->X   F     oa21_1x        2   6.7    36    65     375    (-,-) 
  g446512/X                     -       C->X   R     oai21_1x       2   6.9    87    44     419    (-,-) 
  g446490/X                     -       A->X   F     inv_1x         1   3.3    32    32     450    (-,-) 
  g446287/X                     -       A->X   R     nand2_1x       2   6.9    62    50     500    (-,-) 
  g446037/X                     -       A->X   F     oai21_1x       1   3.6    45    41     541    (-,-) 
  g445872/X                     -       C->X   F     ao21_1x        1   3.5    28    82     623    (-,-) 
  g455330/X                     -       A->X   F     ao21_4x       31 149.2   145   212     835    (-,-) 
  g445805/X                     -       A->X   R     inv_1x         1   5.4    62    49     884    (-,-) 
  data_latch_reg[2][31][15]/SEN -       -      R     sdffrq_1x      1     -     -     0     884    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[2][31][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 428: MET (106 ps) Setup Check with Pin data_latch_reg[11][3][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[10][3][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[11][3][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     259                  
       Uncertainty:-       0                  
     Required Time:=     991                  
      Launch Clock:-       0                  
         Data Path:-     884                  
             Slack:=     106                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[10][3][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[10][3][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[10][3][11]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g433948/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g433710/X                     -       A->X   F     or2_1x         2   6.6    38    86     310    (-,-) 
  g433532/X                     -       C->X   F     oa21_1x        2   6.7    36    65     375    (-,-) 
  g433404/X                     -       C->X   R     oai21_1x       2   6.9    87    44     419    (-,-) 
  g433353/X                     -       A->X   F     inv_1x         1   3.3    32    32     450    (-,-) 
  g433301/X                     -       A->X   R     nand2_1x       2   6.9    62    50     500    (-,-) 
  g433166/X                     -       A->X   F     oai21_1x       1   3.6    45    41     541    (-,-) 
  g433130/X                     -       C->X   F     ao21_1x        1   3.5    28    82     623    (-,-) 
  g455339/X                     -       A->X   F     ao21_4x       31 149.2   145   212     835    (-,-) 
  g433106/X                     -       A->X   R     inv_1x         1   5.4    62    49     884    (-,-) 
  data_latch_reg[11][3][15]/SEN -       -      R     sdffrq_1x      1     -     -     0     884    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[11][3][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 429: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 430: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 431: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 432: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 433: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 434: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 435: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 436: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 437: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 438: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 439: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 440: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 441: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 442: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 443: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 444: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 445: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                    -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                    -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                    -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                    -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                    -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                    -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 446: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 447: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 448: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 449: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 450: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 451: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 452: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 453: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 454: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 455: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 456: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 457: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 458: MET (108 ps) Setup Check with Pin data_latch_reg[6][9][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][9][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][9][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 459: MET (108 ps) Setup Check with Pin data_latch_reg[6][8][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     902                  
             Slack:=     108                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440758/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440619/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440390/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440327/X                   -       C->X   R     oa21_1x        1   3.6    28    74     472    (-,-) 
  g440260/X                   -       C->X   F     oai21_1x       1   3.6    45    42     513    (-,-) 
  g440193/X                   -       B0->X  R     aoi22_1x       1   3.7    70    64     577    (-,-) 
  g440158/X                   -       A->X   F     oai21_1x       1   3.7    38    43     620    (-,-) 
  g439927/X                   -       A->X   F     ao21_1x        1   3.5    28    69     689    (-,-) 
  g439804/X                   -       A->X   F     ao21_4x       31 150.9   146   213     902    (-,-) 
  data_latch_reg[6][8][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     902    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[6][8][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 460: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 461: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 462: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                     -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 463: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 464: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                     -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 465: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                     -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 466: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 467: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 468: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                     -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 469: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 470: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                     -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 471: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 472: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 473: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 474: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                     -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 475: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 476: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 477: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 478: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 479: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 480: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 481: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 482: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 483: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 484: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 485: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 486: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 487: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 488: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 489: MET (113 ps) Setup Check with Pin data_latch_reg[5][11][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][11][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                    -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                    -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                    -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                    -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                    -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                    -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][11][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][11][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 490: MET (113 ps) Setup Check with Pin data_latch_reg[5][9][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][9][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][9][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][9][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g442402/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g442205/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441866/X                   -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g441730/X                   -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g441613/X                   -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g441592/X                   -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g441567/X                   -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g441549/X                   -       A->X   F     oai21_1x       1   3.5    36    41     683    (-,-) 
  g441535/X                   -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[5][9][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[5][9][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 491: MET (113 ps) Setup Check with Pin data_latch_reg[10][24][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][24][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][24][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][24][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 492: MET (113 ps) Setup Check with Pin data_latch_reg[10][24][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][24][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                     -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][24][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 493: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                     -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 494: MET (113 ps) Setup Check with Pin data_latch_reg[10][24][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][24][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                     -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                     -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                     -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                     -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                     -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                     -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][24][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][24][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 495: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 496: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 497: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 498: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 499: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 500: MET (113 ps) Setup Check with Pin data_latch_reg[10][25][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][25][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=     113                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][24][6]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][24][6]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435253/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435108/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434798/X                      -       A1->X  R     aoi22_1x       1   3.6    69    51     397    (-,-) 
  g434692/X                      -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g434616/X                      -       C->X   F     ao21_1x        1   3.6    28    82     532    (-,-) 
  g434594/X                      -       C->X   F     oa21_1x        1   3.6    27    53     585    (-,-) 
  g434583/X                      -       C->X   R     aoi21_1x       1   3.7    64    57     642    (-,-) 
  g434568/X                      -       A->X   F     oai21_1x       1   3.5    35    41     683    (-,-) 
  g434478/X                      -       A->X   F     ao21_4x       31 150.9   146   215     898    (-,-) 
  data_latch_reg[10][25][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     898    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  data_latch_reg[10][25][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#-------------------------------------------------------------------------------------------------------


