TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/LFSRTester.v

TOPLEVEL=LFSRTester
MODULE=LFSR_Tester

include ../../common/Makefile.sim
