// Seed: 4260995592
module module_0;
  wire id_1;
  wire [-1 : 1 'b0] id_2;
  wire id_3;
  logic id_4;
  ;
  logic [-1 : -1 'b0] id_5;
  assign id_1 = !id_4;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    .id_9(id_4),
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  wire id_10;
  assign id_9 = 1;
endmodule
