<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1378pt" height="782pt"
 viewBox="0.00 0.00 1378.00 782.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 778)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-778 1374,-778 1374,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1350,-8 1350,-8 1356,-8 1362,-14 1362,-20 1362,-20 1362,-754 1362,-754 1362,-760 1356,-766 1350,-766 1350,-766 20,-766 20,-766 14,-766 8,-760 8,-754 8,-754 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="685" y="-750.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="685" y="-735.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1342,-16 1342,-16 1348,-16 1354,-22 1354,-28 1354,-28 1354,-708 1354,-708 1354,-714 1348,-720 1342,-720 1342,-720 28,-720 28,-720 22,-720 16,-714 16,-708 16,-708 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="685" y="-704.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="685" y="-689.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M405,-314C405,-314 1303,-314 1303,-314 1309,-314 1315,-320 1315,-326 1315,-326 1315,-662 1315,-662 1315,-668 1309,-674 1303,-674 1303,-674 405,-674 405,-674 399,-674 393,-668 393,-662 393,-662 393,-326 393,-326 393,-320 399,-314 405,-314"/>
<text text-anchor="middle" x="854" y="-658.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="854" y="-643.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M413,-322C413,-322 1295,-322 1295,-322 1301,-322 1307,-328 1307,-334 1307,-334 1307,-616 1307,-616 1307,-622 1301,-628 1295,-628 1295,-628 413,-628 413,-628 407,-628 401,-622 401,-616 401,-616 401,-334 401,-334 401,-328 407,-322 413,-322"/>
<text text-anchor="middle" x="854" y="-612.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="854" y="-597.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decoder=board.processor.cores.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M421,-330C421,-330 1287,-330 1287,-330 1293,-330 1299,-336 1299,-342 1299,-342 1299,-570 1299,-570 1299,-576 1293,-582 1287,-582 1287,-582 421,-582 421,-582 415,-582 409,-576 409,-570 409,-570 409,-342 409,-342 409,-336 415,-330 421,-330"/>
<text text-anchor="middle" x="854" y="-566.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="854" y="-551.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M945,-338C945,-338 1279,-338 1279,-338 1285,-338 1291,-344 1291,-350 1291,-350 1291,-524 1291,-524 1291,-530 1285,-536 1279,-536 1279,-536 945,-536 945,-536 939,-536 933,-530 933,-524 933,-524 933,-350 933,-350 933,-344 939,-338 945,-338"/>
<text text-anchor="middle" x="1112" y="-520.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1112" y="-505.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M953,-346C953,-346 1096,-346 1096,-346 1102,-346 1108,-352 1108,-358 1108,-358 1108,-478 1108,-478 1108,-484 1102,-490 1096,-490 1096,-490 953,-490 953,-490 947,-490 941,-484 941,-478 941,-478 941,-358 941,-358 941,-352 947,-346 953,-346"/>
<text text-anchor="middle" x="1024.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1024.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M961,-354C961,-354 1088,-354 1088,-354 1094,-354 1100,-360 1100,-366 1100,-366 1100,-432 1100,-432 1100,-438 1094,-444 1088,-444 1088,-444 961,-444 961,-444 955,-444 949,-438 949,-432 949,-432 949,-366 949,-366 949,-360 955,-354 961,-354"/>
<text text-anchor="middle" x="1024.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1024.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1128,-346C1128,-346 1271,-346 1271,-346 1277,-346 1283,-352 1283,-358 1283,-358 1283,-478 1283,-478 1283,-484 1277,-490 1271,-490 1271,-490 1128,-490 1128,-490 1122,-490 1116,-484 1116,-478 1116,-478 1116,-358 1116,-358 1116,-352 1122,-346 1128,-346"/>
<text text-anchor="middle" x="1199.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1199.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1136,-354C1136,-354 1263,-354 1263,-354 1269,-354 1275,-360 1275,-366 1275,-366 1275,-432 1275,-432 1275,-438 1269,-444 1263,-444 1263,-444 1136,-444 1136,-444 1130,-444 1124,-438 1124,-432 1124,-432 1124,-366 1124,-366 1124,-360 1130,-354 1136,-354"/>
<text text-anchor="middle" x="1199.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1199.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust22"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M429,-354C429,-354 707,-354 707,-354 713,-354 719,-360 719,-366 719,-366 719,-432 719,-432 719,-438 713,-444 707,-444 707,-444 429,-444 429,-444 423,-444 417,-438 417,-432 417,-432 417,-366 417,-366 417,-360 423,-354 429,-354"/>
<text text-anchor="middle" x="568" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="568" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust24"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M250,-346C250,-346 366,-346 366,-346 372,-346 378,-352 378,-358 378,-358 378,-478 378,-478 378,-484 372,-490 366,-490 366,-490 250,-490 250,-490 244,-490 238,-484 238,-478 238,-478 238,-358 238,-358 238,-352 244,-346 250,-346"/>
<text text-anchor="middle" x="308" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="308" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust25"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M275,-354C275,-354 328,-354 328,-354 334,-354 340,-360 340,-366 340,-366 340,-432 340,-432 340,-438 334,-444 328,-444 328,-444 275,-444 275,-444 269,-444 263,-438 263,-432 263,-432 263,-366 263,-366 263,-360 269,-354 275,-354"/>
<text text-anchor="middle" x="301.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="301.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust29"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 1334,-24 1334,-24 1340,-24 1346,-30 1346,-36 1346,-36 1346,-294 1346,-294 1346,-300 1340,-306 1334,-306 1334,-306 36,-306 36,-306 30,-306 24,-300 24,-294 24,-294 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="685" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="685" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1L2Hierarchy</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust30"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-32C44,-32 356,-32 356,-32 362,-32 368,-38 368,-44 368,-44 368,-248 368,-248 368,-254 362,-260 356,-260 356,-260 44,-260 44,-260 38,-260 32,-254 32,-248 32,-248 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="200" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust33" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust33"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-40C52,-40 166,-40 166,-40 172,-40 178,-46 178,-52 178,-52 178,-118 178,-118 178,-124 172,-130 166,-130 166,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="109" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_board_cache_hierarchy_l1_dcache</title>
<g id="a_clust35"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1_dcache.power_state&#10;prefetcher=board.cache_hierarchy.l1_dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1_dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=4096&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1_dcache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M776,-40C776,-40 938,-40 938,-40 944,-40 950,-46 950,-52 950,-52 950,-118 950,-118 950,-124 944,-130 938,-130 938,-130 776,-130 776,-130 770,-130 764,-124 764,-118 764,-118 764,-52 764,-52 764,-46 770,-40 776,-40"/>
<text text-anchor="middle" x="857" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1_dcache </text>
<text text-anchor="middle" x="857" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: myCustomCache</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_board_cache_hierarchy_l1_icache</title>
<g id="a_clust45"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1_icache.power_state&#10;prefetcher=board.cache_hierarchy.l1_icache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1_icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=4096&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1_icache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M582,-40C582,-40 744,-40 744,-40 750,-40 756,-46 756,-52 756,-52 756,-118 756,-118 756,-124 750,-130 744,-130 744,-130 582,-130 582,-130 576,-130 570,-124 570,-118 570,-118 570,-52 570,-52 570,-46 576,-40 582,-40"/>
<text text-anchor="middle" x="663" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1_icache </text>
<text text-anchor="middle" x="663" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: myCustomCache</text>
</a>
</g>
</g>
<g id="clust55" class="cluster">
<title>cluster_board_cache_hierarchy_l2_cache</title>
<g id="a_clust55"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2_cache.replacement_policy&#10;&#13;esponse_latency=10&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-40C388,-40 550,-40 550,-40 556,-40 562,-46 562,-52 562,-52 562,-118 562,-118 562,-124 556,-130 550,-130 550,-130 388,-130 388,-130 382,-130 376,-124 376,-118 376,-118 376,-52 376,-52 376,-46 382,-40 388,-40"/>
<text text-anchor="middle" x="469" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="469" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: myCustomCache</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_board_cache_hierarchy_l2_xbar</title>
<g id="a_clust65"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2_xbar.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2_xbar.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M513,-170C513,-170 749,-170 749,-170 755,-170 761,-176 761,-182 761,-182 761,-248 761,-248 761,-254 755,-260 749,-260 749,-260 513,-260 513,-260 507,-260 501,-254 501,-248 501,-248 501,-182 501,-182 501,-176 507,-170 513,-170"/>
<text text-anchor="middle" x="631" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_xbar </text>
<text text-anchor="middle" x="631" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust68" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_cache</title>
<g id="a_clust68"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M970,-40C970,-40 1132,-40 1132,-40 1138,-40 1144,-46 1144,-52 1144,-52 1144,-118 1144,-118 1144,-124 1138,-130 1132,-130 1132,-130 970,-130 970,-130 964,-130 958,-124 958,-118 958,-118 958,-52 958,-52 958,-46 964,-40 970,-40"/>
<text text-anchor="middle" x="1051" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="1051" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust74" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_cache</title>
<g id="a_clust74"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M1164,-40C1164,-40 1326,-40 1326,-40 1332,-40 1338,-46 1338,-52 1338,-52 1338,-118 1338,-118 1338,-124 1332,-130 1326,-130 1326,-130 1164,-130 1164,-130 1158,-130 1152,-124 1152,-118 1152,-118 1152,-52 1152,-52 1152,-46 1158,-40 1164,-40"/>
<text text-anchor="middle" x="1245" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="1245" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M203.5,-398C203.5,-398 136.5,-398 136.5,-398 130.5,-398 124.5,-392 124.5,-386 124.5,-386 124.5,-374 124.5,-374 124.5,-368 130.5,-362 136.5,-362 136.5,-362 203.5,-362 203.5,-362 209.5,-362 215.5,-368 215.5,-374 215.5,-374 215.5,-386 215.5,-386 215.5,-392 209.5,-398 203.5,-398"/>
<text text-anchor="middle" x="170" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-214C212,-214 128,-214 128,-214 122,-214 116,-208 116,-202 116,-202 116,-190 116,-190 116,-184 122,-178 128,-178 128,-178 212,-178 212,-178 218,-178 224,-184 224,-190 224,-190 224,-202 224,-202 224,-208 218,-214 212,-214"/>
<text text-anchor="middle" x="170" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-361.88C170,-330.31 170,-262.67 170,-224.57"/>
<polygon fill="black" stroke="black" points="173.5,-224.21 170,-214.21 166.5,-224.21 173.5,-224.21"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M803,-398C803,-398 741,-398 741,-398 735,-398 729,-392 729,-386 729,-386 729,-374 729,-374 729,-368 735,-362 741,-362 741,-362 803,-362 803,-362 809,-362 815,-368 815,-374 815,-374 815,-386 815,-386 815,-392 809,-398 803,-398"/>
<text text-anchor="middle" x="772" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1_icache_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1_icache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M735.5,-84C735.5,-84 688.5,-84 688.5,-84 682.5,-84 676.5,-78 676.5,-72 676.5,-72 676.5,-60 676.5,-60 676.5,-54 682.5,-48 688.5,-48 688.5,-48 735.5,-48 735.5,-48 741.5,-48 747.5,-54 747.5,-60 747.5,-60 747.5,-72 747.5,-72 747.5,-78 741.5,-84 735.5,-84"/>
<text text-anchor="middle" x="712" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1_icache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M773.92,-361.84C777.44,-325.67 783,-239.22 765,-170 757.72,-141.98 741.86,-112.91 729.39,-92.82"/>
<polygon fill="black" stroke="black" points="732.26,-90.81 723.93,-84.26 726.35,-94.57 732.26,-90.81"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M912.5,-398C912.5,-398 845.5,-398 845.5,-398 839.5,-398 833.5,-392 833.5,-386 833.5,-386 833.5,-374 833.5,-374 833.5,-368 839.5,-362 845.5,-362 845.5,-362 912.5,-362 912.5,-362 918.5,-362 924.5,-368 924.5,-374 924.5,-374 924.5,-386 924.5,-386 924.5,-392 918.5,-398 912.5,-398"/>
<text text-anchor="middle" x="879" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1_dcache_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1_dcache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M929.5,-84C929.5,-84 882.5,-84 882.5,-84 876.5,-84 870.5,-78 870.5,-72 870.5,-72 870.5,-60 870.5,-60 870.5,-54 876.5,-48 882.5,-48 882.5,-48 929.5,-48 929.5,-48 935.5,-48 941.5,-54 941.5,-60 941.5,-60 941.5,-72 941.5,-72 941.5,-78 935.5,-84 929.5,-84"/>
<text text-anchor="middle" x="906" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M880.49,-361.78C884.94,-310.32 898.18,-157.37 903.62,-94.48"/>
<polygon fill="black" stroke="black" points="907.14,-94.43 904.51,-84.17 900.17,-93.83 907.14,-94.43"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1080,-398C1080,-398 1050,-398 1050,-398 1044,-398 1038,-392 1038,-386 1038,-386 1038,-374 1038,-374 1038,-368 1044,-362 1050,-362 1050,-362 1080,-362 1080,-362 1086,-362 1092,-368 1092,-374 1092,-374 1092,-386 1092,-386 1092,-392 1086,-398 1080,-398"/>
<text text-anchor="middle" x="1065" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_cache_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_iptw_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1123.5,-84C1123.5,-84 1076.5,-84 1076.5,-84 1070.5,-84 1064.5,-78 1064.5,-72 1064.5,-72 1064.5,-60 1064.5,-60 1064.5,-54 1070.5,-48 1076.5,-48 1076.5,-48 1123.5,-48 1123.5,-48 1129.5,-48 1135.5,-54 1135.5,-60 1135.5,-60 1135.5,-72 1135.5,-72 1135.5,-78 1129.5,-84 1123.5,-84"/>
<text text-anchor="middle" x="1100" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1066.93,-361.78C1072.7,-310.32 1089.86,-157.37 1096.92,-94.48"/>
<polygon fill="black" stroke="black" points="1100.44,-94.49 1098.07,-84.17 1093.48,-93.71 1100.44,-94.49"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1255,-398C1255,-398 1225,-398 1225,-398 1219,-398 1213,-392 1213,-386 1213,-386 1213,-374 1213,-374 1213,-368 1219,-362 1225,-362 1225,-362 1255,-362 1255,-362 1261,-362 1267,-368 1267,-374 1267,-374 1267,-386 1267,-386 1267,-392 1261,-398 1255,-398"/>
<text text-anchor="middle" x="1240" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_cache_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_dptw_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1317.5,-84C1317.5,-84 1270.5,-84 1270.5,-84 1264.5,-84 1258.5,-78 1258.5,-72 1258.5,-72 1258.5,-60 1258.5,-60 1258.5,-54 1264.5,-48 1270.5,-48 1270.5,-48 1317.5,-48 1317.5,-48 1323.5,-48 1329.5,-54 1329.5,-60 1329.5,-60 1329.5,-72 1329.5,-72 1329.5,-78 1323.5,-84 1317.5,-84"/>
<text text-anchor="middle" x="1294" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1242.98,-361.78C1251.91,-310.22 1278.47,-156.74 1289.31,-94.09"/>
<polygon fill="black" stroke="black" points="1292.77,-94.62 1291.03,-84.17 1285.87,-93.42 1292.77,-94.62"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M508.5,-398C508.5,-398 437.5,-398 437.5,-398 431.5,-398 425.5,-392 425.5,-386 425.5,-386 425.5,-374 425.5,-374 425.5,-368 431.5,-362 437.5,-362 437.5,-362 508.5,-362 508.5,-362 514.5,-362 520.5,-368 520.5,-374 520.5,-374 520.5,-386 520.5,-386 520.5,-392 514.5,-398 508.5,-398"/>
<text text-anchor="middle" x="473" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M446.59,-361.76C421.36,-346.27 381.71,-324.41 344,-314 320.16,-307.42 253.96,-319.12 233,-306 203.4,-287.47 186.2,-249.6 177.46,-223.76"/>
<polygon fill="black" stroke="black" points="180.78,-222.65 174.42,-214.18 174.11,-224.77 180.78,-222.65"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M698.5,-398C698.5,-398 623.5,-398 623.5,-398 617.5,-398 611.5,-392 611.5,-386 611.5,-386 611.5,-374 611.5,-374 611.5,-368 617.5,-362 623.5,-362 623.5,-362 698.5,-362 698.5,-362 704.5,-362 710.5,-368 710.5,-374 710.5,-374 710.5,-386 710.5,-386 710.5,-392 704.5,-398 698.5,-398"/>
<text text-anchor="middle" x="661" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-214C348,-214 254,-214 254,-214 248,-214 242,-208 242,-202 242,-202 242,-190 242,-190 242,-184 248,-178 254,-178 254,-178 348,-178 348,-178 354,-178 360,-184 360,-190 360,-190 360,-202 360,-202 360,-208 354,-214 348,-214"/>
<text text-anchor="middle" x="301" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M644.93,-353.32C634.55,-339.12 619.69,-322.65 602,-314 580.98,-303.72 519.41,-312.73 497,-306 429.32,-285.67 359.09,-239.38 323.94,-214.16"/>
<polygon fill="black" stroke="black" points="642.22,-355.56 650.8,-361.78 647.97,-351.57 642.22,-355.56"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M581,-398C581,-398 551,-398 551,-398 545,-398 539,-392 539,-386 539,-386 539,-374 539,-374 539,-368 545,-362 551,-362 551,-362 581,-362 581,-362 587,-362 593,-368 593,-374 593,-374 593,-386 593,-386 593,-392 587,-398 581,-398"/>
<text text-anchor="middle" x="566" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M557.01,-352.03C551.27,-338.73 542.51,-323.54 530,-314 518,-304.85 511.06,-311.5 497,-306 432.45,-280.76 362.91,-237.93 326.52,-214.16"/>
<polygon fill="black" stroke="black" points="553.9,-353.69 560.83,-361.71 560.42,-351.13 553.9,-353.69"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M316,-398C316,-398 286,-398 286,-398 280,-398 274,-392 274,-386 274,-386 274,-374 274,-374 274,-368 280,-362 286,-362 286,-362 316,-362 316,-362 322,-362 328,-368 328,-374 328,-374 328,-386 328,-386 328,-392 322,-398 316,-398"/>
<text text-anchor="middle" x="301" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M301,-351.54C301,-313.49 301,-245.85 301,-214.21"/>
<polygon fill="black" stroke="black" points="297.5,-351.88 301,-361.88 304.5,-351.88 297.5,-351.88"/>
</g>
<!-- board_cache_hierarchy_l2_cache_mem_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-84C452,-84 396,-84 396,-84 390,-84 384,-78 384,-72 384,-72 384,-60 384,-60 384,-54 390,-48 396,-48 396,-48 452,-48 452,-48 458,-48 464,-54 464,-60 464,-60 464,-72 464,-72 464,-78 458,-84 452,-84"/>
<text text-anchor="middle" x="424" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2_cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M212.95,-173.36C262.95,-148.16 344.5,-107.06 390.21,-84.03"/>
<polygon fill="black" stroke="black" points="211.35,-170.24 203.99,-177.87 214.5,-176.5 211.35,-170.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-214C85.5,-214 52.5,-214 52.5,-214 46.5,-214 40.5,-208 40.5,-202 40.5,-202 40.5,-190 40.5,-190 40.5,-184 46.5,-178 52.5,-178 52.5,-178 85.5,-178 85.5,-178 91.5,-178 97.5,-184 97.5,-190 97.5,-190 97.5,-202 97.5,-202 97.5,-208 91.5,-214 85.5,-214"/>
<text text-anchor="middle" x="69" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-84C90,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 90,-48 90,-48 96,-48 102,-54 102,-60 102,-60 102,-72 102,-72 102,-78 96,-84 90,-84"/>
<text text-anchor="middle" x="75" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.81,-177.74C70.81,-156.36 72.53,-119.69 73.71,-94.44"/>
<polygon fill="black" stroke="black" points="77.21,-94.55 74.18,-84.4 70.22,-94.22 77.21,-94.55"/>
</g>
<!-- board_cache_hierarchy_l1_dcache_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1_dcache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M840,-84C840,-84 784,-84 784,-84 778,-84 772,-78 772,-72 772,-72 772,-60 772,-60 772,-54 778,-48 784,-48 784,-48 840,-48 840,-48 846,-48 852,-54 852,-60 852,-60 852,-72 852,-72 852,-78 846,-84 840,-84"/>
<text text-anchor="middle" x="812" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1_icache_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1_icache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M646,-84C646,-84 590,-84 590,-84 584,-84 578,-78 578,-72 578,-72 578,-60 578,-60 578,-54 584,-48 590,-48 590,-48 646,-48 646,-48 652,-48 658,-54 658,-60 658,-60 658,-72 658,-72 658,-78 652,-84 646,-84"/>
<text text-anchor="middle" x="618" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2_cache_cpu_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-84C541.5,-84 494.5,-84 494.5,-84 488.5,-84 482.5,-78 482.5,-72 482.5,-72 482.5,-60 482.5,-60 482.5,-54 488.5,-48 494.5,-48 494.5,-48 541.5,-48 541.5,-48 547.5,-48 553.5,-54 553.5,-60 553.5,-60 553.5,-72 553.5,-72 553.5,-78 547.5,-84 541.5,-84"/>
<text text-anchor="middle" x="518" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2_xbar_cpu_side_ports -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2_xbar_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M741,-214C741,-214 657,-214 657,-214 651,-214 645,-208 645,-202 645,-202 645,-190 645,-190 645,-184 651,-178 657,-178 657,-178 741,-178 741,-178 747,-178 753,-184 753,-190 753,-190 753,-202 753,-202 753,-208 747,-214 741,-214"/>
<text text-anchor="middle" x="699" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_dcache_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M722.75,-170.43C734.19,-158.41 748,-143.63 760,-130 773.4,-114.78 788.06,-96.9 798.38,-84.09"/>
<polygon fill="black" stroke="black" points="720,-168.25 715.62,-177.9 725.06,-173.09 720,-168.25"/>
</g>
<!-- board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_icache_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_icache_mem_side</title>
<path fill="none" stroke="black" d="M682.58,-169.06C666.62,-143.83 642.82,-106.22 629.01,-84.4"/>
<polygon fill="black" stroke="black" points="679.77,-171.16 688.08,-177.74 685.69,-167.42 679.77,-171.16"/>
</g>
<!-- board_cache_hierarchy_iptw_cache_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_iptw_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1034,-84C1034,-84 978,-84 978,-84 972,-84 966,-78 966,-72 966,-72 966,-60 966,-60 966,-54 972,-48 978,-48 978,-48 1034,-48 1034,-48 1040,-48 1046,-54 1046,-60 1046,-60 1046,-72 1046,-72 1046,-78 1040,-84 1034,-84"/>
<text text-anchor="middle" x="1006" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_cache_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M763.34,-189.78C817.72,-182.88 895.83,-166.89 954,-130 972.2,-118.46 987.12,-98.41 996.24,-84.03"/>
<polygon fill="black" stroke="black" points="762.64,-186.34 753.13,-191.01 763.48,-193.29 762.64,-186.34"/>
</g>
<!-- board_cache_hierarchy_dptw_cache_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_dptw_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1228,-84C1228,-84 1172,-84 1172,-84 1166,-84 1160,-78 1160,-72 1160,-72 1160,-60 1160,-60 1160,-54 1166,-48 1172,-48 1172,-48 1228,-48 1228,-48 1234,-48 1240,-54 1240,-60 1240,-60 1240,-72 1240,-72 1240,-78 1234,-84 1228,-84"/>
<text text-anchor="middle" x="1200" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_cache_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M763.24,-191.38C871.16,-184.37 1083.4,-166.32 1148,-130 1166.91,-119.36 1181.79,-98.94 1190.71,-84.22"/>
<polygon fill="black" stroke="black" points="762.89,-187.89 753.13,-192.02 763.33,-194.88 762.89,-187.89"/>
</g>
<!-- board_cache_hierarchy_l2_xbar_mem_side_ports -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2_xbar_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M615,-214C615,-214 521,-214 521,-214 515,-214 509,-208 509,-202 509,-202 509,-190 509,-190 509,-184 515,-178 521,-178 521,-178 615,-178 615,-178 621,-178 627,-184 627,-190 627,-190 627,-202 627,-202 627,-208 621,-214 615,-214"/>
<text text-anchor="middle" x="568" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2_xbar_mem_side_ports&#45;&gt;board_cache_hierarchy_l2_cache_cpu_side -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2_xbar_mem_side_ports&#45;&gt;board_cache_hierarchy_l2_cache_cpu_side</title>
<path fill="none" stroke="black" d="M561.26,-177.74C552.83,-156.17 538.33,-119.03 528.46,-93.77"/>
<polygon fill="black" stroke="black" points="531.69,-92.44 524.8,-84.4 525.17,-94.99 531.69,-92.44"/>
</g>
</g>
</svg>
