<stg><name>dense1_fix_Pipeline_Dense1_Loop1</name>


<trans_list>

<trans id="5137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4908" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4909" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4910" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4911" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4912" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4913" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4914" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4915" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4916" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4917" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4918" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4919" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4920" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4921" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4922" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4923" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4924" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4925" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4926" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4927" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4928" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4929" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4930" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4931" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4932" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4933" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4934" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4935" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4936" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4937" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4938" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4939" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4940" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4941" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4942" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4943" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4944" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4945" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4946" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4947" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4948" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4949" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4950" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4951" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4952" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4953" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4954" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4955" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4956" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4957" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4958" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4959" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4960" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4961" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4962" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4963" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4964" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4965" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4966" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4967" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4968" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4969" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4970" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4971" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4972" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4973" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4974" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4975" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4976" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4977" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4978" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4979" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4980" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4981" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4982" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4983" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4984" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4985" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4986" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4987" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4988" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4989" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4990" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4991" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4992" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4993" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4994" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4995" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4997" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4998" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4999" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5000" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5001" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5002" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5003" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5004" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5005" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5006" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5007" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5008" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5009" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5010" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5011" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5012" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5013" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5014" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5015" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5016" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5017" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5018" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5019" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5020" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5021" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5022" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5023" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5024" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5025" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5026" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5027" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5028" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5029" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5030" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5031" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5032" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5033" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5034" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5035" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5036" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5037" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5038" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5039" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5040" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5041" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5042" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5043" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5044" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5045" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5046" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5047" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5048" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5049" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5050" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5051" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5052" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5053" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5054" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5055" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5056" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5057" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5058" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5059" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5060" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5061" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5062" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5063" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5064" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5065" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5066" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5067" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5068" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5069" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5070" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5071" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5072" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5073" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5074" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5075" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5076" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5077" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5078" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5079" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5080" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5081" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5082" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5083" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5084" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5085" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5086" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5087" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5088" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5089" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5090" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5091" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5092" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5093" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5094" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5095" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5096" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5099" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5100" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5101" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5102" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5103" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5104" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5105" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5106" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5107" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5108" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5109" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5110" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5111" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5112" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5113" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5114" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5115" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5116" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5117" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5118" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5119" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5120" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5121" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5122" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5123" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5124" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5125" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5126" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5127" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5128" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5129" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5130" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5131" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5132" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5134" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:1 %zext_ln1171_223_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_223

]]></Node>
<StgValue><ssdm name="zext_ln1171_223_read"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:2 %zext_ln1171_222_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_222

]]></Node>
<StgValue><ssdm name="zext_ln1171_222_read"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:3 %zext_ln1171_221_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_221

]]></Node>
<StgValue><ssdm name="zext_ln1171_221_read"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:4 %zext_ln1171_220_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_220

]]></Node>
<StgValue><ssdm name="zext_ln1171_220_read"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:5 %zext_ln1171_219_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_219

]]></Node>
<StgValue><ssdm name="zext_ln1171_219_read"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:6 %zext_ln1171_218_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_218

]]></Node>
<StgValue><ssdm name="zext_ln1171_218_read"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:7 %zext_ln1171_217_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_217

]]></Node>
<StgValue><ssdm name="zext_ln1171_217_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:8 %zext_ln1171_216_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_216

]]></Node>
<StgValue><ssdm name="zext_ln1171_216_read"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:9 %zext_ln1171_215_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_215

]]></Node>
<StgValue><ssdm name="zext_ln1171_215_read"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:10 %zext_ln1171_214_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_214

]]></Node>
<StgValue><ssdm name="zext_ln1171_214_read"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:11 %zext_ln1171_213_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_213

]]></Node>
<StgValue><ssdm name="zext_ln1171_213_read"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:12 %zext_ln1171_212_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_212

]]></Node>
<StgValue><ssdm name="zext_ln1171_212_read"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:13 %zext_ln1171_211_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_211

]]></Node>
<StgValue><ssdm name="zext_ln1171_211_read"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:14 %zext_ln1171_210_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_210

]]></Node>
<StgValue><ssdm name="zext_ln1171_210_read"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:15 %zext_ln1171_209_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_209

]]></Node>
<StgValue><ssdm name="zext_ln1171_209_read"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:16 %zext_ln1171_208_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_208

]]></Node>
<StgValue><ssdm name="zext_ln1171_208_read"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:17 %zext_ln1171_207_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_207

]]></Node>
<StgValue><ssdm name="zext_ln1171_207_read"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:18 %zext_ln1171_206_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_206

]]></Node>
<StgValue><ssdm name="zext_ln1171_206_read"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:19 %zext_ln1171_205_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_205

]]></Node>
<StgValue><ssdm name="zext_ln1171_205_read"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:20 %zext_ln1171_204_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_204

]]></Node>
<StgValue><ssdm name="zext_ln1171_204_read"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:21 %zext_ln1171_203_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_203

]]></Node>
<StgValue><ssdm name="zext_ln1171_203_read"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:22 %zext_ln1171_202_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_202

]]></Node>
<StgValue><ssdm name="zext_ln1171_202_read"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:23 %zext_ln1171_201_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_201

]]></Node>
<StgValue><ssdm name="zext_ln1171_201_read"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:24 %zext_ln1171_200_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_200

]]></Node>
<StgValue><ssdm name="zext_ln1171_200_read"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:25 %zext_ln1171_199_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_199

]]></Node>
<StgValue><ssdm name="zext_ln1171_199_read"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:26 %zext_ln1171_198_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_198

]]></Node>
<StgValue><ssdm name="zext_ln1171_198_read"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:27 %zext_ln1171_197_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_197

]]></Node>
<StgValue><ssdm name="zext_ln1171_197_read"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:28 %zext_ln1171_196_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_196

]]></Node>
<StgValue><ssdm name="zext_ln1171_196_read"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:29 %zext_ln1171_195_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_195

]]></Node>
<StgValue><ssdm name="zext_ln1171_195_read"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:30 %zext_ln1171_194_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_194

]]></Node>
<StgValue><ssdm name="zext_ln1171_194_read"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:31 %zext_ln1171_193_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_193

]]></Node>
<StgValue><ssdm name="zext_ln1171_193_read"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:32 %zext_ln1171_192_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_192

]]></Node>
<StgValue><ssdm name="zext_ln1171_192_read"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:33 %zext_ln1171_191_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_191

]]></Node>
<StgValue><ssdm name="zext_ln1171_191_read"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:34 %zext_ln1171_190_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_190

]]></Node>
<StgValue><ssdm name="zext_ln1171_190_read"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:35 %zext_ln1171_189_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_189

]]></Node>
<StgValue><ssdm name="zext_ln1171_189_read"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:36 %zext_ln1171_188_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_188

]]></Node>
<StgValue><ssdm name="zext_ln1171_188_read"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:37 %zext_ln1171_187_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_187

]]></Node>
<StgValue><ssdm name="zext_ln1171_187_read"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:38 %zext_ln1171_186_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_186

]]></Node>
<StgValue><ssdm name="zext_ln1171_186_read"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:39 %zext_ln1171_185_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_185

]]></Node>
<StgValue><ssdm name="zext_ln1171_185_read"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:40 %zext_ln1171_184_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_184

]]></Node>
<StgValue><ssdm name="zext_ln1171_184_read"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:41 %zext_ln1171_183_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_183

]]></Node>
<StgValue><ssdm name="zext_ln1171_183_read"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:42 %zext_ln1171_182_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_182

]]></Node>
<StgValue><ssdm name="zext_ln1171_182_read"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:43 %zext_ln1171_181_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_181

]]></Node>
<StgValue><ssdm name="zext_ln1171_181_read"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:44 %zext_ln1171_180_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_180

]]></Node>
<StgValue><ssdm name="zext_ln1171_180_read"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:45 %zext_ln1171_179_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_179

]]></Node>
<StgValue><ssdm name="zext_ln1171_179_read"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:46 %zext_ln1171_178_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_178

]]></Node>
<StgValue><ssdm name="zext_ln1171_178_read"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:47 %zext_ln1171_177_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_177

]]></Node>
<StgValue><ssdm name="zext_ln1171_177_read"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:48 %zext_ln1171_176_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_176

]]></Node>
<StgValue><ssdm name="zext_ln1171_176_read"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:49 %zext_ln1171_175_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_175

]]></Node>
<StgValue><ssdm name="zext_ln1171_175_read"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:50 %zext_ln1171_174_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_174

]]></Node>
<StgValue><ssdm name="zext_ln1171_174_read"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:51 %zext_ln1171_173_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_173

]]></Node>
<StgValue><ssdm name="zext_ln1171_173_read"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:52 %zext_ln1171_172_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_172

]]></Node>
<StgValue><ssdm name="zext_ln1171_172_read"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:53 %zext_ln1171_171_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_171

]]></Node>
<StgValue><ssdm name="zext_ln1171_171_read"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:54 %zext_ln1171_170_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_170

]]></Node>
<StgValue><ssdm name="zext_ln1171_170_read"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:55 %zext_ln1171_169_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_169

]]></Node>
<StgValue><ssdm name="zext_ln1171_169_read"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:56 %zext_ln1171_168_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_168

]]></Node>
<StgValue><ssdm name="zext_ln1171_168_read"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:57 %zext_ln1171_167_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_167

]]></Node>
<StgValue><ssdm name="zext_ln1171_167_read"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:58 %zext_ln1171_166_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_166

]]></Node>
<StgValue><ssdm name="zext_ln1171_166_read"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:59 %zext_ln1171_165_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_165

]]></Node>
<StgValue><ssdm name="zext_ln1171_165_read"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:60 %zext_ln1171_164_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_164

]]></Node>
<StgValue><ssdm name="zext_ln1171_164_read"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:61 %zext_ln1171_163_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_163

]]></Node>
<StgValue><ssdm name="zext_ln1171_163_read"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:62 %zext_ln1171_162_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_162

]]></Node>
<StgValue><ssdm name="zext_ln1171_162_read"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:63 %zext_ln1171_161_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_161

]]></Node>
<StgValue><ssdm name="zext_ln1171_161_read"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:64 %zext_ln1171_160_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_160

]]></Node>
<StgValue><ssdm name="zext_ln1171_160_read"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:65 %zext_ln1171_159_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_159

]]></Node>
<StgValue><ssdm name="zext_ln1171_159_read"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:66 %zext_ln1171_158_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_158

]]></Node>
<StgValue><ssdm name="zext_ln1171_158_read"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:67 %zext_ln1171_157_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_157

]]></Node>
<StgValue><ssdm name="zext_ln1171_157_read"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:68 %zext_ln1171_156_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_156

]]></Node>
<StgValue><ssdm name="zext_ln1171_156_read"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:69 %zext_ln1171_155_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_155

]]></Node>
<StgValue><ssdm name="zext_ln1171_155_read"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:70 %zext_ln1171_154_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_154

]]></Node>
<StgValue><ssdm name="zext_ln1171_154_read"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:71 %zext_ln1171_153_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_153

]]></Node>
<StgValue><ssdm name="zext_ln1171_153_read"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:72 %zext_ln1171_152_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_152

]]></Node>
<StgValue><ssdm name="zext_ln1171_152_read"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:73 %zext_ln1171_151_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_151

]]></Node>
<StgValue><ssdm name="zext_ln1171_151_read"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:74 %zext_ln1171_150_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_150

]]></Node>
<StgValue><ssdm name="zext_ln1171_150_read"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:75 %zext_ln1171_149_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_149

]]></Node>
<StgValue><ssdm name="zext_ln1171_149_read"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:76 %zext_ln1171_148_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_148

]]></Node>
<StgValue><ssdm name="zext_ln1171_148_read"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:77 %zext_ln1171_147_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_147

]]></Node>
<StgValue><ssdm name="zext_ln1171_147_read"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:78 %zext_ln1171_146_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_146

]]></Node>
<StgValue><ssdm name="zext_ln1171_146_read"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:79 %zext_ln1171_145_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_145

]]></Node>
<StgValue><ssdm name="zext_ln1171_145_read"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:80 %zext_ln1171_144_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_144

]]></Node>
<StgValue><ssdm name="zext_ln1171_144_read"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:81 %zext_ln1171_143_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_143

]]></Node>
<StgValue><ssdm name="zext_ln1171_143_read"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:82 %zext_ln1171_142_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_142

]]></Node>
<StgValue><ssdm name="zext_ln1171_142_read"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:83 %zext_ln1171_141_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_141

]]></Node>
<StgValue><ssdm name="zext_ln1171_141_read"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:84 %zext_ln1171_140_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_140

]]></Node>
<StgValue><ssdm name="zext_ln1171_140_read"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:85 %zext_ln1171_139_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_139

]]></Node>
<StgValue><ssdm name="zext_ln1171_139_read"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:86 %zext_ln1171_138_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_138

]]></Node>
<StgValue><ssdm name="zext_ln1171_138_read"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:87 %zext_ln1171_137_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_137

]]></Node>
<StgValue><ssdm name="zext_ln1171_137_read"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:88 %zext_ln1171_136_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_136

]]></Node>
<StgValue><ssdm name="zext_ln1171_136_read"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:89 %zext_ln1171_135_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_135

]]></Node>
<StgValue><ssdm name="zext_ln1171_135_read"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:90 %zext_ln1171_134_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_134

]]></Node>
<StgValue><ssdm name="zext_ln1171_134_read"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:91 %zext_ln1171_133_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_133

]]></Node>
<StgValue><ssdm name="zext_ln1171_133_read"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:92 %zext_ln1171_132_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_132

]]></Node>
<StgValue><ssdm name="zext_ln1171_132_read"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:93 %zext_ln1171_131_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_131

]]></Node>
<StgValue><ssdm name="zext_ln1171_131_read"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:94 %zext_ln1171_130_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_130

]]></Node>
<StgValue><ssdm name="zext_ln1171_130_read"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:95 %zext_ln1171_129_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_129

]]></Node>
<StgValue><ssdm name="zext_ln1171_129_read"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:96 %zext_ln1171_128_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_128

]]></Node>
<StgValue><ssdm name="zext_ln1171_128_read"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:97 %zext_ln1171_127_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_127

]]></Node>
<StgValue><ssdm name="zext_ln1171_127_read"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:98 %zext_ln1171_126_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_126

]]></Node>
<StgValue><ssdm name="zext_ln1171_126_read"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:99 %zext_ln1171_125_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_125

]]></Node>
<StgValue><ssdm name="zext_ln1171_125_read"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:100 %zext_ln1171_124_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_124

]]></Node>
<StgValue><ssdm name="zext_ln1171_124_read"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:101 %zext_ln1171_123_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_123

]]></Node>
<StgValue><ssdm name="zext_ln1171_123_read"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:102 %zext_ln1171_122_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_122

]]></Node>
<StgValue><ssdm name="zext_ln1171_122_read"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:103 %zext_ln1171_121_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_121

]]></Node>
<StgValue><ssdm name="zext_ln1171_121_read"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:104 %zext_ln1171_120_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_120

]]></Node>
<StgValue><ssdm name="zext_ln1171_120_read"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:105 %zext_ln1171_119_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_119

]]></Node>
<StgValue><ssdm name="zext_ln1171_119_read"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:106 %zext_ln1171_118_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_118

]]></Node>
<StgValue><ssdm name="zext_ln1171_118_read"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:107 %zext_ln1171_117_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_117

]]></Node>
<StgValue><ssdm name="zext_ln1171_117_read"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:108 %zext_ln1171_116_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_116

]]></Node>
<StgValue><ssdm name="zext_ln1171_116_read"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:109 %zext_ln1171_115_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_115

]]></Node>
<StgValue><ssdm name="zext_ln1171_115_read"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:110 %zext_ln1171_114_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_114

]]></Node>
<StgValue><ssdm name="zext_ln1171_114_read"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:111 %zext_ln1171_113_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_113

]]></Node>
<StgValue><ssdm name="zext_ln1171_113_read"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:112 %zext_ln1171_112_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_112

]]></Node>
<StgValue><ssdm name="zext_ln1171_112_read"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:113 %zext_ln1171_111_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_111

]]></Node>
<StgValue><ssdm name="zext_ln1171_111_read"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:114 %zext_ln1171_110_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_110

]]></Node>
<StgValue><ssdm name="zext_ln1171_110_read"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:115 %zext_ln1171_109_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_109

]]></Node>
<StgValue><ssdm name="zext_ln1171_109_read"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:116 %zext_ln1171_108_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_108

]]></Node>
<StgValue><ssdm name="zext_ln1171_108_read"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:117 %zext_ln1171_107_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_107

]]></Node>
<StgValue><ssdm name="zext_ln1171_107_read"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:118 %zext_ln1171_106_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_106

]]></Node>
<StgValue><ssdm name="zext_ln1171_106_read"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:119 %zext_ln1171_105_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_105

]]></Node>
<StgValue><ssdm name="zext_ln1171_105_read"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:120 %zext_ln1171_104_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_104

]]></Node>
<StgValue><ssdm name="zext_ln1171_104_read"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:121 %zext_ln1171_103_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_103

]]></Node>
<StgValue><ssdm name="zext_ln1171_103_read"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:122 %zext_ln1171_102_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_102

]]></Node>
<StgValue><ssdm name="zext_ln1171_102_read"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:123 %zext_ln1171_101_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_101

]]></Node>
<StgValue><ssdm name="zext_ln1171_101_read"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:124 %zext_ln1171_100_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_100

]]></Node>
<StgValue><ssdm name="zext_ln1171_100_read"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:125 %zext_ln1171_99_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_99

]]></Node>
<StgValue><ssdm name="zext_ln1171_99_read"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:126 %zext_ln1171_98_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_98

]]></Node>
<StgValue><ssdm name="zext_ln1171_98_read"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:127 %zext_ln1171_97_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_97

]]></Node>
<StgValue><ssdm name="zext_ln1171_97_read"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:128 %zext_ln1171_96_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_96

]]></Node>
<StgValue><ssdm name="zext_ln1171_96_read"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:129 %zext_ln1171_95_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_95

]]></Node>
<StgValue><ssdm name="zext_ln1171_95_read"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:130 %zext_ln1171_94_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_94

]]></Node>
<StgValue><ssdm name="zext_ln1171_94_read"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:131 %zext_ln1171_93_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_93

]]></Node>
<StgValue><ssdm name="zext_ln1171_93_read"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:132 %zext_ln1171_92_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_92

]]></Node>
<StgValue><ssdm name="zext_ln1171_92_read"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:133 %zext_ln1171_91_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_91

]]></Node>
<StgValue><ssdm name="zext_ln1171_91_read"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:134 %zext_ln1171_90_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_90

]]></Node>
<StgValue><ssdm name="zext_ln1171_90_read"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:135 %zext_ln1171_89_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_89

]]></Node>
<StgValue><ssdm name="zext_ln1171_89_read"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:136 %zext_ln1171_88_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_88

]]></Node>
<StgValue><ssdm name="zext_ln1171_88_read"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:137 %zext_ln1171_87_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_87

]]></Node>
<StgValue><ssdm name="zext_ln1171_87_read"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:138 %zext_ln1171_86_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_86

]]></Node>
<StgValue><ssdm name="zext_ln1171_86_read"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:139 %zext_ln1171_85_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_85

]]></Node>
<StgValue><ssdm name="zext_ln1171_85_read"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:140 %zext_ln1171_84_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_84

]]></Node>
<StgValue><ssdm name="zext_ln1171_84_read"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:141 %zext_ln1171_83_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_83

]]></Node>
<StgValue><ssdm name="zext_ln1171_83_read"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:142 %zext_ln1171_82_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_82

]]></Node>
<StgValue><ssdm name="zext_ln1171_82_read"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:143 %zext_ln1171_81_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_81

]]></Node>
<StgValue><ssdm name="zext_ln1171_81_read"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:144 %zext_ln1171_80_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_80

]]></Node>
<StgValue><ssdm name="zext_ln1171_80_read"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:145 %zext_ln1171_79_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_79

]]></Node>
<StgValue><ssdm name="zext_ln1171_79_read"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:146 %zext_ln1171_78_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_78

]]></Node>
<StgValue><ssdm name="zext_ln1171_78_read"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:147 %zext_ln1171_77_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_77

]]></Node>
<StgValue><ssdm name="zext_ln1171_77_read"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:148 %zext_ln1171_76_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_76

]]></Node>
<StgValue><ssdm name="zext_ln1171_76_read"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:149 %zext_ln1171_75_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_75

]]></Node>
<StgValue><ssdm name="zext_ln1171_75_read"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:150 %zext_ln1171_74_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_74

]]></Node>
<StgValue><ssdm name="zext_ln1171_74_read"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:151 %zext_ln1171_73_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_73

]]></Node>
<StgValue><ssdm name="zext_ln1171_73_read"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:152 %zext_ln1171_72_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_72

]]></Node>
<StgValue><ssdm name="zext_ln1171_72_read"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:153 %zext_ln1171_71_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_71

]]></Node>
<StgValue><ssdm name="zext_ln1171_71_read"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:154 %zext_ln1171_70_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_70

]]></Node>
<StgValue><ssdm name="zext_ln1171_70_read"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:155 %zext_ln1171_69_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_69

]]></Node>
<StgValue><ssdm name="zext_ln1171_69_read"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:156 %zext_ln1171_68_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_68

]]></Node>
<StgValue><ssdm name="zext_ln1171_68_read"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:157 %zext_ln1171_67_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_67

]]></Node>
<StgValue><ssdm name="zext_ln1171_67_read"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:158 %zext_ln1171_66_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_66

]]></Node>
<StgValue><ssdm name="zext_ln1171_66_read"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:159 %zext_ln1171_65_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_65

]]></Node>
<StgValue><ssdm name="zext_ln1171_65_read"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:160 %zext_ln1171_64_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_64

]]></Node>
<StgValue><ssdm name="zext_ln1171_64_read"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:161 %zext_ln1171_63_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_63

]]></Node>
<StgValue><ssdm name="zext_ln1171_63_read"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:162 %zext_ln1171_62_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_62

]]></Node>
<StgValue><ssdm name="zext_ln1171_62_read"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:163 %zext_ln1171_61_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_61

]]></Node>
<StgValue><ssdm name="zext_ln1171_61_read"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:164 %zext_ln1171_60_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_60

]]></Node>
<StgValue><ssdm name="zext_ln1171_60_read"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:165 %zext_ln1171_59_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_59

]]></Node>
<StgValue><ssdm name="zext_ln1171_59_read"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:166 %zext_ln1171_58_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_58

]]></Node>
<StgValue><ssdm name="zext_ln1171_58_read"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:167 %zext_ln1171_57_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_57

]]></Node>
<StgValue><ssdm name="zext_ln1171_57_read"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:168 %zext_ln1171_56_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_56

]]></Node>
<StgValue><ssdm name="zext_ln1171_56_read"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:169 %zext_ln1171_55_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_55

]]></Node>
<StgValue><ssdm name="zext_ln1171_55_read"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:170 %zext_ln1171_54_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_54

]]></Node>
<StgValue><ssdm name="zext_ln1171_54_read"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:171 %zext_ln1171_53_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_53

]]></Node>
<StgValue><ssdm name="zext_ln1171_53_read"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:172 %zext_ln1171_52_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_52

]]></Node>
<StgValue><ssdm name="zext_ln1171_52_read"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:173 %zext_ln1171_51_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_51

]]></Node>
<StgValue><ssdm name="zext_ln1171_51_read"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:174 %zext_ln1171_50_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_50

]]></Node>
<StgValue><ssdm name="zext_ln1171_50_read"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:175 %zext_ln1171_49_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_49

]]></Node>
<StgValue><ssdm name="zext_ln1171_49_read"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:176 %zext_ln1171_48_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_48

]]></Node>
<StgValue><ssdm name="zext_ln1171_48_read"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:177 %zext_ln1171_47_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_47

]]></Node>
<StgValue><ssdm name="zext_ln1171_47_read"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:178 %zext_ln1171_46_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_46

]]></Node>
<StgValue><ssdm name="zext_ln1171_46_read"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:179 %zext_ln1171_45_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_45

]]></Node>
<StgValue><ssdm name="zext_ln1171_45_read"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:180 %zext_ln1171_44_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_44

]]></Node>
<StgValue><ssdm name="zext_ln1171_44_read"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:181 %zext_ln1171_43_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_43

]]></Node>
<StgValue><ssdm name="zext_ln1171_43_read"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:182 %zext_ln1171_42_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_42

]]></Node>
<StgValue><ssdm name="zext_ln1171_42_read"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:183 %zext_ln1171_41_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_41

]]></Node>
<StgValue><ssdm name="zext_ln1171_41_read"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:184 %zext_ln1171_40_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_40

]]></Node>
<StgValue><ssdm name="zext_ln1171_40_read"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:185 %zext_ln1171_39_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_39

]]></Node>
<StgValue><ssdm name="zext_ln1171_39_read"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:186 %zext_ln1171_38_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_38

]]></Node>
<StgValue><ssdm name="zext_ln1171_38_read"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:187 %zext_ln1171_37_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_37

]]></Node>
<StgValue><ssdm name="zext_ln1171_37_read"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:188 %zext_ln1171_36_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_36

]]></Node>
<StgValue><ssdm name="zext_ln1171_36_read"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:189 %zext_ln1171_35_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_35

]]></Node>
<StgValue><ssdm name="zext_ln1171_35_read"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:190 %zext_ln1171_34_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_34

]]></Node>
<StgValue><ssdm name="zext_ln1171_34_read"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:191 %zext_ln1171_33_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_33

]]></Node>
<StgValue><ssdm name="zext_ln1171_33_read"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:192 %zext_ln1171_32_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_32

]]></Node>
<StgValue><ssdm name="zext_ln1171_32_read"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:193 %zext_ln1171_31_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_31

]]></Node>
<StgValue><ssdm name="zext_ln1171_31_read"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:194 %zext_ln1171_30_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_30

]]></Node>
<StgValue><ssdm name="zext_ln1171_30_read"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:195 %zext_ln1171_29_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_29

]]></Node>
<StgValue><ssdm name="zext_ln1171_29_read"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:196 %zext_ln1171_28_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_28

]]></Node>
<StgValue><ssdm name="zext_ln1171_28_read"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:197 %zext_ln1171_27_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_27

]]></Node>
<StgValue><ssdm name="zext_ln1171_27_read"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:198 %zext_ln1171_26_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_26

]]></Node>
<StgValue><ssdm name="zext_ln1171_26_read"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:199 %zext_ln1171_25_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_25

]]></Node>
<StgValue><ssdm name="zext_ln1171_25_read"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:200 %zext_ln1171_24_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_24

]]></Node>
<StgValue><ssdm name="zext_ln1171_24_read"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:201 %zext_ln1171_23_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_23

]]></Node>
<StgValue><ssdm name="zext_ln1171_23_read"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:202 %zext_ln1171_22_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_22

]]></Node>
<StgValue><ssdm name="zext_ln1171_22_read"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:203 %zext_ln1171_21_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_21

]]></Node>
<StgValue><ssdm name="zext_ln1171_21_read"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:204 %zext_ln1171_20_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_20

]]></Node>
<StgValue><ssdm name="zext_ln1171_20_read"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:205 %zext_ln1171_19_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_19

]]></Node>
<StgValue><ssdm name="zext_ln1171_19_read"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:206 %zext_ln1171_18_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_18

]]></Node>
<StgValue><ssdm name="zext_ln1171_18_read"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:207 %zext_ln1171_17_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_17

]]></Node>
<StgValue><ssdm name="zext_ln1171_17_read"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:208 %zext_ln1171_16_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_16

]]></Node>
<StgValue><ssdm name="zext_ln1171_16_read"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:209 %zext_ln1171_15_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_15

]]></Node>
<StgValue><ssdm name="zext_ln1171_15_read"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:210 %zext_ln1171_14_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_14

]]></Node>
<StgValue><ssdm name="zext_ln1171_14_read"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:211 %zext_ln1171_13_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_13

]]></Node>
<StgValue><ssdm name="zext_ln1171_13_read"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:212 %zext_ln1171_12_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_12

]]></Node>
<StgValue><ssdm name="zext_ln1171_12_read"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:213 %zext_ln1171_11_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_11

]]></Node>
<StgValue><ssdm name="zext_ln1171_11_read"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:214 %zext_ln1171_10_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_10

]]></Node>
<StgValue><ssdm name="zext_ln1171_10_read"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:215 %zext_ln1171_9_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_9

]]></Node>
<StgValue><ssdm name="zext_ln1171_9_read"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:216 %zext_ln1171_8_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_8

]]></Node>
<StgValue><ssdm name="zext_ln1171_8_read"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:217 %zext_ln1171_7_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_7

]]></Node>
<StgValue><ssdm name="zext_ln1171_7_read"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:218 %zext_ln1171_6_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_6

]]></Node>
<StgValue><ssdm name="zext_ln1171_6_read"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:219 %zext_ln1171_5_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_5

]]></Node>
<StgValue><ssdm name="zext_ln1171_5_read"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:220 %zext_ln1171_4_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_4

]]></Node>
<StgValue><ssdm name="zext_ln1171_4_read"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:221 %zext_ln1171_3_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="zext_ln1171_3_read"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:222 %zext_ln1171_2_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_2_read"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:223 %zext_ln1171_1_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="zext_ln1171_1_read"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:224 %zext_ln1171_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln1171

]]></Node>
<StgValue><ssdm name="zext_ln1171_read"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:225 %zext_ln1171_223_cast = zext i35 %zext_ln1171_223_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_223_cast"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:226 %zext_ln1171_222_cast = zext i35 %zext_ln1171_222_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_222_cast"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:227 %zext_ln1171_221_cast = zext i35 %zext_ln1171_221_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_221_cast"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:228 %zext_ln1171_220_cast = zext i35 %zext_ln1171_220_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_220_cast"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:229 %zext_ln1171_219_cast = zext i35 %zext_ln1171_219_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_219_cast"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:230 %zext_ln1171_218_cast = zext i35 %zext_ln1171_218_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_218_cast"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:231 %zext_ln1171_217_cast = zext i35 %zext_ln1171_217_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_217_cast"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:232 %zext_ln1171_216_cast = zext i35 %zext_ln1171_216_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_216_cast"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:233 %zext_ln1171_215_cast = zext i35 %zext_ln1171_215_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_215_cast"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:234 %zext_ln1171_214_cast = zext i35 %zext_ln1171_214_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_214_cast"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:235 %zext_ln1171_213_cast = zext i35 %zext_ln1171_213_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_213_cast"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:236 %zext_ln1171_212_cast = zext i35 %zext_ln1171_212_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_212_cast"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:237 %zext_ln1171_211_cast = zext i35 %zext_ln1171_211_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_211_cast"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:238 %zext_ln1171_210_cast = zext i35 %zext_ln1171_210_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_210_cast"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:239 %zext_ln1171_209_cast = zext i35 %zext_ln1171_209_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_209_cast"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:240 %zext_ln1171_208_cast = zext i35 %zext_ln1171_208_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_208_cast"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:241 %zext_ln1171_207_cast = zext i35 %zext_ln1171_207_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_207_cast"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:242 %zext_ln1171_206_cast = zext i35 %zext_ln1171_206_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_206_cast"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:243 %zext_ln1171_205_cast = zext i35 %zext_ln1171_205_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_205_cast"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:244 %zext_ln1171_204_cast = zext i35 %zext_ln1171_204_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_204_cast"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:245 %zext_ln1171_203_cast = zext i35 %zext_ln1171_203_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_203_cast"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:246 %zext_ln1171_202_cast = zext i35 %zext_ln1171_202_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_202_cast"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:247 %zext_ln1171_201_cast = zext i35 %zext_ln1171_201_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_201_cast"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:248 %zext_ln1171_200_cast = zext i35 %zext_ln1171_200_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_200_cast"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:249 %zext_ln1171_199_cast = zext i35 %zext_ln1171_199_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_199_cast"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:250 %zext_ln1171_198_cast = zext i35 %zext_ln1171_198_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_198_cast"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:251 %zext_ln1171_197_cast = zext i35 %zext_ln1171_197_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_197_cast"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:252 %zext_ln1171_196_cast = zext i35 %zext_ln1171_196_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_196_cast"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:253 %zext_ln1171_195_cast = zext i35 %zext_ln1171_195_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_195_cast"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:254 %zext_ln1171_194_cast = zext i35 %zext_ln1171_194_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_194_cast"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:255 %zext_ln1171_193_cast = zext i35 %zext_ln1171_193_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_193_cast"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:256 %zext_ln1171_192_cast = zext i35 %zext_ln1171_192_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_192_cast"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:257 %zext_ln1171_191_cast = zext i35 %zext_ln1171_191_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_191_cast"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:258 %zext_ln1171_190_cast = zext i35 %zext_ln1171_190_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_190_cast"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:259 %zext_ln1171_189_cast = zext i35 %zext_ln1171_189_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_189_cast"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:260 %zext_ln1171_188_cast = zext i35 %zext_ln1171_188_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_188_cast"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:261 %zext_ln1171_187_cast = zext i35 %zext_ln1171_187_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_187_cast"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:262 %zext_ln1171_186_cast = zext i35 %zext_ln1171_186_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_186_cast"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:263 %zext_ln1171_185_cast = zext i35 %zext_ln1171_185_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_185_cast"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:264 %zext_ln1171_184_cast = zext i35 %zext_ln1171_184_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_184_cast"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:265 %zext_ln1171_183_cast = zext i35 %zext_ln1171_183_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_183_cast"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:266 %zext_ln1171_182_cast = zext i35 %zext_ln1171_182_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_182_cast"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:267 %zext_ln1171_181_cast = zext i35 %zext_ln1171_181_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_181_cast"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:268 %zext_ln1171_180_cast = zext i35 %zext_ln1171_180_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_180_cast"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:269 %zext_ln1171_179_cast = zext i35 %zext_ln1171_179_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_179_cast"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:270 %zext_ln1171_178_cast = zext i35 %zext_ln1171_178_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_178_cast"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:271 %zext_ln1171_177_cast = zext i35 %zext_ln1171_177_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_177_cast"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:272 %zext_ln1171_176_cast = zext i35 %zext_ln1171_176_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_176_cast"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:273 %zext_ln1171_175_cast = zext i35 %zext_ln1171_175_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_175_cast"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:274 %zext_ln1171_174_cast = zext i35 %zext_ln1171_174_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_174_cast"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:275 %zext_ln1171_173_cast = zext i35 %zext_ln1171_173_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_173_cast"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:276 %zext_ln1171_172_cast = zext i35 %zext_ln1171_172_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_172_cast"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:277 %zext_ln1171_171_cast = zext i35 %zext_ln1171_171_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_171_cast"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:278 %zext_ln1171_170_cast = zext i35 %zext_ln1171_170_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_170_cast"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:279 %zext_ln1171_169_cast = zext i35 %zext_ln1171_169_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_169_cast"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:280 %zext_ln1171_168_cast = zext i35 %zext_ln1171_168_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_168_cast"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:281 %zext_ln1171_167_cast = zext i35 %zext_ln1171_167_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_167_cast"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:282 %zext_ln1171_166_cast = zext i35 %zext_ln1171_166_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_166_cast"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:283 %zext_ln1171_165_cast = zext i35 %zext_ln1171_165_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_165_cast"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:284 %zext_ln1171_164_cast = zext i35 %zext_ln1171_164_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_164_cast"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:285 %zext_ln1171_163_cast = zext i35 %zext_ln1171_163_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_163_cast"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:286 %zext_ln1171_162_cast = zext i35 %zext_ln1171_162_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_162_cast"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:287 %zext_ln1171_161_cast = zext i35 %zext_ln1171_161_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_161_cast"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:288 %zext_ln1171_160_cast = zext i35 %zext_ln1171_160_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_160_cast"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:289 %zext_ln1171_159_cast = zext i35 %zext_ln1171_159_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_159_cast"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:290 %zext_ln1171_158_cast = zext i35 %zext_ln1171_158_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_158_cast"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:291 %zext_ln1171_157_cast = zext i35 %zext_ln1171_157_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_157_cast"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:292 %zext_ln1171_156_cast = zext i35 %zext_ln1171_156_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_156_cast"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:293 %zext_ln1171_155_cast = zext i35 %zext_ln1171_155_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_155_cast"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:294 %zext_ln1171_154_cast = zext i35 %zext_ln1171_154_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_154_cast"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:295 %zext_ln1171_153_cast = zext i35 %zext_ln1171_153_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_153_cast"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:296 %zext_ln1171_152_cast = zext i35 %zext_ln1171_152_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_152_cast"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:297 %zext_ln1171_151_cast = zext i35 %zext_ln1171_151_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_151_cast"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:298 %zext_ln1171_150_cast = zext i35 %zext_ln1171_150_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_150_cast"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:299 %zext_ln1171_149_cast = zext i35 %zext_ln1171_149_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_149_cast"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:300 %zext_ln1171_148_cast = zext i35 %zext_ln1171_148_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_148_cast"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:301 %zext_ln1171_147_cast = zext i35 %zext_ln1171_147_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_147_cast"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:302 %zext_ln1171_146_cast = zext i35 %zext_ln1171_146_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_146_cast"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:303 %zext_ln1171_145_cast = zext i35 %zext_ln1171_145_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_145_cast"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:304 %zext_ln1171_144_cast = zext i35 %zext_ln1171_144_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_144_cast"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:305 %zext_ln1171_143_cast = zext i35 %zext_ln1171_143_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_143_cast"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:306 %zext_ln1171_142_cast = zext i35 %zext_ln1171_142_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_142_cast"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:307 %zext_ln1171_141_cast = zext i35 %zext_ln1171_141_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_141_cast"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:308 %zext_ln1171_140_cast = zext i35 %zext_ln1171_140_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_140_cast"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:309 %zext_ln1171_139_cast = zext i35 %zext_ln1171_139_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_139_cast"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:310 %zext_ln1171_138_cast = zext i35 %zext_ln1171_138_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_138_cast"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:311 %zext_ln1171_137_cast = zext i35 %zext_ln1171_137_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_137_cast"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:312 %zext_ln1171_136_cast = zext i35 %zext_ln1171_136_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_136_cast"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:313 %zext_ln1171_135_cast = zext i35 %zext_ln1171_135_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_135_cast"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:314 %zext_ln1171_134_cast = zext i35 %zext_ln1171_134_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_134_cast"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:315 %zext_ln1171_133_cast = zext i35 %zext_ln1171_133_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_133_cast"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:316 %zext_ln1171_132_cast = zext i35 %zext_ln1171_132_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_132_cast"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:317 %zext_ln1171_131_cast = zext i35 %zext_ln1171_131_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_131_cast"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:318 %zext_ln1171_130_cast = zext i35 %zext_ln1171_130_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_130_cast"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:319 %zext_ln1171_129_cast = zext i35 %zext_ln1171_129_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_129_cast"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:320 %zext_ln1171_128_cast = zext i35 %zext_ln1171_128_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_128_cast"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:321 %zext_ln1171_127_cast = zext i35 %zext_ln1171_127_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_127_cast"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:322 %zext_ln1171_126_cast = zext i35 %zext_ln1171_126_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_126_cast"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:323 %zext_ln1171_125_cast = zext i35 %zext_ln1171_125_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_125_cast"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:324 %zext_ln1171_124_cast = zext i35 %zext_ln1171_124_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_124_cast"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:325 %zext_ln1171_123_cast = zext i35 %zext_ln1171_123_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_123_cast"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:326 %zext_ln1171_122_cast = zext i35 %zext_ln1171_122_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_122_cast"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:327 %zext_ln1171_121_cast = zext i35 %zext_ln1171_121_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_121_cast"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:328 %zext_ln1171_120_cast = zext i35 %zext_ln1171_120_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_120_cast"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:329 %zext_ln1171_119_cast = zext i35 %zext_ln1171_119_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_119_cast"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:330 %zext_ln1171_118_cast = zext i35 %zext_ln1171_118_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_118_cast"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:331 %zext_ln1171_117_cast = zext i35 %zext_ln1171_117_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_117_cast"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:332 %zext_ln1171_116_cast = zext i35 %zext_ln1171_116_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_116_cast"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:333 %zext_ln1171_115_cast = zext i35 %zext_ln1171_115_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_115_cast"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:334 %zext_ln1171_114_cast = zext i35 %zext_ln1171_114_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_114_cast"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:335 %zext_ln1171_113_cast = zext i35 %zext_ln1171_113_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_113_cast"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:336 %zext_ln1171_112_cast = zext i35 %zext_ln1171_112_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_112_cast"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:337 %zext_ln1171_111_cast = zext i35 %zext_ln1171_111_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_111_cast"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:338 %zext_ln1171_110_cast = zext i35 %zext_ln1171_110_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_110_cast"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:339 %zext_ln1171_109_cast = zext i35 %zext_ln1171_109_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_109_cast"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:340 %zext_ln1171_108_cast = zext i35 %zext_ln1171_108_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_108_cast"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:341 %zext_ln1171_107_cast = zext i35 %zext_ln1171_107_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_107_cast"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:342 %zext_ln1171_106_cast = zext i35 %zext_ln1171_106_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_106_cast"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:343 %zext_ln1171_105_cast = zext i35 %zext_ln1171_105_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_105_cast"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:344 %zext_ln1171_104_cast = zext i35 %zext_ln1171_104_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_104_cast"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:345 %zext_ln1171_103_cast = zext i35 %zext_ln1171_103_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_103_cast"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:346 %zext_ln1171_102_cast = zext i35 %zext_ln1171_102_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_102_cast"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:347 %zext_ln1171_101_cast = zext i35 %zext_ln1171_101_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_101_cast"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:348 %zext_ln1171_100_cast = zext i35 %zext_ln1171_100_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_100_cast"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:349 %zext_ln1171_99_cast = zext i35 %zext_ln1171_99_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_99_cast"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:350 %zext_ln1171_98_cast = zext i35 %zext_ln1171_98_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_98_cast"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:351 %zext_ln1171_97_cast = zext i35 %zext_ln1171_97_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_97_cast"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:352 %zext_ln1171_96_cast = zext i35 %zext_ln1171_96_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_96_cast"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:353 %zext_ln1171_95_cast = zext i35 %zext_ln1171_95_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_95_cast"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:354 %zext_ln1171_94_cast = zext i35 %zext_ln1171_94_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_94_cast"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:355 %zext_ln1171_93_cast = zext i35 %zext_ln1171_93_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_93_cast"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:356 %zext_ln1171_92_cast = zext i35 %zext_ln1171_92_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_92_cast"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:357 %zext_ln1171_91_cast = zext i35 %zext_ln1171_91_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_91_cast"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:358 %zext_ln1171_90_cast = zext i35 %zext_ln1171_90_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_90_cast"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:359 %zext_ln1171_89_cast = zext i35 %zext_ln1171_89_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_89_cast"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:360 %zext_ln1171_88_cast = zext i35 %zext_ln1171_88_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_88_cast"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:361 %zext_ln1171_87_cast = zext i35 %zext_ln1171_87_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_87_cast"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:362 %zext_ln1171_86_cast = zext i35 %zext_ln1171_86_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_86_cast"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:363 %zext_ln1171_85_cast = zext i35 %zext_ln1171_85_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_85_cast"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:364 %zext_ln1171_84_cast = zext i35 %zext_ln1171_84_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_84_cast"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:365 %zext_ln1171_83_cast = zext i35 %zext_ln1171_83_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_83_cast"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:366 %zext_ln1171_82_cast = zext i35 %zext_ln1171_82_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_82_cast"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:367 %zext_ln1171_81_cast = zext i35 %zext_ln1171_81_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_81_cast"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:368 %zext_ln1171_80_cast = zext i35 %zext_ln1171_80_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_80_cast"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:369 %zext_ln1171_79_cast = zext i35 %zext_ln1171_79_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_79_cast"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:370 %zext_ln1171_78_cast = zext i35 %zext_ln1171_78_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_78_cast"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:371 %zext_ln1171_77_cast = zext i35 %zext_ln1171_77_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_77_cast"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:372 %zext_ln1171_76_cast = zext i35 %zext_ln1171_76_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_76_cast"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:373 %zext_ln1171_75_cast = zext i35 %zext_ln1171_75_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_75_cast"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:374 %zext_ln1171_74_cast = zext i35 %zext_ln1171_74_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_74_cast"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:375 %zext_ln1171_73_cast = zext i35 %zext_ln1171_73_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_73_cast"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:376 %zext_ln1171_72_cast = zext i35 %zext_ln1171_72_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_72_cast"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:377 %zext_ln1171_71_cast = zext i35 %zext_ln1171_71_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_71_cast"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:378 %zext_ln1171_70_cast = zext i35 %zext_ln1171_70_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_70_cast"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:379 %zext_ln1171_69_cast = zext i35 %zext_ln1171_69_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_69_cast"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:380 %zext_ln1171_68_cast = zext i35 %zext_ln1171_68_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_68_cast"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:381 %zext_ln1171_67_cast = zext i35 %zext_ln1171_67_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_67_cast"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:382 %zext_ln1171_66_cast = zext i35 %zext_ln1171_66_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_66_cast"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:383 %zext_ln1171_65_cast = zext i35 %zext_ln1171_65_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_65_cast"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:384 %zext_ln1171_64_cast = zext i35 %zext_ln1171_64_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_64_cast"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:385 %zext_ln1171_63_cast = zext i35 %zext_ln1171_63_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_63_cast"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:386 %zext_ln1171_62_cast = zext i35 %zext_ln1171_62_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_62_cast"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:387 %zext_ln1171_61_cast = zext i35 %zext_ln1171_61_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_61_cast"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:388 %zext_ln1171_60_cast = zext i35 %zext_ln1171_60_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_60_cast"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:389 %zext_ln1171_59_cast = zext i35 %zext_ln1171_59_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_59_cast"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:390 %zext_ln1171_58_cast = zext i35 %zext_ln1171_58_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_58_cast"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:391 %zext_ln1171_57_cast = zext i35 %zext_ln1171_57_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_57_cast"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:392 %zext_ln1171_56_cast = zext i35 %zext_ln1171_56_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_56_cast"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:393 %zext_ln1171_55_cast = zext i35 %zext_ln1171_55_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_55_cast"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:394 %zext_ln1171_54_cast = zext i35 %zext_ln1171_54_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_54_cast"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:395 %zext_ln1171_53_cast = zext i35 %zext_ln1171_53_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_53_cast"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:396 %zext_ln1171_52_cast = zext i35 %zext_ln1171_52_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_52_cast"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:397 %zext_ln1171_51_cast = zext i35 %zext_ln1171_51_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_51_cast"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:398 %zext_ln1171_50_cast = zext i35 %zext_ln1171_50_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_50_cast"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:399 %zext_ln1171_49_cast = zext i35 %zext_ln1171_49_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_49_cast"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:400 %zext_ln1171_48_cast = zext i35 %zext_ln1171_48_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_48_cast"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:401 %zext_ln1171_47_cast = zext i35 %zext_ln1171_47_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_47_cast"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:402 %zext_ln1171_46_cast = zext i35 %zext_ln1171_46_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_46_cast"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:403 %zext_ln1171_45_cast = zext i35 %zext_ln1171_45_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_45_cast"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:404 %zext_ln1171_44_cast = zext i35 %zext_ln1171_44_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_44_cast"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:405 %zext_ln1171_43_cast = zext i35 %zext_ln1171_43_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_43_cast"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:406 %zext_ln1171_42_cast = zext i35 %zext_ln1171_42_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_42_cast"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:407 %zext_ln1171_41_cast = zext i35 %zext_ln1171_41_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_41_cast"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:408 %zext_ln1171_40_cast = zext i35 %zext_ln1171_40_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_40_cast"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:409 %zext_ln1171_39_cast = zext i35 %zext_ln1171_39_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_39_cast"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:410 %zext_ln1171_38_cast = zext i35 %zext_ln1171_38_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_38_cast"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:411 %zext_ln1171_37_cast = zext i35 %zext_ln1171_37_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_37_cast"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:412 %zext_ln1171_36_cast = zext i35 %zext_ln1171_36_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_36_cast"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:413 %zext_ln1171_35_cast = zext i35 %zext_ln1171_35_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_35_cast"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:414 %zext_ln1171_34_cast = zext i35 %zext_ln1171_34_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_34_cast"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:415 %zext_ln1171_33_cast = zext i35 %zext_ln1171_33_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_33_cast"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:416 %zext_ln1171_32_cast = zext i35 %zext_ln1171_32_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_32_cast"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:417 %zext_ln1171_31_cast = zext i35 %zext_ln1171_31_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_31_cast"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:418 %zext_ln1171_30_cast = zext i35 %zext_ln1171_30_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_30_cast"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:419 %zext_ln1171_29_cast = zext i35 %zext_ln1171_29_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_29_cast"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:420 %zext_ln1171_28_cast = zext i35 %zext_ln1171_28_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_28_cast"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:421 %zext_ln1171_27_cast = zext i35 %zext_ln1171_27_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_27_cast"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:422 %zext_ln1171_26_cast = zext i35 %zext_ln1171_26_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_26_cast"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:423 %zext_ln1171_25_cast = zext i35 %zext_ln1171_25_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_25_cast"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:424 %zext_ln1171_24_cast = zext i35 %zext_ln1171_24_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_24_cast"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:425 %zext_ln1171_23_cast = zext i35 %zext_ln1171_23_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_23_cast"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:426 %zext_ln1171_22_cast = zext i35 %zext_ln1171_22_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_22_cast"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:427 %zext_ln1171_21_cast = zext i35 %zext_ln1171_21_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_21_cast"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:428 %zext_ln1171_20_cast = zext i35 %zext_ln1171_20_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_20_cast"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:429 %zext_ln1171_19_cast = zext i35 %zext_ln1171_19_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_19_cast"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:430 %zext_ln1171_18_cast = zext i35 %zext_ln1171_18_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_18_cast"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:431 %zext_ln1171_17_cast = zext i35 %zext_ln1171_17_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_17_cast"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:432 %zext_ln1171_16_cast = zext i35 %zext_ln1171_16_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_16_cast"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:433 %zext_ln1171_15_cast = zext i35 %zext_ln1171_15_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_15_cast"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:434 %zext_ln1171_14_cast = zext i35 %zext_ln1171_14_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_14_cast"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:435 %zext_ln1171_13_cast = zext i35 %zext_ln1171_13_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_13_cast"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:436 %zext_ln1171_12_cast = zext i35 %zext_ln1171_12_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_12_cast"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:437 %zext_ln1171_11_cast = zext i35 %zext_ln1171_11_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_11_cast"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:438 %zext_ln1171_10_cast = zext i35 %zext_ln1171_10_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_10_cast"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:439 %zext_ln1171_9_cast = zext i35 %zext_ln1171_9_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_9_cast"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:440 %zext_ln1171_8_cast = zext i35 %zext_ln1171_8_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_8_cast"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:441 %zext_ln1171_7_cast = zext i35 %zext_ln1171_7_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_7_cast"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:442 %zext_ln1171_6_cast = zext i35 %zext_ln1171_6_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_6_cast"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:443 %zext_ln1171_5_cast = zext i35 %zext_ln1171_5_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_5_cast"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:444 %zext_ln1171_4_cast = zext i35 %zext_ln1171_4_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_4_cast"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:445 %zext_ln1171_3_cast = zext i35 %zext_ln1171_3_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_3_cast"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="53" op_0_bw="35">
<![CDATA[
newFuncRoot:446 %zext_ln1171_2_cast = zext i35 %zext_ln1171_2_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_2_cast"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="54" op_0_bw="35">
<![CDATA[
newFuncRoot:447 %zext_ln1171_1_cast = zext i35 %zext_ln1171_1_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_1_cast"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:448 %zext_ln1171_cast = zext i35 %zext_ln1171_read

]]></Node>
<StgValue><ssdm name="zext_ln1171_cast"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:449 %store_ln0 = store i5 0, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:450 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %d_2 = load i5 %d

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln285 = icmp_eq  i5 %d_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln285 = add i5 %d_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln285 = br i1 %icmp_ln285, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %d_cast = zext i5 %d_2

]]></Node>
<StgValue><ssdm name="d_cast"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %firstDense_f_V_0_0_addr = getelementptr i20 %firstDense_f_V_0_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_0_addr"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="20" op_0_bw="4">
<![CDATA[
.split:5 %firstDense_f_V_0_0_load = load i4 %firstDense_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_0_load"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:3534 %store_ln285 = store i5 %add_ln285, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="693" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="20" op_0_bw="4">
<![CDATA[
.split:5 %firstDense_f_V_0_0_load = load i4 %firstDense_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_0_load"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %firstDense_f_V_0_1_addr = getelementptr i19 %firstDense_f_V_0_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_1_addr"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="19" op_0_bw="4">
<![CDATA[
.split:21 %firstDense_f_V_0_1_load = load i4 %firstDense_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="thirdBias_f_V_addr"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="21" op_0_bw="4">
<![CDATA[
.split:3 %num_V = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="55" op_0_bw="20">
<![CDATA[
.split:6 %sext_ln1171 = sext i20 %firstDense_f_V_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:7 %mul_ln1171 = mul i55 %sext_ln1171, i55 %zext_ln1171_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="19" op_0_bw="4">
<![CDATA[
.split:21 %firstDense_f_V_0_1_load = load i4 %firstDense_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_1_load"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:36 %firstDense_f_V_0_2_addr = getelementptr i18 %firstDense_f_V_0_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_2_addr"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="4">
<![CDATA[
.split:37 %firstDense_f_V_0_2_load = load i4 %firstDense_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="703" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="21" op_0_bw="4">
<![CDATA[
.split:3 %num_V = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:7 %mul_ln1171 = mul i55 %sext_ln1171, i55 %zext_ln1171_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="18" op_0_bw="55">
<![CDATA[
.split:14 %trunc_ln727 = trunc i55 %mul_ln1171

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="54" op_0_bw="19">
<![CDATA[
.split:22 %sext_ln1171_16 = sext i19 %firstDense_f_V_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_16"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:23 %mul_ln1171_16 = mul i54 %sext_ln1171_16, i54 %zext_ln1171_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="4">
<![CDATA[
.split:37 %firstDense_f_V_0_2_load = load i4 %firstDense_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_2_load"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:52 %firstDense_f_V_0_3_addr = getelementptr i20 %firstDense_f_V_0_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_3_addr"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="20" op_0_bw="4">
<![CDATA[
.split:53 %firstDense_f_V_0_3_load = load i4 %firstDense_f_V_0_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_3_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="40" op_0_bw="40" op_1_bw="21" op_2_bw="19">
<![CDATA[
.split:8 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i21.i19, i21 %num_V, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="55" op_0_bw="40">
<![CDATA[
.split:9 %sext_ln712 = sext i40 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:10 %add_ln1245 = add i55 %sext_ln712, i55 %mul_ln1171

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %trunc_ln = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:13 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 18

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:15 %icmp_ln727 = icmp_ne  i18 %trunc_ln727, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:16 %or_ln412 = or i1 %tmp, i1 %icmp_ln727

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:17 %and_ln412 = and i1 %or_ln412, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="36" op_0_bw="1">
<![CDATA[
.split:18 %zext_ln415 = zext i1 %and_ln412

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:19 %add_ln415 = add i36 %trunc_ln, i36 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:23 %mul_ln1171_16 = mul i54 %sext_ln1171_16, i54 %zext_ln1171_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="18" op_0_bw="54">
<![CDATA[
.split:30 %trunc_ln727_16 = trunc i54 %mul_ln1171_16

]]></Node>
<StgValue><ssdm name="trunc_ln727_16"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="53" op_0_bw="18">
<![CDATA[
.split:38 %sext_ln1171_17 = sext i18 %firstDense_f_V_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:39 %mul_ln1171_17 = mul i53 %sext_ln1171_17, i53 %zext_ln1171_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="20" op_0_bw="4">
<![CDATA[
.split:53 %firstDense_f_V_0_3_load = load i4 %firstDense_f_V_0_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_3_load"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %firstDense_f_V_0_4_addr = getelementptr i19 %firstDense_f_V_0_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_4_addr"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="19" op_0_bw="4">
<![CDATA[
.split:68 %firstDense_f_V_0_4_load = load i4 %firstDense_f_V_0_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_4_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:24 %shl_ln737_s = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="55" op_0_bw="54">
<![CDATA[
.split:25 %sext_ln1245 = sext i54 %mul_ln1171_16

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:26 %add_ln1245_16 = add i55 %shl_ln737_s, i55 %sext_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:27 %trunc_ln717_s = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_16, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:28 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:29 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_16, i32 18

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:31 %icmp_ln727_16 = icmp_ne  i18 %trunc_ln727_16, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_16"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:32 %or_ln412_16 = or i1 %tmp_52, i1 %icmp_ln727_16

]]></Node>
<StgValue><ssdm name="or_ln412_16"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:33 %and_ln412_16 = and i1 %or_ln412_16, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln412_16"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="36" op_0_bw="1">
<![CDATA[
.split:34 %zext_ln415_16 = zext i1 %and_ln412_16

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:35 %add_ln415_16 = add i36 %trunc_ln717_s, i36 %zext_ln415_16

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:39 %mul_ln1171_17 = mul i53 %sext_ln1171_17, i53 %zext_ln1171_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="53">
<![CDATA[
.split:46 %trunc_ln727_17 = trunc i53 %mul_ln1171_17

]]></Node>
<StgValue><ssdm name="trunc_ln727_17"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="55" op_0_bw="20">
<![CDATA[
.split:54 %sext_ln1171_18 = sext i20 %firstDense_f_V_0_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:55 %mul_ln1171_18 = mul i55 %sext_ln1171_18, i55 %zext_ln1171_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="19" op_0_bw="4">
<![CDATA[
.split:68 %firstDense_f_V_0_4_load = load i4 %firstDense_f_V_0_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_4_load"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %firstDense_f_V_0_5_addr = getelementptr i18 %firstDense_f_V_0_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_5_addr"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="18" op_0_bw="4">
<![CDATA[
.split:84 %firstDense_f_V_0_5_load = load i4 %firstDense_f_V_0_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_5_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="747" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:40 %shl_ln737_15 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_16, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_15"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="55" op_0_bw="53">
<![CDATA[
.split:41 %sext_ln1245_1 = sext i53 %mul_ln1171_17

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:42 %add_ln1245_17 = add i55 %shl_ln737_15, i55 %sext_ln1245_1

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:43 %trunc_ln717_15 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_17, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_15"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:44 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_17, i32 19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:45 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_17, i32 18

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:47 %icmp_ln727_17 = icmp_ne  i18 %trunc_ln727_17, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_17"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:48 %or_ln412_17 = or i1 %tmp_54, i1 %icmp_ln727_17

]]></Node>
<StgValue><ssdm name="or_ln412_17"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:49 %and_ln412_17 = and i1 %or_ln412_17, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln412_17"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="36" op_0_bw="1">
<![CDATA[
.split:50 %zext_ln415_17 = zext i1 %and_ln412_17

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:51 %add_ln415_17 = add i36 %trunc_ln717_15, i36 %zext_ln415_17

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:55 %mul_ln1171_18 = mul i55 %sext_ln1171_18, i55 %zext_ln1171_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="18" op_0_bw="55">
<![CDATA[
.split:61 %trunc_ln727_18 = trunc i55 %mul_ln1171_18

]]></Node>
<StgValue><ssdm name="trunc_ln727_18"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="54" op_0_bw="19">
<![CDATA[
.split:69 %sext_ln1171_19 = sext i19 %firstDense_f_V_0_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:70 %mul_ln1171_19 = mul i54 %sext_ln1171_19, i54 %zext_ln1171_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="18" op_0_bw="4">
<![CDATA[
.split:84 %firstDense_f_V_0_5_load = load i4 %firstDense_f_V_0_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_5_load"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:99 %firstDense_f_V_0_6_addr = getelementptr i20 %firstDense_f_V_0_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_6_addr"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="4">
<![CDATA[
.split:100 %firstDense_f_V_0_6_load = load i4 %firstDense_f_V_0_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_6_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:56 %shl_ln737_16 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_17, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_16"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:57 %add_ln1245_18 = add i55 %shl_ln737_16, i55 %mul_ln1171_18

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:58 %trunc_ln717_16 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_18, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_16"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:59 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:60 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_18, i32 18

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:62 %icmp_ln727_18 = icmp_ne  i18 %trunc_ln727_18, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_18"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:63 %or_ln412_18 = or i1 %tmp_56, i1 %icmp_ln727_18

]]></Node>
<StgValue><ssdm name="or_ln412_18"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:64 %and_ln412_18 = and i1 %or_ln412_18, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln412_18"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="36" op_0_bw="1">
<![CDATA[
.split:65 %zext_ln415_18 = zext i1 %and_ln412_18

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:66 %add_ln415_18 = add i36 %trunc_ln717_16, i36 %zext_ln415_18

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:70 %mul_ln1171_19 = mul i54 %sext_ln1171_19, i54 %zext_ln1171_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="18" op_0_bw="54">
<![CDATA[
.split:77 %trunc_ln727_19 = trunc i54 %mul_ln1171_19

]]></Node>
<StgValue><ssdm name="trunc_ln727_19"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="53" op_0_bw="18">
<![CDATA[
.split:85 %sext_ln1171_20 = sext i18 %firstDense_f_V_0_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:86 %mul_ln1171_20 = mul i53 %sext_ln1171_20, i53 %zext_ln1171_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="4">
<![CDATA[
.split:100 %firstDense_f_V_0_6_load = load i4 %firstDense_f_V_0_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_6_load"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:114 %firstDense_f_V_0_7_addr = getelementptr i19 %firstDense_f_V_0_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_7_addr"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="19" op_0_bw="4">
<![CDATA[
.split:115 %firstDense_f_V_0_7_load = load i4 %firstDense_f_V_0_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_7_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:71 %shl_ln737_17 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_18, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_17"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="55" op_0_bw="54">
<![CDATA[
.split:72 %sext_ln1245_2 = sext i54 %mul_ln1171_19

]]></Node>
<StgValue><ssdm name="sext_ln1245_2"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:73 %add_ln1245_19 = add i55 %shl_ln737_17, i55 %sext_ln1245_2

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:74 %trunc_ln717_17 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_19, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_17"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:75 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_19, i32 19

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:76 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_19, i32 18

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:78 %icmp_ln727_19 = icmp_ne  i18 %trunc_ln727_19, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_19"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:79 %or_ln412_19 = or i1 %tmp_58, i1 %icmp_ln727_19

]]></Node>
<StgValue><ssdm name="or_ln412_19"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:80 %and_ln412_19 = and i1 %or_ln412_19, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln412_19"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="36" op_0_bw="1">
<![CDATA[
.split:81 %zext_ln415_19 = zext i1 %and_ln412_19

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:82 %add_ln415_19 = add i36 %trunc_ln717_17, i36 %zext_ln415_19

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:86 %mul_ln1171_20 = mul i53 %sext_ln1171_20, i53 %zext_ln1171_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="18" op_0_bw="53">
<![CDATA[
.split:93 %trunc_ln727_20 = trunc i53 %mul_ln1171_20

]]></Node>
<StgValue><ssdm name="trunc_ln727_20"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="55" op_0_bw="20">
<![CDATA[
.split:101 %sext_ln1171_21 = sext i20 %firstDense_f_V_0_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:102 %mul_ln1171_21 = mul i55 %sext_ln1171_21, i55 %zext_ln1171_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="19" op_0_bw="4">
<![CDATA[
.split:115 %firstDense_f_V_0_7_load = load i4 %firstDense_f_V_0_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_7_load"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:130 %firstDense_f_V_0_8_addr = getelementptr i18 %firstDense_f_V_0_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_8_addr"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="18" op_0_bw="4">
<![CDATA[
.split:131 %firstDense_f_V_0_8_load = load i4 %firstDense_f_V_0_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_8_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="800" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:87 %shl_ln737_18 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_19, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_18"/></StgValue>
</operation>

<operation id="801" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="55" op_0_bw="53">
<![CDATA[
.split:88 %sext_ln1245_3 = sext i53 %mul_ln1171_20

]]></Node>
<StgValue><ssdm name="sext_ln1245_3"/></StgValue>
</operation>

<operation id="802" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:89 %add_ln1245_20 = add i55 %shl_ln737_18, i55 %sext_ln1245_3

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="803" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:90 %trunc_ln717_18 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_20, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_18"/></StgValue>
</operation>

<operation id="804" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:91 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_20, i32 19

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="805" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:92 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_20, i32 18

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="806" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:94 %icmp_ln727_20 = icmp_ne  i18 %trunc_ln727_20, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_20"/></StgValue>
</operation>

<operation id="807" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:95 %or_ln412_20 = or i1 %tmp_60, i1 %icmp_ln727_20

]]></Node>
<StgValue><ssdm name="or_ln412_20"/></StgValue>
</operation>

<operation id="808" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:96 %and_ln412_20 = and i1 %or_ln412_20, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln412_20"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="36" op_0_bw="1">
<![CDATA[
.split:97 %zext_ln415_20 = zext i1 %and_ln412_20

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:98 %add_ln415_20 = add i36 %trunc_ln717_18, i36 %zext_ln415_20

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:102 %mul_ln1171_21 = mul i55 %sext_ln1171_21, i55 %zext_ln1171_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="18" op_0_bw="55">
<![CDATA[
.split:108 %trunc_ln727_21 = trunc i55 %mul_ln1171_21

]]></Node>
<StgValue><ssdm name="trunc_ln727_21"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="54" op_0_bw="19">
<![CDATA[
.split:116 %sext_ln1171_22 = sext i19 %firstDense_f_V_0_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:117 %mul_ln1171_22 = mul i54 %sext_ln1171_22, i54 %zext_ln1171_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="18" op_0_bw="4">
<![CDATA[
.split:131 %firstDense_f_V_0_8_load = load i4 %firstDense_f_V_0_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_8_load"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:146 %firstDense_f_V_0_9_addr = getelementptr i21 %firstDense_f_V_0_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_9_addr"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="21" op_0_bw="4">
<![CDATA[
.split:147 %firstDense_f_V_0_9_load = load i4 %firstDense_f_V_0_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_9_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:103 %shl_ln737_19 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_20, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_19"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:104 %add_ln1245_21 = add i55 %shl_ln737_19, i55 %mul_ln1171_21

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:105 %trunc_ln717_19 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_21, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_19"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:106 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_21, i32 19

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:107 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_21, i32 18

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:109 %icmp_ln727_21 = icmp_ne  i18 %trunc_ln727_21, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_21"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:110 %or_ln412_21 = or i1 %tmp_62, i1 %icmp_ln727_21

]]></Node>
<StgValue><ssdm name="or_ln412_21"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:111 %and_ln412_21 = and i1 %or_ln412_21, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln412_21"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="36" op_0_bw="1">
<![CDATA[
.split:112 %zext_ln415_21 = zext i1 %and_ln412_21

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:113 %add_ln415_21 = add i36 %trunc_ln717_19, i36 %zext_ln415_21

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:117 %mul_ln1171_22 = mul i54 %sext_ln1171_22, i54 %zext_ln1171_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="18" op_0_bw="54">
<![CDATA[
.split:124 %trunc_ln727_22 = trunc i54 %mul_ln1171_22

]]></Node>
<StgValue><ssdm name="trunc_ln727_22"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="53" op_0_bw="18">
<![CDATA[
.split:132 %sext_ln1171_23 = sext i18 %firstDense_f_V_0_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:133 %mul_ln1171_23 = mul i53 %sext_ln1171_23, i53 %zext_ln1171_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="21" op_0_bw="4">
<![CDATA[
.split:147 %firstDense_f_V_0_9_load = load i4 %firstDense_f_V_0_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_9_load"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:161 %firstDense_f_V_0_10_addr = getelementptr i20 %firstDense_f_V_0_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_10_addr"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="20" op_0_bw="4">
<![CDATA[
.split:162 %firstDense_f_V_0_10_load = load i4 %firstDense_f_V_0_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_10_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:118 %shl_ln737_20 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_21, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_20"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="55" op_0_bw="54">
<![CDATA[
.split:119 %sext_ln1245_4 = sext i54 %mul_ln1171_22

]]></Node>
<StgValue><ssdm name="sext_ln1245_4"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:120 %add_ln1245_22 = add i55 %shl_ln737_20, i55 %sext_ln1245_4

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:121 %trunc_ln717_20 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_22, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_20"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:122 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_22, i32 19

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:123 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_22, i32 18

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:125 %icmp_ln727_22 = icmp_ne  i18 %trunc_ln727_22, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_22"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:126 %or_ln412_22 = or i1 %tmp_64, i1 %icmp_ln727_22

]]></Node>
<StgValue><ssdm name="or_ln412_22"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:127 %and_ln412_22 = and i1 %or_ln412_22, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln412_22"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="1">
<![CDATA[
.split:128 %zext_ln415_22 = zext i1 %and_ln412_22

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:129 %add_ln415_22 = add i36 %trunc_ln717_20, i36 %zext_ln415_22

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:133 %mul_ln1171_23 = mul i53 %sext_ln1171_23, i53 %zext_ln1171_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="18" op_0_bw="53">
<![CDATA[
.split:140 %trunc_ln727_23 = trunc i53 %mul_ln1171_23

]]></Node>
<StgValue><ssdm name="trunc_ln727_23"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="55" op_0_bw="21">
<![CDATA[
.split:148 %sext_ln1171_24 = sext i21 %firstDense_f_V_0_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_24"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:149 %mul_ln1171_24 = mul i55 %sext_ln1171_24, i55 %zext_ln1171_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="20" op_0_bw="4">
<![CDATA[
.split:162 %firstDense_f_V_0_10_load = load i4 %firstDense_f_V_0_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_10_load"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:176 %firstDense_f_V_0_11_addr = getelementptr i20 %firstDense_f_V_0_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_11_addr"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="20" op_0_bw="4">
<![CDATA[
.split:177 %firstDense_f_V_0_11_load = load i4 %firstDense_f_V_0_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_11_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="853" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:134 %shl_ln737_21 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_22, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_21"/></StgValue>
</operation>

<operation id="854" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="55" op_0_bw="53">
<![CDATA[
.split:135 %sext_ln1245_5 = sext i53 %mul_ln1171_23

]]></Node>
<StgValue><ssdm name="sext_ln1245_5"/></StgValue>
</operation>

<operation id="855" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:136 %add_ln1245_23 = add i55 %shl_ln737_21, i55 %sext_ln1245_5

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:137 %trunc_ln717_21 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_23, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_21"/></StgValue>
</operation>

<operation id="857" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:138 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_23, i32 19

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:139 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_23, i32 18

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="859" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:141 %icmp_ln727_23 = icmp_ne  i18 %trunc_ln727_23, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_23"/></StgValue>
</operation>

<operation id="860" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:142 %or_ln412_23 = or i1 %tmp_66, i1 %icmp_ln727_23

]]></Node>
<StgValue><ssdm name="or_ln412_23"/></StgValue>
</operation>

<operation id="861" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:143 %and_ln412_23 = and i1 %or_ln412_23, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln412_23"/></StgValue>
</operation>

<operation id="862" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="36" op_0_bw="1">
<![CDATA[
.split:144 %zext_ln415_23 = zext i1 %and_ln412_23

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="863" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:145 %add_ln415_23 = add i36 %trunc_ln717_21, i36 %zext_ln415_23

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="864" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:149 %mul_ln1171_24 = mul i55 %sext_ln1171_24, i55 %zext_ln1171_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="18" op_0_bw="55">
<![CDATA[
.split:155 %trunc_ln727_24 = trunc i55 %mul_ln1171_24

]]></Node>
<StgValue><ssdm name="trunc_ln727_24"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="55" op_0_bw="20">
<![CDATA[
.split:163 %sext_ln1171_25 = sext i20 %firstDense_f_V_0_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_25"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:164 %mul_ln1171_25 = mul i55 %sext_ln1171_25, i55 %zext_ln1171_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="20" op_0_bw="4">
<![CDATA[
.split:177 %firstDense_f_V_0_11_load = load i4 %firstDense_f_V_0_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_11_load"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:191 %firstDense_f_V_0_12_addr = getelementptr i20 %firstDense_f_V_0_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_12_addr"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="20" op_0_bw="4">
<![CDATA[
.split:192 %firstDense_f_V_0_12_load = load i4 %firstDense_f_V_0_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_12_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="871" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:150 %shl_ln737_22 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_23, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_22"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:151 %add_ln1245_24 = add i55 %shl_ln737_22, i55 %mul_ln1171_24

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:152 %trunc_ln717_22 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_24, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_22"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:153 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_24, i32 19

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:154 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_24, i32 18

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:156 %icmp_ln727_24 = icmp_ne  i18 %trunc_ln727_24, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_24"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:157 %or_ln412_24 = or i1 %tmp_68, i1 %icmp_ln727_24

]]></Node>
<StgValue><ssdm name="or_ln412_24"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:158 %and_ln412_24 = and i1 %or_ln412_24, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="and_ln412_24"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="36" op_0_bw="1">
<![CDATA[
.split:159 %zext_ln415_24 = zext i1 %and_ln412_24

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:160 %add_ln415_24 = add i36 %trunc_ln717_22, i36 %zext_ln415_24

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:164 %mul_ln1171_25 = mul i55 %sext_ln1171_25, i55 %zext_ln1171_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="18" op_0_bw="55">
<![CDATA[
.split:170 %trunc_ln727_25 = trunc i55 %mul_ln1171_25

]]></Node>
<StgValue><ssdm name="trunc_ln727_25"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="55" op_0_bw="20">
<![CDATA[
.split:178 %sext_ln1171_26 = sext i20 %firstDense_f_V_0_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_26"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:179 %mul_ln1171_26 = mul i55 %sext_ln1171_26, i55 %zext_ln1171_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="20" op_0_bw="4">
<![CDATA[
.split:192 %firstDense_f_V_0_12_load = load i4 %firstDense_f_V_0_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_12_load"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:206 %firstDense_f_V_0_13_addr = getelementptr i19 %firstDense_f_V_0_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_13_addr"/></StgValue>
</operation>

<operation id="887" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="19" op_0_bw="4">
<![CDATA[
.split:207 %firstDense_f_V_0_13_load = load i4 %firstDense_f_V_0_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_13_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="888" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:165 %shl_ln737_23 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_24, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_23"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:166 %add_ln1245_25 = add i55 %shl_ln737_23, i55 %mul_ln1171_25

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:167 %trunc_ln717_23 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_25, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_23"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:168 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_25, i32 19

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:169 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_25, i32 18

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:171 %icmp_ln727_25 = icmp_ne  i18 %trunc_ln727_25, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_25"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:172 %or_ln412_25 = or i1 %tmp_70, i1 %icmp_ln727_25

]]></Node>
<StgValue><ssdm name="or_ln412_25"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:173 %and_ln412_25 = and i1 %or_ln412_25, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln412_25"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="36" op_0_bw="1">
<![CDATA[
.split:174 %zext_ln415_25 = zext i1 %and_ln412_25

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:175 %add_ln415_25 = add i36 %trunc_ln717_23, i36 %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:179 %mul_ln1171_26 = mul i55 %sext_ln1171_26, i55 %zext_ln1171_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="18" op_0_bw="55">
<![CDATA[
.split:185 %trunc_ln727_26 = trunc i55 %mul_ln1171_26

]]></Node>
<StgValue><ssdm name="trunc_ln727_26"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="55" op_0_bw="20">
<![CDATA[
.split:193 %sext_ln1171_27 = sext i20 %firstDense_f_V_0_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_27"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:194 %mul_ln1171_27 = mul i55 %sext_ln1171_27, i55 %zext_ln1171_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="19" op_0_bw="4">
<![CDATA[
.split:207 %firstDense_f_V_0_13_load = load i4 %firstDense_f_V_0_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_13_load"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:222 %firstDense_f_V_0_14_addr = getelementptr i18 %firstDense_f_V_0_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_14_addr"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="18" op_0_bw="4">
<![CDATA[
.split:223 %firstDense_f_V_0_14_load = load i4 %firstDense_f_V_0_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_14_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="905" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:180 %shl_ln737_24 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_25, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_24"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:181 %add_ln1245_26 = add i55 %shl_ln737_24, i55 %mul_ln1171_26

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:182 %trunc_ln717_24 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_26, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_24"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:183 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_26, i32 19

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:184 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_26, i32 18

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:186 %icmp_ln727_26 = icmp_ne  i18 %trunc_ln727_26, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_26"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:187 %or_ln412_26 = or i1 %tmp_72, i1 %icmp_ln727_26

]]></Node>
<StgValue><ssdm name="or_ln412_26"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:188 %and_ln412_26 = and i1 %or_ln412_26, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln412_26"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="36" op_0_bw="1">
<![CDATA[
.split:189 %zext_ln415_26 = zext i1 %and_ln412_26

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:190 %add_ln415_26 = add i36 %trunc_ln717_24, i36 %zext_ln415_26

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:194 %mul_ln1171_27 = mul i55 %sext_ln1171_27, i55 %zext_ln1171_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="18" op_0_bw="55">
<![CDATA[
.split:200 %trunc_ln727_27 = trunc i55 %mul_ln1171_27

]]></Node>
<StgValue><ssdm name="trunc_ln727_27"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="54" op_0_bw="19">
<![CDATA[
.split:208 %sext_ln1171_28 = sext i19 %firstDense_f_V_0_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_28"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:209 %mul_ln1171_28 = mul i54 %sext_ln1171_28, i54 %zext_ln1171_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="18" op_0_bw="4">
<![CDATA[
.split:223 %firstDense_f_V_0_14_load = load i4 %firstDense_f_V_0_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_14_load"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:238 %firstDense_f_V_0_15_addr = getelementptr i19 %firstDense_f_V_0_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_15_addr"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="19" op_0_bw="4">
<![CDATA[
.split:239 %firstDense_f_V_0_15_load = load i4 %firstDense_f_V_0_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_15_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="922" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:195 %shl_ln737_25 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_26, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_25"/></StgValue>
</operation>

<operation id="923" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:196 %add_ln1245_27 = add i55 %shl_ln737_25, i55 %mul_ln1171_27

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="924" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:197 %trunc_ln717_25 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_27, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_25"/></StgValue>
</operation>

<operation id="925" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:198 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_27, i32 19

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="926" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:199 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_27, i32 18

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="927" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:201 %icmp_ln727_27 = icmp_ne  i18 %trunc_ln727_27, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_27"/></StgValue>
</operation>

<operation id="928" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:202 %or_ln412_27 = or i1 %tmp_74, i1 %icmp_ln727_27

]]></Node>
<StgValue><ssdm name="or_ln412_27"/></StgValue>
</operation>

<operation id="929" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:203 %and_ln412_27 = and i1 %or_ln412_27, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln412_27"/></StgValue>
</operation>

<operation id="930" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="36" op_0_bw="1">
<![CDATA[
.split:204 %zext_ln415_27 = zext i1 %and_ln412_27

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="931" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:205 %add_ln415_27 = add i36 %trunc_ln717_25, i36 %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="932" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:209 %mul_ln1171_28 = mul i54 %sext_ln1171_28, i54 %zext_ln1171_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="933" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="18" op_0_bw="54">
<![CDATA[
.split:216 %trunc_ln727_28 = trunc i54 %mul_ln1171_28

]]></Node>
<StgValue><ssdm name="trunc_ln727_28"/></StgValue>
</operation>

<operation id="934" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="53" op_0_bw="18">
<![CDATA[
.split:224 %sext_ln1171_29 = sext i18 %firstDense_f_V_0_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_29"/></StgValue>
</operation>

<operation id="935" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:225 %mul_ln1171_29 = mul i53 %sext_ln1171_29, i53 %zext_ln1171_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="936" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="19" op_0_bw="4">
<![CDATA[
.split:239 %firstDense_f_V_0_15_load = load i4 %firstDense_f_V_0_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_0_15_load"/></StgValue>
</operation>

<operation id="937" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:254 %firstDense_f_V_1_0_addr = getelementptr i19 %firstDense_f_V_1_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_0_addr"/></StgValue>
</operation>

<operation id="938" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="19" op_0_bw="4">
<![CDATA[
.split:255 %firstDense_f_V_1_0_load = load i4 %firstDense_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_0_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="939" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:210 %shl_ln737_26 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_27, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_26"/></StgValue>
</operation>

<operation id="940" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="55" op_0_bw="54">
<![CDATA[
.split:211 %sext_ln1245_6 = sext i54 %mul_ln1171_28

]]></Node>
<StgValue><ssdm name="sext_ln1245_6"/></StgValue>
</operation>

<operation id="941" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:212 %add_ln1245_28 = add i55 %shl_ln737_26, i55 %sext_ln1245_6

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="942" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:213 %trunc_ln717_26 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_28, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_26"/></StgValue>
</operation>

<operation id="943" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:214 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_28, i32 19

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="944" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:215 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_28, i32 18

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="945" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:217 %icmp_ln727_28 = icmp_ne  i18 %trunc_ln727_28, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_28"/></StgValue>
</operation>

<operation id="946" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:218 %or_ln412_28 = or i1 %tmp_76, i1 %icmp_ln727_28

]]></Node>
<StgValue><ssdm name="or_ln412_28"/></StgValue>
</operation>

<operation id="947" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:219 %and_ln412_28 = and i1 %or_ln412_28, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln412_28"/></StgValue>
</operation>

<operation id="948" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="36" op_0_bw="1">
<![CDATA[
.split:220 %zext_ln415_28 = zext i1 %and_ln412_28

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:221 %add_ln415_28 = add i36 %trunc_ln717_26, i36 %zext_ln415_28

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:225 %mul_ln1171_29 = mul i53 %sext_ln1171_29, i53 %zext_ln1171_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="18" op_0_bw="53">
<![CDATA[
.split:232 %trunc_ln727_29 = trunc i53 %mul_ln1171_29

]]></Node>
<StgValue><ssdm name="trunc_ln727_29"/></StgValue>
</operation>

<operation id="952" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="54" op_0_bw="19">
<![CDATA[
.split:240 %sext_ln1171_30 = sext i19 %firstDense_f_V_0_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_30"/></StgValue>
</operation>

<operation id="953" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:241 %mul_ln1171_30 = mul i54 %sext_ln1171_30, i54 %zext_ln1171_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="954" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="19" op_0_bw="4">
<![CDATA[
.split:255 %firstDense_f_V_1_0_load = load i4 %firstDense_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_0_load"/></StgValue>
</operation>

<operation id="955" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:270 %firstDense_f_V_1_1_addr = getelementptr i19 %firstDense_f_V_1_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_1_addr"/></StgValue>
</operation>

<operation id="956" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="19" op_0_bw="4">
<![CDATA[
.split:271 %firstDense_f_V_1_1_load = load i4 %firstDense_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_1_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="957" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:226 %shl_ln737_27 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_28, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_27"/></StgValue>
</operation>

<operation id="958" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="55" op_0_bw="53">
<![CDATA[
.split:227 %sext_ln1245_7 = sext i53 %mul_ln1171_29

]]></Node>
<StgValue><ssdm name="sext_ln1245_7"/></StgValue>
</operation>

<operation id="959" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:228 %add_ln1245_29 = add i55 %shl_ln737_27, i55 %sext_ln1245_7

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="960" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:229 %trunc_ln717_27 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_29, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_27"/></StgValue>
</operation>

<operation id="961" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:230 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_29, i32 19

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="962" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:231 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_29, i32 18

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="963" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:233 %icmp_ln727_29 = icmp_ne  i18 %trunc_ln727_29, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_29"/></StgValue>
</operation>

<operation id="964" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:234 %or_ln412_29 = or i1 %tmp_78, i1 %icmp_ln727_29

]]></Node>
<StgValue><ssdm name="or_ln412_29"/></StgValue>
</operation>

<operation id="965" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:235 %and_ln412_29 = and i1 %or_ln412_29, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln412_29"/></StgValue>
</operation>

<operation id="966" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="36" op_0_bw="1">
<![CDATA[
.split:236 %zext_ln415_29 = zext i1 %and_ln412_29

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="967" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:237 %add_ln415_29 = add i36 %trunc_ln717_27, i36 %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="968" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:241 %mul_ln1171_30 = mul i54 %sext_ln1171_30, i54 %zext_ln1171_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="969" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="18" op_0_bw="54">
<![CDATA[
.split:248 %trunc_ln727_30 = trunc i54 %mul_ln1171_30

]]></Node>
<StgValue><ssdm name="trunc_ln727_30"/></StgValue>
</operation>

<operation id="970" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="54" op_0_bw="19">
<![CDATA[
.split:256 %sext_ln1171_31 = sext i19 %firstDense_f_V_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_31"/></StgValue>
</operation>

<operation id="971" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:257 %mul_ln1171_31 = mul i54 %sext_ln1171_31, i54 %zext_ln1171_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="972" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="19" op_0_bw="4">
<![CDATA[
.split:271 %firstDense_f_V_1_1_load = load i4 %firstDense_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_1_load"/></StgValue>
</operation>

<operation id="973" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:286 %firstDense_f_V_1_2_addr = getelementptr i19 %firstDense_f_V_1_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_2_addr"/></StgValue>
</operation>

<operation id="974" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="19" op_0_bw="4">
<![CDATA[
.split:287 %firstDense_f_V_1_2_load = load i4 %firstDense_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_2_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="975" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:242 %shl_ln737_28 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_29, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_28"/></StgValue>
</operation>

<operation id="976" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="55" op_0_bw="54">
<![CDATA[
.split:243 %sext_ln1245_8 = sext i54 %mul_ln1171_30

]]></Node>
<StgValue><ssdm name="sext_ln1245_8"/></StgValue>
</operation>

<operation id="977" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:244 %add_ln1245_30 = add i55 %shl_ln737_28, i55 %sext_ln1245_8

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="978" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:245 %trunc_ln717_28 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_30, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_28"/></StgValue>
</operation>

<operation id="979" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:246 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_30, i32 19

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="980" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:247 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_30, i32 18

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="981" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:249 %icmp_ln727_30 = icmp_ne  i18 %trunc_ln727_30, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_30"/></StgValue>
</operation>

<operation id="982" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:250 %or_ln412_30 = or i1 %tmp_80, i1 %icmp_ln727_30

]]></Node>
<StgValue><ssdm name="or_ln412_30"/></StgValue>
</operation>

<operation id="983" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:251 %and_ln412_30 = and i1 %or_ln412_30, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln412_30"/></StgValue>
</operation>

<operation id="984" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="36" op_0_bw="1">
<![CDATA[
.split:252 %zext_ln415_30 = zext i1 %and_ln412_30

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="985" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:253 %add_ln415_30 = add i36 %trunc_ln717_28, i36 %zext_ln415_30

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="986" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:257 %mul_ln1171_31 = mul i54 %sext_ln1171_31, i54 %zext_ln1171_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="987" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="18" op_0_bw="54">
<![CDATA[
.split:264 %trunc_ln727_31 = trunc i54 %mul_ln1171_31

]]></Node>
<StgValue><ssdm name="trunc_ln727_31"/></StgValue>
</operation>

<operation id="988" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="54" op_0_bw="19">
<![CDATA[
.split:272 %sext_ln1171_32 = sext i19 %firstDense_f_V_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_32"/></StgValue>
</operation>

<operation id="989" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:273 %mul_ln1171_32 = mul i54 %sext_ln1171_32, i54 %zext_ln1171_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="990" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="19" op_0_bw="4">
<![CDATA[
.split:287 %firstDense_f_V_1_2_load = load i4 %firstDense_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_2_load"/></StgValue>
</operation>

<operation id="991" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:302 %firstDense_f_V_1_3_addr = getelementptr i20 %firstDense_f_V_1_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_3_addr"/></StgValue>
</operation>

<operation id="992" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="20" op_0_bw="4">
<![CDATA[
.split:303 %firstDense_f_V_1_3_load = load i4 %firstDense_f_V_1_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_3_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="993" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:258 %shl_ln737_29 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_30, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_29"/></StgValue>
</operation>

<operation id="994" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="55" op_0_bw="54">
<![CDATA[
.split:259 %sext_ln1245_9 = sext i54 %mul_ln1171_31

]]></Node>
<StgValue><ssdm name="sext_ln1245_9"/></StgValue>
</operation>

<operation id="995" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:260 %add_ln1245_31 = add i55 %shl_ln737_29, i55 %sext_ln1245_9

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="996" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:261 %trunc_ln717_29 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_31, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_29"/></StgValue>
</operation>

<operation id="997" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:262 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_31, i32 19

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="998" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:263 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_31, i32 18

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="999" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:265 %icmp_ln727_31 = icmp_ne  i18 %trunc_ln727_31, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_31"/></StgValue>
</operation>

<operation id="1000" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:266 %or_ln412_31 = or i1 %tmp_82, i1 %icmp_ln727_31

]]></Node>
<StgValue><ssdm name="or_ln412_31"/></StgValue>
</operation>

<operation id="1001" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:267 %and_ln412_31 = and i1 %or_ln412_31, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln412_31"/></StgValue>
</operation>

<operation id="1002" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="36" op_0_bw="1">
<![CDATA[
.split:268 %zext_ln415_31 = zext i1 %and_ln412_31

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="1003" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:269 %add_ln415_31 = add i36 %trunc_ln717_29, i36 %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="1004" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:273 %mul_ln1171_32 = mul i54 %sext_ln1171_32, i54 %zext_ln1171_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="1005" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="18" op_0_bw="54">
<![CDATA[
.split:280 %trunc_ln727_32 = trunc i54 %mul_ln1171_32

]]></Node>
<StgValue><ssdm name="trunc_ln727_32"/></StgValue>
</operation>

<operation id="1006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="54" op_0_bw="19">
<![CDATA[
.split:288 %sext_ln1171_33 = sext i19 %firstDense_f_V_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_33"/></StgValue>
</operation>

<operation id="1007" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:289 %mul_ln1171_33 = mul i54 %sext_ln1171_33, i54 %zext_ln1171_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="1008" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="20" op_0_bw="4">
<![CDATA[
.split:303 %firstDense_f_V_1_3_load = load i4 %firstDense_f_V_1_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_3_load"/></StgValue>
</operation>

<operation id="1009" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:317 %firstDense_f_V_1_4_addr = getelementptr i19 %firstDense_f_V_1_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_4_addr"/></StgValue>
</operation>

<operation id="1010" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="19" op_0_bw="4">
<![CDATA[
.split:318 %firstDense_f_V_1_4_load = load i4 %firstDense_f_V_1_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_4_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1011" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:274 %shl_ln737_30 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_31, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_30"/></StgValue>
</operation>

<operation id="1012" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="55" op_0_bw="54">
<![CDATA[
.split:275 %sext_ln1245_10 = sext i54 %mul_ln1171_32

]]></Node>
<StgValue><ssdm name="sext_ln1245_10"/></StgValue>
</operation>

<operation id="1013" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:276 %add_ln1245_32 = add i55 %shl_ln737_30, i55 %sext_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="1014" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:277 %trunc_ln717_30 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_32, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_30"/></StgValue>
</operation>

<operation id="1015" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:278 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_32, i32 19

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1016" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:279 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_32, i32 18

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1017" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:281 %icmp_ln727_32 = icmp_ne  i18 %trunc_ln727_32, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_32"/></StgValue>
</operation>

<operation id="1018" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:282 %or_ln412_32 = or i1 %tmp_84, i1 %icmp_ln727_32

]]></Node>
<StgValue><ssdm name="or_ln412_32"/></StgValue>
</operation>

<operation id="1019" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:283 %and_ln412_32 = and i1 %or_ln412_32, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln412_32"/></StgValue>
</operation>

<operation id="1020" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="36" op_0_bw="1">
<![CDATA[
.split:284 %zext_ln415_32 = zext i1 %and_ln412_32

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="1021" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:285 %add_ln415_32 = add i36 %trunc_ln717_30, i36 %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="1022" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:289 %mul_ln1171_33 = mul i54 %sext_ln1171_33, i54 %zext_ln1171_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="1023" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="18" op_0_bw="54">
<![CDATA[
.split:296 %trunc_ln727_33 = trunc i54 %mul_ln1171_33

]]></Node>
<StgValue><ssdm name="trunc_ln727_33"/></StgValue>
</operation>

<operation id="1024" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="55" op_0_bw="20">
<![CDATA[
.split:304 %sext_ln1171_34 = sext i20 %firstDense_f_V_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_34"/></StgValue>
</operation>

<operation id="1025" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:305 %mul_ln1171_34 = mul i55 %sext_ln1171_34, i55 %zext_ln1171_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="1026" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="19" op_0_bw="4">
<![CDATA[
.split:318 %firstDense_f_V_1_4_load = load i4 %firstDense_f_V_1_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_4_load"/></StgValue>
</operation>

<operation id="1027" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:333 %firstDense_f_V_1_5_addr = getelementptr i19 %firstDense_f_V_1_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_5_addr"/></StgValue>
</operation>

<operation id="1028" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="19" op_0_bw="4">
<![CDATA[
.split:334 %firstDense_f_V_1_5_load = load i4 %firstDense_f_V_1_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_5_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1029" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:290 %shl_ln737_31 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_32, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_31"/></StgValue>
</operation>

<operation id="1030" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="55" op_0_bw="54">
<![CDATA[
.split:291 %sext_ln1245_11 = sext i54 %mul_ln1171_33

]]></Node>
<StgValue><ssdm name="sext_ln1245_11"/></StgValue>
</operation>

<operation id="1031" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:292 %add_ln1245_33 = add i55 %shl_ln737_31, i55 %sext_ln1245_11

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="1032" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:293 %trunc_ln717_31 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_33, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_31"/></StgValue>
</operation>

<operation id="1033" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:294 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_33, i32 19

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1034" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:295 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_33, i32 18

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1035" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:297 %icmp_ln727_33 = icmp_ne  i18 %trunc_ln727_33, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_33"/></StgValue>
</operation>

<operation id="1036" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:298 %or_ln412_33 = or i1 %tmp_86, i1 %icmp_ln727_33

]]></Node>
<StgValue><ssdm name="or_ln412_33"/></StgValue>
</operation>

<operation id="1037" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:299 %and_ln412_33 = and i1 %or_ln412_33, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln412_33"/></StgValue>
</operation>

<operation id="1038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="36" op_0_bw="1">
<![CDATA[
.split:300 %zext_ln415_33 = zext i1 %and_ln412_33

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="1039" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:301 %add_ln415_33 = add i36 %trunc_ln717_31, i36 %zext_ln415_33

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="1040" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:305 %mul_ln1171_34 = mul i55 %sext_ln1171_34, i55 %zext_ln1171_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="1041" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="18" op_0_bw="55">
<![CDATA[
.split:311 %trunc_ln727_34 = trunc i55 %mul_ln1171_34

]]></Node>
<StgValue><ssdm name="trunc_ln727_34"/></StgValue>
</operation>

<operation id="1042" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="54" op_0_bw="19">
<![CDATA[
.split:319 %sext_ln1171_35 = sext i19 %firstDense_f_V_1_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_35"/></StgValue>
</operation>

<operation id="1043" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:320 %mul_ln1171_35 = mul i54 %sext_ln1171_35, i54 %zext_ln1171_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="1044" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="19" op_0_bw="4">
<![CDATA[
.split:334 %firstDense_f_V_1_5_load = load i4 %firstDense_f_V_1_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_5_load"/></StgValue>
</operation>

<operation id="1045" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:349 %firstDense_f_V_1_6_addr = getelementptr i20 %firstDense_f_V_1_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_6_addr"/></StgValue>
</operation>

<operation id="1046" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="20" op_0_bw="4">
<![CDATA[
.split:350 %firstDense_f_V_1_6_load = load i4 %firstDense_f_V_1_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_6_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1047" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:306 %shl_ln737_32 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_33, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_32"/></StgValue>
</operation>

<operation id="1048" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:307 %add_ln1245_34 = add i55 %shl_ln737_32, i55 %mul_ln1171_34

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="1049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:308 %trunc_ln717_32 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_34, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_32"/></StgValue>
</operation>

<operation id="1050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:309 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_34, i32 19

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1051" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:310 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_34, i32 18

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1052" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:312 %icmp_ln727_34 = icmp_ne  i18 %trunc_ln727_34, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_34"/></StgValue>
</operation>

<operation id="1053" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:313 %or_ln412_34 = or i1 %tmp_88, i1 %icmp_ln727_34

]]></Node>
<StgValue><ssdm name="or_ln412_34"/></StgValue>
</operation>

<operation id="1054" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:314 %and_ln412_34 = and i1 %or_ln412_34, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln412_34"/></StgValue>
</operation>

<operation id="1055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="36" op_0_bw="1">
<![CDATA[
.split:315 %zext_ln415_34 = zext i1 %and_ln412_34

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="1056" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:316 %add_ln415_34 = add i36 %trunc_ln717_32, i36 %zext_ln415_34

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="1057" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:320 %mul_ln1171_35 = mul i54 %sext_ln1171_35, i54 %zext_ln1171_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="1058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="18" op_0_bw="54">
<![CDATA[
.split:327 %trunc_ln727_35 = trunc i54 %mul_ln1171_35

]]></Node>
<StgValue><ssdm name="trunc_ln727_35"/></StgValue>
</operation>

<operation id="1059" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="54" op_0_bw="19">
<![CDATA[
.split:335 %sext_ln1171_36 = sext i19 %firstDense_f_V_1_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_36"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:336 %mul_ln1171_36 = mul i54 %sext_ln1171_36, i54 %zext_ln1171_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="20" op_0_bw="4">
<![CDATA[
.split:350 %firstDense_f_V_1_6_load = load i4 %firstDense_f_V_1_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_6_load"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:364 %firstDense_f_V_1_7_addr = getelementptr i19 %firstDense_f_V_1_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_7_addr"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="19" op_0_bw="4">
<![CDATA[
.split:365 %firstDense_f_V_1_7_load = load i4 %firstDense_f_V_1_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_7_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1064" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:321 %shl_ln737_33 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_34, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_33"/></StgValue>
</operation>

<operation id="1065" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="55" op_0_bw="54">
<![CDATA[
.split:322 %sext_ln1245_12 = sext i54 %mul_ln1171_35

]]></Node>
<StgValue><ssdm name="sext_ln1245_12"/></StgValue>
</operation>

<operation id="1066" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:323 %add_ln1245_35 = add i55 %shl_ln737_33, i55 %sext_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="1067" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:324 %trunc_ln717_33 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_35, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_33"/></StgValue>
</operation>

<operation id="1068" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:325 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_35, i32 19

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:326 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_35, i32 18

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1070" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:328 %icmp_ln727_35 = icmp_ne  i18 %trunc_ln727_35, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_35"/></StgValue>
</operation>

<operation id="1071" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:329 %or_ln412_35 = or i1 %tmp_90, i1 %icmp_ln727_35

]]></Node>
<StgValue><ssdm name="or_ln412_35"/></StgValue>
</operation>

<operation id="1072" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:330 %and_ln412_35 = and i1 %or_ln412_35, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln412_35"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="36" op_0_bw="1">
<![CDATA[
.split:331 %zext_ln415_35 = zext i1 %and_ln412_35

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:332 %add_ln415_35 = add i36 %trunc_ln717_33, i36 %zext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:336 %mul_ln1171_36 = mul i54 %sext_ln1171_36, i54 %zext_ln1171_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="18" op_0_bw="54">
<![CDATA[
.split:343 %trunc_ln727_36 = trunc i54 %mul_ln1171_36

]]></Node>
<StgValue><ssdm name="trunc_ln727_36"/></StgValue>
</operation>

<operation id="1077" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="55" op_0_bw="20">
<![CDATA[
.split:351 %sext_ln1171_37 = sext i20 %firstDense_f_V_1_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_37"/></StgValue>
</operation>

<operation id="1078" st_id="25" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:352 %mul_ln1171_37 = mul i55 %sext_ln1171_37, i55 %zext_ln1171_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="1079" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="19" op_0_bw="4">
<![CDATA[
.split:365 %firstDense_f_V_1_7_load = load i4 %firstDense_f_V_1_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_7_load"/></StgValue>
</operation>

<operation id="1080" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:380 %firstDense_f_V_1_8_addr = getelementptr i19 %firstDense_f_V_1_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_8_addr"/></StgValue>
</operation>

<operation id="1081" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="19" op_0_bw="4">
<![CDATA[
.split:381 %firstDense_f_V_1_8_load = load i4 %firstDense_f_V_1_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_8_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1082" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:337 %shl_ln737_34 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_35, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_34"/></StgValue>
</operation>

<operation id="1083" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="55" op_0_bw="54">
<![CDATA[
.split:338 %sext_ln1245_13 = sext i54 %mul_ln1171_36

]]></Node>
<StgValue><ssdm name="sext_ln1245_13"/></StgValue>
</operation>

<operation id="1084" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:339 %add_ln1245_36 = add i55 %shl_ln737_34, i55 %sext_ln1245_13

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="1085" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:340 %trunc_ln717_34 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_36, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_34"/></StgValue>
</operation>

<operation id="1086" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:341 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_36, i32 19

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1087" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:342 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_36, i32 18

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1088" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:344 %icmp_ln727_36 = icmp_ne  i18 %trunc_ln727_36, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_36"/></StgValue>
</operation>

<operation id="1089" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:345 %or_ln412_36 = or i1 %tmp_92, i1 %icmp_ln727_36

]]></Node>
<StgValue><ssdm name="or_ln412_36"/></StgValue>
</operation>

<operation id="1090" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:346 %and_ln412_36 = and i1 %or_ln412_36, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln412_36"/></StgValue>
</operation>

<operation id="1091" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="36" op_0_bw="1">
<![CDATA[
.split:347 %zext_ln415_36 = zext i1 %and_ln412_36

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="1092" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:348 %add_ln415_36 = add i36 %trunc_ln717_34, i36 %zext_ln415_36

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="1093" st_id="26" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:352 %mul_ln1171_37 = mul i55 %sext_ln1171_37, i55 %zext_ln1171_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="1094" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="55">
<![CDATA[
.split:358 %trunc_ln727_37 = trunc i55 %mul_ln1171_37

]]></Node>
<StgValue><ssdm name="trunc_ln727_37"/></StgValue>
</operation>

<operation id="1095" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="54" op_0_bw="19">
<![CDATA[
.split:366 %sext_ln1171_38 = sext i19 %firstDense_f_V_1_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_38"/></StgValue>
</operation>

<operation id="1096" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:367 %mul_ln1171_38 = mul i54 %sext_ln1171_38, i54 %zext_ln1171_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="1097" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="19" op_0_bw="4">
<![CDATA[
.split:381 %firstDense_f_V_1_8_load = load i4 %firstDense_f_V_1_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_8_load"/></StgValue>
</operation>

<operation id="1098" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:396 %firstDense_f_V_1_9_addr = getelementptr i19 %firstDense_f_V_1_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_9_addr"/></StgValue>
</operation>

<operation id="1099" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="19" op_0_bw="4">
<![CDATA[
.split:397 %firstDense_f_V_1_9_load = load i4 %firstDense_f_V_1_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_9_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:353 %shl_ln737_35 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_36, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_35"/></StgValue>
</operation>

<operation id="1101" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:354 %add_ln1245_37 = add i55 %shl_ln737_35, i55 %mul_ln1171_37

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="1102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:355 %trunc_ln717_35 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_37, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_35"/></StgValue>
</operation>

<operation id="1103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:356 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_37, i32 19

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:357 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_37, i32 18

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1105" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:359 %icmp_ln727_37 = icmp_ne  i18 %trunc_ln727_37, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_37"/></StgValue>
</operation>

<operation id="1106" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:360 %or_ln412_37 = or i1 %tmp_94, i1 %icmp_ln727_37

]]></Node>
<StgValue><ssdm name="or_ln412_37"/></StgValue>
</operation>

<operation id="1107" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:361 %and_ln412_37 = and i1 %or_ln412_37, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln412_37"/></StgValue>
</operation>

<operation id="1108" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="36" op_0_bw="1">
<![CDATA[
.split:362 %zext_ln415_37 = zext i1 %and_ln412_37

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="1109" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:363 %add_ln415_37 = add i36 %trunc_ln717_35, i36 %zext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="1110" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:367 %mul_ln1171_38 = mul i54 %sext_ln1171_38, i54 %zext_ln1171_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="1111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="18" op_0_bw="54">
<![CDATA[
.split:374 %trunc_ln727_38 = trunc i54 %mul_ln1171_38

]]></Node>
<StgValue><ssdm name="trunc_ln727_38"/></StgValue>
</operation>

<operation id="1112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="54" op_0_bw="19">
<![CDATA[
.split:382 %sext_ln1171_39 = sext i19 %firstDense_f_V_1_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_39"/></StgValue>
</operation>

<operation id="1113" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:383 %mul_ln1171_39 = mul i54 %sext_ln1171_39, i54 %zext_ln1171_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="1114" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="19" op_0_bw="4">
<![CDATA[
.split:397 %firstDense_f_V_1_9_load = load i4 %firstDense_f_V_1_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_9_load"/></StgValue>
</operation>

<operation id="1115" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:412 %firstDense_f_V_1_10_addr = getelementptr i19 %firstDense_f_V_1_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_10_addr"/></StgValue>
</operation>

<operation id="1116" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="19" op_0_bw="4">
<![CDATA[
.split:413 %firstDense_f_V_1_10_load = load i4 %firstDense_f_V_1_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_10_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:368 %shl_ln737_36 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_37, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_36"/></StgValue>
</operation>

<operation id="1118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="55" op_0_bw="54">
<![CDATA[
.split:369 %sext_ln1245_14 = sext i54 %mul_ln1171_38

]]></Node>
<StgValue><ssdm name="sext_ln1245_14"/></StgValue>
</operation>

<operation id="1119" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:370 %add_ln1245_38 = add i55 %shl_ln737_36, i55 %sext_ln1245_14

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="1120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:371 %trunc_ln717_36 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_38, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_36"/></StgValue>
</operation>

<operation id="1121" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:372 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_38, i32 19

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:373 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_38, i32 18

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1123" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:375 %icmp_ln727_38 = icmp_ne  i18 %trunc_ln727_38, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_38"/></StgValue>
</operation>

<operation id="1124" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:376 %or_ln412_38 = or i1 %tmp_96, i1 %icmp_ln727_38

]]></Node>
<StgValue><ssdm name="or_ln412_38"/></StgValue>
</operation>

<operation id="1125" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:377 %and_ln412_38 = and i1 %or_ln412_38, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln412_38"/></StgValue>
</operation>

<operation id="1126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="36" op_0_bw="1">
<![CDATA[
.split:378 %zext_ln415_38 = zext i1 %and_ln412_38

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="1127" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:379 %add_ln415_38 = add i36 %trunc_ln717_36, i36 %zext_ln415_38

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="1128" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:383 %mul_ln1171_39 = mul i54 %sext_ln1171_39, i54 %zext_ln1171_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="1129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="18" op_0_bw="54">
<![CDATA[
.split:390 %trunc_ln727_39 = trunc i54 %mul_ln1171_39

]]></Node>
<StgValue><ssdm name="trunc_ln727_39"/></StgValue>
</operation>

<operation id="1130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="54" op_0_bw="19">
<![CDATA[
.split:398 %sext_ln1171_40 = sext i19 %firstDense_f_V_1_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_40"/></StgValue>
</operation>

<operation id="1131" st_id="28" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:399 %mul_ln1171_40 = mul i54 %sext_ln1171_40, i54 %zext_ln1171_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="1132" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="19" op_0_bw="4">
<![CDATA[
.split:413 %firstDense_f_V_1_10_load = load i4 %firstDense_f_V_1_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_10_load"/></StgValue>
</operation>

<operation id="1133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:428 %firstDense_f_V_1_11_addr = getelementptr i19 %firstDense_f_V_1_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_11_addr"/></StgValue>
</operation>

<operation id="1134" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="19" op_0_bw="4">
<![CDATA[
.split:429 %firstDense_f_V_1_11_load = load i4 %firstDense_f_V_1_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_11_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:384 %shl_ln737_37 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_38, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_37"/></StgValue>
</operation>

<operation id="1136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="55" op_0_bw="54">
<![CDATA[
.split:385 %sext_ln1245_15 = sext i54 %mul_ln1171_39

]]></Node>
<StgValue><ssdm name="sext_ln1245_15"/></StgValue>
</operation>

<operation id="1137" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:386 %add_ln1245_39 = add i55 %shl_ln737_37, i55 %sext_ln1245_15

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="1138" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:387 %trunc_ln717_37 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_39, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_37"/></StgValue>
</operation>

<operation id="1139" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:388 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_39, i32 19

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:389 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_39, i32 18

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1141" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:391 %icmp_ln727_39 = icmp_ne  i18 %trunc_ln727_39, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_39"/></StgValue>
</operation>

<operation id="1142" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:392 %or_ln412_39 = or i1 %tmp_98, i1 %icmp_ln727_39

]]></Node>
<StgValue><ssdm name="or_ln412_39"/></StgValue>
</operation>

<operation id="1143" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:393 %and_ln412_39 = and i1 %or_ln412_39, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln412_39"/></StgValue>
</operation>

<operation id="1144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="36" op_0_bw="1">
<![CDATA[
.split:394 %zext_ln415_39 = zext i1 %and_ln412_39

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="1145" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:395 %add_ln415_39 = add i36 %trunc_ln717_37, i36 %zext_ln415_39

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="1146" st_id="29" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:399 %mul_ln1171_40 = mul i54 %sext_ln1171_40, i54 %zext_ln1171_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="1147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="54">
<![CDATA[
.split:406 %trunc_ln727_40 = trunc i54 %mul_ln1171_40

]]></Node>
<StgValue><ssdm name="trunc_ln727_40"/></StgValue>
</operation>

<operation id="1148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="54" op_0_bw="19">
<![CDATA[
.split:414 %sext_ln1171_41 = sext i19 %firstDense_f_V_1_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_41"/></StgValue>
</operation>

<operation id="1149" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:415 %mul_ln1171_41 = mul i54 %sext_ln1171_41, i54 %zext_ln1171_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="1150" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="19" op_0_bw="4">
<![CDATA[
.split:429 %firstDense_f_V_1_11_load = load i4 %firstDense_f_V_1_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_11_load"/></StgValue>
</operation>

<operation id="1151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:444 %firstDense_f_V_1_12_addr = getelementptr i19 %firstDense_f_V_1_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_12_addr"/></StgValue>
</operation>

<operation id="1152" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="19" op_0_bw="4">
<![CDATA[
.split:445 %firstDense_f_V_1_12_load = load i4 %firstDense_f_V_1_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_12_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1153" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:400 %shl_ln737_38 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_39, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_38"/></StgValue>
</operation>

<operation id="1154" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="55" op_0_bw="54">
<![CDATA[
.split:401 %sext_ln1245_16 = sext i54 %mul_ln1171_40

]]></Node>
<StgValue><ssdm name="sext_ln1245_16"/></StgValue>
</operation>

<operation id="1155" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:402 %add_ln1245_40 = add i55 %shl_ln737_38, i55 %sext_ln1245_16

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="1156" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:403 %trunc_ln717_38 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_40, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_38"/></StgValue>
</operation>

<operation id="1157" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:404 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_40, i32 19

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1158" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:405 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_40, i32 18

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1159" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:407 %icmp_ln727_40 = icmp_ne  i18 %trunc_ln727_40, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_40"/></StgValue>
</operation>

<operation id="1160" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:408 %or_ln412_40 = or i1 %tmp_100, i1 %icmp_ln727_40

]]></Node>
<StgValue><ssdm name="or_ln412_40"/></StgValue>
</operation>

<operation id="1161" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:409 %and_ln412_40 = and i1 %or_ln412_40, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln412_40"/></StgValue>
</operation>

<operation id="1162" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="36" op_0_bw="1">
<![CDATA[
.split:410 %zext_ln415_40 = zext i1 %and_ln412_40

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="1163" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:411 %add_ln415_40 = add i36 %trunc_ln717_38, i36 %zext_ln415_40

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="1164" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:415 %mul_ln1171_41 = mul i54 %sext_ln1171_41, i54 %zext_ln1171_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="1165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="18" op_0_bw="54">
<![CDATA[
.split:422 %trunc_ln727_41 = trunc i54 %mul_ln1171_41

]]></Node>
<StgValue><ssdm name="trunc_ln727_41"/></StgValue>
</operation>

<operation id="1166" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="54" op_0_bw="19">
<![CDATA[
.split:430 %sext_ln1171_42 = sext i19 %firstDense_f_V_1_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_42"/></StgValue>
</operation>

<operation id="1167" st_id="30" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:431 %mul_ln1171_42 = mul i54 %sext_ln1171_42, i54 %zext_ln1171_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="1168" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="19" op_0_bw="4">
<![CDATA[
.split:445 %firstDense_f_V_1_12_load = load i4 %firstDense_f_V_1_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_12_load"/></StgValue>
</operation>

<operation id="1169" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:460 %firstDense_f_V_1_13_addr = getelementptr i20 %firstDense_f_V_1_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_13_addr"/></StgValue>
</operation>

<operation id="1170" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="20" op_0_bw="4">
<![CDATA[
.split:461 %firstDense_f_V_1_13_load = load i4 %firstDense_f_V_1_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_13_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1171" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:416 %shl_ln737_39 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_40, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_39"/></StgValue>
</operation>

<operation id="1172" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="55" op_0_bw="54">
<![CDATA[
.split:417 %sext_ln1245_17 = sext i54 %mul_ln1171_41

]]></Node>
<StgValue><ssdm name="sext_ln1245_17"/></StgValue>
</operation>

<operation id="1173" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:418 %add_ln1245_41 = add i55 %shl_ln737_39, i55 %sext_ln1245_17

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="1174" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:419 %trunc_ln717_39 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_41, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_39"/></StgValue>
</operation>

<operation id="1175" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:420 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_41, i32 19

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1176" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:421 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_41, i32 18

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1177" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:423 %icmp_ln727_41 = icmp_ne  i18 %trunc_ln727_41, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_41"/></StgValue>
</operation>

<operation id="1178" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:424 %or_ln412_41 = or i1 %tmp_102, i1 %icmp_ln727_41

]]></Node>
<StgValue><ssdm name="or_ln412_41"/></StgValue>
</operation>

<operation id="1179" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:425 %and_ln412_41 = and i1 %or_ln412_41, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln412_41"/></StgValue>
</operation>

<operation id="1180" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="36" op_0_bw="1">
<![CDATA[
.split:426 %zext_ln415_41 = zext i1 %and_ln412_41

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="1181" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:427 %add_ln415_41 = add i36 %trunc_ln717_39, i36 %zext_ln415_41

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="1182" st_id="31" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:431 %mul_ln1171_42 = mul i54 %sext_ln1171_42, i54 %zext_ln1171_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="1183" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="18" op_0_bw="54">
<![CDATA[
.split:438 %trunc_ln727_42 = trunc i54 %mul_ln1171_42

]]></Node>
<StgValue><ssdm name="trunc_ln727_42"/></StgValue>
</operation>

<operation id="1184" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="54" op_0_bw="19">
<![CDATA[
.split:446 %sext_ln1171_43 = sext i19 %firstDense_f_V_1_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_43"/></StgValue>
</operation>

<operation id="1185" st_id="31" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:447 %mul_ln1171_43 = mul i54 %sext_ln1171_43, i54 %zext_ln1171_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="1186" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="20" op_0_bw="4">
<![CDATA[
.split:461 %firstDense_f_V_1_13_load = load i4 %firstDense_f_V_1_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_13_load"/></StgValue>
</operation>

<operation id="1187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:475 %firstDense_f_V_1_14_addr = getelementptr i20 %firstDense_f_V_1_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_14_addr"/></StgValue>
</operation>

<operation id="1188" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="20" op_0_bw="4">
<![CDATA[
.split:476 %firstDense_f_V_1_14_load = load i4 %firstDense_f_V_1_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_14_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1189" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:432 %shl_ln737_40 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_41, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_40"/></StgValue>
</operation>

<operation id="1190" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="55" op_0_bw="54">
<![CDATA[
.split:433 %sext_ln1245_18 = sext i54 %mul_ln1171_42

]]></Node>
<StgValue><ssdm name="sext_ln1245_18"/></StgValue>
</operation>

<operation id="1191" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:434 %add_ln1245_42 = add i55 %shl_ln737_40, i55 %sext_ln1245_18

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="1192" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:435 %trunc_ln717_40 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_42, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_40"/></StgValue>
</operation>

<operation id="1193" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:436 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_42, i32 19

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1194" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:437 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_42, i32 18

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1195" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:439 %icmp_ln727_42 = icmp_ne  i18 %trunc_ln727_42, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_42"/></StgValue>
</operation>

<operation id="1196" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:440 %or_ln412_42 = or i1 %tmp_104, i1 %icmp_ln727_42

]]></Node>
<StgValue><ssdm name="or_ln412_42"/></StgValue>
</operation>

<operation id="1197" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:441 %and_ln412_42 = and i1 %or_ln412_42, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln412_42"/></StgValue>
</operation>

<operation id="1198" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="36" op_0_bw="1">
<![CDATA[
.split:442 %zext_ln415_42 = zext i1 %and_ln412_42

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="1199" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:443 %add_ln415_42 = add i36 %trunc_ln717_40, i36 %zext_ln415_42

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="1200" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:447 %mul_ln1171_43 = mul i54 %sext_ln1171_43, i54 %zext_ln1171_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="1201" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="54">
<![CDATA[
.split:454 %trunc_ln727_43 = trunc i54 %mul_ln1171_43

]]></Node>
<StgValue><ssdm name="trunc_ln727_43"/></StgValue>
</operation>

<operation id="1202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="55" op_0_bw="20">
<![CDATA[
.split:462 %sext_ln1171_44 = sext i20 %firstDense_f_V_1_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_44"/></StgValue>
</operation>

<operation id="1203" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:463 %mul_ln1171_44 = mul i55 %sext_ln1171_44, i55 %zext_ln1171_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="1204" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="20" op_0_bw="4">
<![CDATA[
.split:476 %firstDense_f_V_1_14_load = load i4 %firstDense_f_V_1_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_14_load"/></StgValue>
</operation>

<operation id="1205" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:490 %firstDense_f_V_1_15_addr = getelementptr i19 %firstDense_f_V_1_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_15_addr"/></StgValue>
</operation>

<operation id="1206" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="19" op_0_bw="4">
<![CDATA[
.split:491 %firstDense_f_V_1_15_load = load i4 %firstDense_f_V_1_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_15_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:448 %shl_ln737_41 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_42, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_41"/></StgValue>
</operation>

<operation id="1208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="55" op_0_bw="54">
<![CDATA[
.split:449 %sext_ln1245_19 = sext i54 %mul_ln1171_43

]]></Node>
<StgValue><ssdm name="sext_ln1245_19"/></StgValue>
</operation>

<operation id="1209" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:450 %add_ln1245_43 = add i55 %shl_ln737_41, i55 %sext_ln1245_19

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="1210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:451 %trunc_ln717_41 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_43, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_41"/></StgValue>
</operation>

<operation id="1211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:452 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_43, i32 19

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:453 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_43, i32 18

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1213" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:455 %icmp_ln727_43 = icmp_ne  i18 %trunc_ln727_43, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_43"/></StgValue>
</operation>

<operation id="1214" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:456 %or_ln412_43 = or i1 %tmp_106, i1 %icmp_ln727_43

]]></Node>
<StgValue><ssdm name="or_ln412_43"/></StgValue>
</operation>

<operation id="1215" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:457 %and_ln412_43 = and i1 %or_ln412_43, i1 %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln412_43"/></StgValue>
</operation>

<operation id="1216" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="36" op_0_bw="1">
<![CDATA[
.split:458 %zext_ln415_43 = zext i1 %and_ln412_43

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="1217" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:459 %add_ln415_43 = add i36 %trunc_ln717_41, i36 %zext_ln415_43

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="1218" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:463 %mul_ln1171_44 = mul i55 %sext_ln1171_44, i55 %zext_ln1171_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="1219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="18" op_0_bw="55">
<![CDATA[
.split:469 %trunc_ln727_44 = trunc i55 %mul_ln1171_44

]]></Node>
<StgValue><ssdm name="trunc_ln727_44"/></StgValue>
</operation>

<operation id="1220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="55" op_0_bw="20">
<![CDATA[
.split:477 %sext_ln1171_45 = sext i20 %firstDense_f_V_1_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_45"/></StgValue>
</operation>

<operation id="1221" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:478 %mul_ln1171_45 = mul i55 %sext_ln1171_45, i55 %zext_ln1171_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="1222" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="19" op_0_bw="4">
<![CDATA[
.split:491 %firstDense_f_V_1_15_load = load i4 %firstDense_f_V_1_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_1_15_load"/></StgValue>
</operation>

<operation id="1223" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:506 %firstDense_f_V_2_0_addr = getelementptr i20 %firstDense_f_V_2_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_0_addr"/></StgValue>
</operation>

<operation id="1224" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="20" op_0_bw="4">
<![CDATA[
.split:507 %firstDense_f_V_2_0_load = load i4 %firstDense_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_0_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:464 %shl_ln737_42 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_43, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_42"/></StgValue>
</operation>

<operation id="1226" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:465 %add_ln1245_44 = add i55 %shl_ln737_42, i55 %mul_ln1171_44

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="1227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:466 %trunc_ln717_42 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_44, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_42"/></StgValue>
</operation>

<operation id="1228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:467 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_44, i32 19

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1229" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:468 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_44, i32 18

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1230" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:470 %icmp_ln727_44 = icmp_ne  i18 %trunc_ln727_44, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_44"/></StgValue>
</operation>

<operation id="1231" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:471 %or_ln412_44 = or i1 %tmp_108, i1 %icmp_ln727_44

]]></Node>
<StgValue><ssdm name="or_ln412_44"/></StgValue>
</operation>

<operation id="1232" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:472 %and_ln412_44 = and i1 %or_ln412_44, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln412_44"/></StgValue>
</operation>

<operation id="1233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="36" op_0_bw="1">
<![CDATA[
.split:473 %zext_ln415_44 = zext i1 %and_ln412_44

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="1234" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:474 %add_ln415_44 = add i36 %trunc_ln717_42, i36 %zext_ln415_44

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="1235" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:478 %mul_ln1171_45 = mul i55 %sext_ln1171_45, i55 %zext_ln1171_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="18" op_0_bw="55">
<![CDATA[
.split:484 %trunc_ln727_45 = trunc i55 %mul_ln1171_45

]]></Node>
<StgValue><ssdm name="trunc_ln727_45"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="54" op_0_bw="19">
<![CDATA[
.split:492 %sext_ln1171_46 = sext i19 %firstDense_f_V_1_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_46"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:493 %mul_ln1171_46 = mul i54 %sext_ln1171_46, i54 %zext_ln1171_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="20" op_0_bw="4">
<![CDATA[
.split:507 %firstDense_f_V_2_0_load = load i4 %firstDense_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_0_load"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:521 %firstDense_f_V_2_1_addr = getelementptr i18 %firstDense_f_V_2_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_1_addr"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="18" op_0_bw="4">
<![CDATA[
.split:522 %firstDense_f_V_2_1_load = load i4 %firstDense_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_1_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:479 %shl_ln737_43 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_44, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_43"/></StgValue>
</operation>

<operation id="1243" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:480 %add_ln1245_45 = add i55 %shl_ln737_43, i55 %mul_ln1171_45

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="1244" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:481 %trunc_ln717_43 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_45, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_43"/></StgValue>
</operation>

<operation id="1245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:482 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_45, i32 19

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:483 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_45, i32 18

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1247" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:485 %icmp_ln727_45 = icmp_ne  i18 %trunc_ln727_45, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_45"/></StgValue>
</operation>

<operation id="1248" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:486 %or_ln412_45 = or i1 %tmp_110, i1 %icmp_ln727_45

]]></Node>
<StgValue><ssdm name="or_ln412_45"/></StgValue>
</operation>

<operation id="1249" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:487 %and_ln412_45 = and i1 %or_ln412_45, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln412_45"/></StgValue>
</operation>

<operation id="1250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="36" op_0_bw="1">
<![CDATA[
.split:488 %zext_ln415_45 = zext i1 %and_ln412_45

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="1251" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:489 %add_ln415_45 = add i36 %trunc_ln717_43, i36 %zext_ln415_45

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="1252" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:493 %mul_ln1171_46 = mul i54 %sext_ln1171_46, i54 %zext_ln1171_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>

<operation id="1253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="18" op_0_bw="54">
<![CDATA[
.split:500 %trunc_ln727_46 = trunc i54 %mul_ln1171_46

]]></Node>
<StgValue><ssdm name="trunc_ln727_46"/></StgValue>
</operation>

<operation id="1254" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="55" op_0_bw="20">
<![CDATA[
.split:508 %sext_ln1171_47 = sext i20 %firstDense_f_V_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_47"/></StgValue>
</operation>

<operation id="1255" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:509 %mul_ln1171_47 = mul i55 %sext_ln1171_47, i55 %zext_ln1171_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_47"/></StgValue>
</operation>

<operation id="1256" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="18" op_0_bw="4">
<![CDATA[
.split:522 %firstDense_f_V_2_1_load = load i4 %firstDense_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_1_load"/></StgValue>
</operation>

<operation id="1257" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:537 %firstDense_f_V_2_2_addr = getelementptr i19 %firstDense_f_V_2_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_2_addr"/></StgValue>
</operation>

<operation id="1258" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="19" op_0_bw="4">
<![CDATA[
.split:538 %firstDense_f_V_2_2_load = load i4 %firstDense_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_2_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:494 %shl_ln737_44 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_45, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_44"/></StgValue>
</operation>

<operation id="1260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="55" op_0_bw="54">
<![CDATA[
.split:495 %sext_ln1245_20 = sext i54 %mul_ln1171_46

]]></Node>
<StgValue><ssdm name="sext_ln1245_20"/></StgValue>
</operation>

<operation id="1261" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:496 %add_ln1245_46 = add i55 %shl_ln737_44, i55 %sext_ln1245_20

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="1262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:497 %trunc_ln717_44 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_46, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_44"/></StgValue>
</operation>

<operation id="1263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:498 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_46, i32 19

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1264" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:499 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_46, i32 18

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1265" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:501 %icmp_ln727_46 = icmp_ne  i18 %trunc_ln727_46, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_46"/></StgValue>
</operation>

<operation id="1266" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:502 %or_ln412_46 = or i1 %tmp_112, i1 %icmp_ln727_46

]]></Node>
<StgValue><ssdm name="or_ln412_46"/></StgValue>
</operation>

<operation id="1267" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:503 %and_ln412_46 = and i1 %or_ln412_46, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="and_ln412_46"/></StgValue>
</operation>

<operation id="1268" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="36" op_0_bw="1">
<![CDATA[
.split:504 %zext_ln415_46 = zext i1 %and_ln412_46

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="1269" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:505 %add_ln415_46 = add i36 %trunc_ln717_44, i36 %zext_ln415_46

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="1270" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:509 %mul_ln1171_47 = mul i55 %sext_ln1171_47, i55 %zext_ln1171_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_47"/></StgValue>
</operation>

<operation id="1271" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="18" op_0_bw="55">
<![CDATA[
.split:515 %trunc_ln727_47 = trunc i55 %mul_ln1171_47

]]></Node>
<StgValue><ssdm name="trunc_ln727_47"/></StgValue>
</operation>

<operation id="1272" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="53" op_0_bw="18">
<![CDATA[
.split:523 %sext_ln1171_48 = sext i18 %firstDense_f_V_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_48"/></StgValue>
</operation>

<operation id="1273" st_id="36" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:524 %mul_ln1171_48 = mul i53 %sext_ln1171_48, i53 %zext_ln1171_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_48"/></StgValue>
</operation>

<operation id="1274" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="19" op_0_bw="4">
<![CDATA[
.split:538 %firstDense_f_V_2_2_load = load i4 %firstDense_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_2_load"/></StgValue>
</operation>

<operation id="1275" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:553 %firstDense_f_V_2_3_addr = getelementptr i20 %firstDense_f_V_2_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_3_addr"/></StgValue>
</operation>

<operation id="1276" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="20" op_0_bw="4">
<![CDATA[
.split:554 %firstDense_f_V_2_3_load = load i4 %firstDense_f_V_2_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_3_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:510 %shl_ln737_45 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_46, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_45"/></StgValue>
</operation>

<operation id="1278" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:511 %add_ln1245_47 = add i55 %shl_ln737_45, i55 %mul_ln1171_47

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="1279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:512 %trunc_ln717_45 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_47, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_45"/></StgValue>
</operation>

<operation id="1280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:513 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_47, i32 19

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1281" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:514 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_47, i32 18

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1282" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:516 %icmp_ln727_47 = icmp_ne  i18 %trunc_ln727_47, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_47"/></StgValue>
</operation>

<operation id="1283" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:517 %or_ln412_47 = or i1 %tmp_114, i1 %icmp_ln727_47

]]></Node>
<StgValue><ssdm name="or_ln412_47"/></StgValue>
</operation>

<operation id="1284" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:518 %and_ln412_47 = and i1 %or_ln412_47, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln412_47"/></StgValue>
</operation>

<operation id="1285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="36" op_0_bw="1">
<![CDATA[
.split:519 %zext_ln415_47 = zext i1 %and_ln412_47

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="1286" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:520 %add_ln415_47 = add i36 %trunc_ln717_45, i36 %zext_ln415_47

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="1287" st_id="37" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:524 %mul_ln1171_48 = mul i53 %sext_ln1171_48, i53 %zext_ln1171_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_48"/></StgValue>
</operation>

<operation id="1288" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="18" op_0_bw="53">
<![CDATA[
.split:531 %trunc_ln727_48 = trunc i53 %mul_ln1171_48

]]></Node>
<StgValue><ssdm name="trunc_ln727_48"/></StgValue>
</operation>

<operation id="1289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="54" op_0_bw="19">
<![CDATA[
.split:539 %sext_ln1171_49 = sext i19 %firstDense_f_V_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_49"/></StgValue>
</operation>

<operation id="1290" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:540 %mul_ln1171_49 = mul i54 %sext_ln1171_49, i54 %zext_ln1171_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="1291" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="20" op_0_bw="4">
<![CDATA[
.split:554 %firstDense_f_V_2_3_load = load i4 %firstDense_f_V_2_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_3_load"/></StgValue>
</operation>

<operation id="1292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:568 %firstDense_f_V_2_4_addr = getelementptr i19 %firstDense_f_V_2_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_4_addr"/></StgValue>
</operation>

<operation id="1293" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="19" op_0_bw="4">
<![CDATA[
.split:569 %firstDense_f_V_2_4_load = load i4 %firstDense_f_V_2_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_4_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:525 %shl_ln737_46 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_47, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_46"/></StgValue>
</operation>

<operation id="1295" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="55" op_0_bw="53">
<![CDATA[
.split:526 %sext_ln1245_21 = sext i53 %mul_ln1171_48

]]></Node>
<StgValue><ssdm name="sext_ln1245_21"/></StgValue>
</operation>

<operation id="1296" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:527 %add_ln1245_48 = add i55 %shl_ln737_46, i55 %sext_ln1245_21

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="1297" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:528 %trunc_ln717_46 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_48, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_46"/></StgValue>
</operation>

<operation id="1298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:529 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_48, i32 19

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:530 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_48, i32 18

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1300" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:532 %icmp_ln727_48 = icmp_ne  i18 %trunc_ln727_48, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_48"/></StgValue>
</operation>

<operation id="1301" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:533 %or_ln412_48 = or i1 %tmp_116, i1 %icmp_ln727_48

]]></Node>
<StgValue><ssdm name="or_ln412_48"/></StgValue>
</operation>

<operation id="1302" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:534 %and_ln412_48 = and i1 %or_ln412_48, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="and_ln412_48"/></StgValue>
</operation>

<operation id="1303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="36" op_0_bw="1">
<![CDATA[
.split:535 %zext_ln415_48 = zext i1 %and_ln412_48

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="1304" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:536 %add_ln415_48 = add i36 %trunc_ln717_46, i36 %zext_ln415_48

]]></Node>
<StgValue><ssdm name="add_ln415_48"/></StgValue>
</operation>

<operation id="1305" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:540 %mul_ln1171_49 = mul i54 %sext_ln1171_49, i54 %zext_ln1171_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="1306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="18" op_0_bw="54">
<![CDATA[
.split:547 %trunc_ln727_49 = trunc i54 %mul_ln1171_49

]]></Node>
<StgValue><ssdm name="trunc_ln727_49"/></StgValue>
</operation>

<operation id="1307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="55" op_0_bw="20">
<![CDATA[
.split:555 %sext_ln1171_50 = sext i20 %firstDense_f_V_2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_50"/></StgValue>
</operation>

<operation id="1308" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:556 %mul_ln1171_50 = mul i55 %sext_ln1171_50, i55 %zext_ln1171_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="1309" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="19" op_0_bw="4">
<![CDATA[
.split:569 %firstDense_f_V_2_4_load = load i4 %firstDense_f_V_2_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_4_load"/></StgValue>
</operation>

<operation id="1310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:584 %firstDense_f_V_2_5_addr = getelementptr i20 %firstDense_f_V_2_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_5_addr"/></StgValue>
</operation>

<operation id="1311" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="20" op_0_bw="4">
<![CDATA[
.split:585 %firstDense_f_V_2_5_load = load i4 %firstDense_f_V_2_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_5_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1312" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:541 %shl_ln737_47 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_48, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_47"/></StgValue>
</operation>

<operation id="1313" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="55" op_0_bw="54">
<![CDATA[
.split:542 %sext_ln1245_22 = sext i54 %mul_ln1171_49

]]></Node>
<StgValue><ssdm name="sext_ln1245_22"/></StgValue>
</operation>

<operation id="1314" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:543 %add_ln1245_49 = add i55 %shl_ln737_47, i55 %sext_ln1245_22

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="1315" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:544 %trunc_ln717_47 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_49, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_47"/></StgValue>
</operation>

<operation id="1316" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:545 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_49, i32 19

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1317" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:546 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_49, i32 18

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1318" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:548 %icmp_ln727_49 = icmp_ne  i18 %trunc_ln727_49, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_49"/></StgValue>
</operation>

<operation id="1319" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:549 %or_ln412_49 = or i1 %tmp_118, i1 %icmp_ln727_49

]]></Node>
<StgValue><ssdm name="or_ln412_49"/></StgValue>
</operation>

<operation id="1320" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:550 %and_ln412_49 = and i1 %or_ln412_49, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="and_ln412_49"/></StgValue>
</operation>

<operation id="1321" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="36" op_0_bw="1">
<![CDATA[
.split:551 %zext_ln415_49 = zext i1 %and_ln412_49

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="1322" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:552 %add_ln415_49 = add i36 %trunc_ln717_47, i36 %zext_ln415_49

]]></Node>
<StgValue><ssdm name="add_ln415_49"/></StgValue>
</operation>

<operation id="1323" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:556 %mul_ln1171_50 = mul i55 %sext_ln1171_50, i55 %zext_ln1171_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="1324" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="18" op_0_bw="55">
<![CDATA[
.split:562 %trunc_ln727_50 = trunc i55 %mul_ln1171_50

]]></Node>
<StgValue><ssdm name="trunc_ln727_50"/></StgValue>
</operation>

<operation id="1325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="19">
<![CDATA[
.split:570 %sext_ln1171_51 = sext i19 %firstDense_f_V_2_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_51"/></StgValue>
</operation>

<operation id="1326" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:571 %mul_ln1171_51 = mul i54 %sext_ln1171_51, i54 %zext_ln1171_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="1327" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="20" op_0_bw="4">
<![CDATA[
.split:585 %firstDense_f_V_2_5_load = load i4 %firstDense_f_V_2_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_5_load"/></StgValue>
</operation>

<operation id="1328" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:599 %firstDense_f_V_2_6_addr = getelementptr i20 %firstDense_f_V_2_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_6_addr"/></StgValue>
</operation>

<operation id="1329" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="4">
<![CDATA[
.split:600 %firstDense_f_V_2_6_load = load i4 %firstDense_f_V_2_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_6_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1330" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:557 %shl_ln737_48 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_49, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_48"/></StgValue>
</operation>

<operation id="1331" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:558 %add_ln1245_50 = add i55 %shl_ln737_48, i55 %mul_ln1171_50

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="1332" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:559 %trunc_ln717_48 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_50, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_48"/></StgValue>
</operation>

<operation id="1333" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:560 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_50, i32 19

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1334" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:561 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_50, i32 18

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1335" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:563 %icmp_ln727_50 = icmp_ne  i18 %trunc_ln727_50, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_50"/></StgValue>
</operation>

<operation id="1336" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:564 %or_ln412_50 = or i1 %tmp_120, i1 %icmp_ln727_50

]]></Node>
<StgValue><ssdm name="or_ln412_50"/></StgValue>
</operation>

<operation id="1337" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:565 %and_ln412_50 = and i1 %or_ln412_50, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln412_50"/></StgValue>
</operation>

<operation id="1338" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="36" op_0_bw="1">
<![CDATA[
.split:566 %zext_ln415_50 = zext i1 %and_ln412_50

]]></Node>
<StgValue><ssdm name="zext_ln415_50"/></StgValue>
</operation>

<operation id="1339" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:567 %add_ln415_50 = add i36 %trunc_ln717_48, i36 %zext_ln415_50

]]></Node>
<StgValue><ssdm name="add_ln415_50"/></StgValue>
</operation>

<operation id="1340" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:571 %mul_ln1171_51 = mul i54 %sext_ln1171_51, i54 %zext_ln1171_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="1341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="18" op_0_bw="54">
<![CDATA[
.split:578 %trunc_ln727_51 = trunc i54 %mul_ln1171_51

]]></Node>
<StgValue><ssdm name="trunc_ln727_51"/></StgValue>
</operation>

<operation id="1342" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="55" op_0_bw="20">
<![CDATA[
.split:586 %sext_ln1171_52 = sext i20 %firstDense_f_V_2_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_52"/></StgValue>
</operation>

<operation id="1343" st_id="40" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:587 %mul_ln1171_52 = mul i55 %sext_ln1171_52, i55 %zext_ln1171_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="1344" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="4">
<![CDATA[
.split:600 %firstDense_f_V_2_6_load = load i4 %firstDense_f_V_2_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_6_load"/></StgValue>
</operation>

<operation id="1345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:614 %firstDense_f_V_2_7_addr = getelementptr i19 %firstDense_f_V_2_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_7_addr"/></StgValue>
</operation>

<operation id="1346" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="19" op_0_bw="4">
<![CDATA[
.split:615 %firstDense_f_V_2_7_load = load i4 %firstDense_f_V_2_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_7_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1347" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:572 %shl_ln737_49 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_50, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_49"/></StgValue>
</operation>

<operation id="1348" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="55" op_0_bw="54">
<![CDATA[
.split:573 %sext_ln1245_23 = sext i54 %mul_ln1171_51

]]></Node>
<StgValue><ssdm name="sext_ln1245_23"/></StgValue>
</operation>

<operation id="1349" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:574 %add_ln1245_51 = add i55 %shl_ln737_49, i55 %sext_ln1245_23

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="1350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:575 %trunc_ln717_49 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_51, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_49"/></StgValue>
</operation>

<operation id="1351" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:576 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_51, i32 19

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1352" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:577 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_51, i32 18

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1353" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:579 %icmp_ln727_51 = icmp_ne  i18 %trunc_ln727_51, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_51"/></StgValue>
</operation>

<operation id="1354" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:580 %or_ln412_51 = or i1 %tmp_122, i1 %icmp_ln727_51

]]></Node>
<StgValue><ssdm name="or_ln412_51"/></StgValue>
</operation>

<operation id="1355" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:581 %and_ln412_51 = and i1 %or_ln412_51, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln412_51"/></StgValue>
</operation>

<operation id="1356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="36" op_0_bw="1">
<![CDATA[
.split:582 %zext_ln415_51 = zext i1 %and_ln412_51

]]></Node>
<StgValue><ssdm name="zext_ln415_51"/></StgValue>
</operation>

<operation id="1357" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:583 %add_ln415_51 = add i36 %trunc_ln717_49, i36 %zext_ln415_51

]]></Node>
<StgValue><ssdm name="add_ln415_51"/></StgValue>
</operation>

<operation id="1358" st_id="41" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:587 %mul_ln1171_52 = mul i55 %sext_ln1171_52, i55 %zext_ln1171_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="1359" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="18" op_0_bw="55">
<![CDATA[
.split:593 %trunc_ln727_52 = trunc i55 %mul_ln1171_52

]]></Node>
<StgValue><ssdm name="trunc_ln727_52"/></StgValue>
</operation>

<operation id="1360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="55" op_0_bw="20">
<![CDATA[
.split:601 %sext_ln1171_53 = sext i20 %firstDense_f_V_2_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_53"/></StgValue>
</operation>

<operation id="1361" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:602 %mul_ln1171_53 = mul i55 %sext_ln1171_53, i55 %zext_ln1171_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="1362" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="19" op_0_bw="4">
<![CDATA[
.split:615 %firstDense_f_V_2_7_load = load i4 %firstDense_f_V_2_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_7_load"/></StgValue>
</operation>

<operation id="1363" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:630 %firstDense_f_V_2_8_addr = getelementptr i19 %firstDense_f_V_2_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_8_addr"/></StgValue>
</operation>

<operation id="1364" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="19" op_0_bw="4">
<![CDATA[
.split:631 %firstDense_f_V_2_8_load = load i4 %firstDense_f_V_2_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_8_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:588 %shl_ln737_50 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_51, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_50"/></StgValue>
</operation>

<operation id="1366" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:589 %add_ln1245_52 = add i55 %shl_ln737_50, i55 %mul_ln1171_52

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="1367" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:590 %trunc_ln717_50 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_52, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_50"/></StgValue>
</operation>

<operation id="1368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:591 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_52, i32 19

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:592 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_52, i32 18

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1370" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:594 %icmp_ln727_52 = icmp_ne  i18 %trunc_ln727_52, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_52"/></StgValue>
</operation>

<operation id="1371" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:595 %or_ln412_52 = or i1 %tmp_124, i1 %icmp_ln727_52

]]></Node>
<StgValue><ssdm name="or_ln412_52"/></StgValue>
</operation>

<operation id="1372" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:596 %and_ln412_52 = and i1 %or_ln412_52, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="and_ln412_52"/></StgValue>
</operation>

<operation id="1373" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="36" op_0_bw="1">
<![CDATA[
.split:597 %zext_ln415_52 = zext i1 %and_ln412_52

]]></Node>
<StgValue><ssdm name="zext_ln415_52"/></StgValue>
</operation>

<operation id="1374" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:598 %add_ln415_52 = add i36 %trunc_ln717_50, i36 %zext_ln415_52

]]></Node>
<StgValue><ssdm name="add_ln415_52"/></StgValue>
</operation>

<operation id="1375" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:602 %mul_ln1171_53 = mul i55 %sext_ln1171_53, i55 %zext_ln1171_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="1376" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="18" op_0_bw="55">
<![CDATA[
.split:608 %trunc_ln727_53 = trunc i55 %mul_ln1171_53

]]></Node>
<StgValue><ssdm name="trunc_ln727_53"/></StgValue>
</operation>

<operation id="1377" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="54" op_0_bw="19">
<![CDATA[
.split:616 %sext_ln1171_54 = sext i19 %firstDense_f_V_2_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_54"/></StgValue>
</operation>

<operation id="1378" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:617 %mul_ln1171_54 = mul i54 %sext_ln1171_54, i54 %zext_ln1171_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="1379" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="19" op_0_bw="4">
<![CDATA[
.split:631 %firstDense_f_V_2_8_load = load i4 %firstDense_f_V_2_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_8_load"/></StgValue>
</operation>

<operation id="1380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:646 %firstDense_f_V_2_9_addr = getelementptr i18 %firstDense_f_V_2_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_9_addr"/></StgValue>
</operation>

<operation id="1381" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="18" op_0_bw="4">
<![CDATA[
.split:647 %firstDense_f_V_2_9_load = load i4 %firstDense_f_V_2_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_9_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1382" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:603 %shl_ln737_51 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_52, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_51"/></StgValue>
</operation>

<operation id="1383" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:604 %add_ln1245_53 = add i55 %shl_ln737_51, i55 %mul_ln1171_53

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="1384" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:605 %trunc_ln717_51 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_53, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_51"/></StgValue>
</operation>

<operation id="1385" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:606 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_53, i32 19

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1386" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:607 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_53, i32 18

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1387" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:609 %icmp_ln727_53 = icmp_ne  i18 %trunc_ln727_53, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_53"/></StgValue>
</operation>

<operation id="1388" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:610 %or_ln412_53 = or i1 %tmp_126, i1 %icmp_ln727_53

]]></Node>
<StgValue><ssdm name="or_ln412_53"/></StgValue>
</operation>

<operation id="1389" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:611 %and_ln412_53 = and i1 %or_ln412_53, i1 %tmp_127

]]></Node>
<StgValue><ssdm name="and_ln412_53"/></StgValue>
</operation>

<operation id="1390" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="36" op_0_bw="1">
<![CDATA[
.split:612 %zext_ln415_53 = zext i1 %and_ln412_53

]]></Node>
<StgValue><ssdm name="zext_ln415_53"/></StgValue>
</operation>

<operation id="1391" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:613 %add_ln415_53 = add i36 %trunc_ln717_51, i36 %zext_ln415_53

]]></Node>
<StgValue><ssdm name="add_ln415_53"/></StgValue>
</operation>

<operation id="1392" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:617 %mul_ln1171_54 = mul i54 %sext_ln1171_54, i54 %zext_ln1171_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="1393" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="18" op_0_bw="54">
<![CDATA[
.split:624 %trunc_ln727_54 = trunc i54 %mul_ln1171_54

]]></Node>
<StgValue><ssdm name="trunc_ln727_54"/></StgValue>
</operation>

<operation id="1394" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="54" op_0_bw="19">
<![CDATA[
.split:632 %sext_ln1171_55 = sext i19 %firstDense_f_V_2_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_55"/></StgValue>
</operation>

<operation id="1395" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:633 %mul_ln1171_55 = mul i54 %sext_ln1171_55, i54 %zext_ln1171_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="1396" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="18" op_0_bw="4">
<![CDATA[
.split:647 %firstDense_f_V_2_9_load = load i4 %firstDense_f_V_2_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_9_load"/></StgValue>
</operation>

<operation id="1397" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:662 %firstDense_f_V_2_10_addr = getelementptr i19 %firstDense_f_V_2_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_10_addr"/></StgValue>
</operation>

<operation id="1398" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="19" op_0_bw="4">
<![CDATA[
.split:663 %firstDense_f_V_2_10_load = load i4 %firstDense_f_V_2_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_10_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1399" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:618 %shl_ln737_52 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_53, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_52"/></StgValue>
</operation>

<operation id="1400" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="55" op_0_bw="54">
<![CDATA[
.split:619 %sext_ln1245_24 = sext i54 %mul_ln1171_54

]]></Node>
<StgValue><ssdm name="sext_ln1245_24"/></StgValue>
</operation>

<operation id="1401" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:620 %add_ln1245_54 = add i55 %shl_ln737_52, i55 %sext_ln1245_24

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>

<operation id="1402" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:621 %trunc_ln717_52 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_54, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_52"/></StgValue>
</operation>

<operation id="1403" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:622 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_54, i32 19

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1404" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:623 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_54, i32 18

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1405" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:625 %icmp_ln727_54 = icmp_ne  i18 %trunc_ln727_54, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_54"/></StgValue>
</operation>

<operation id="1406" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:626 %or_ln412_54 = or i1 %tmp_128, i1 %icmp_ln727_54

]]></Node>
<StgValue><ssdm name="or_ln412_54"/></StgValue>
</operation>

<operation id="1407" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:627 %and_ln412_54 = and i1 %or_ln412_54, i1 %tmp_129

]]></Node>
<StgValue><ssdm name="and_ln412_54"/></StgValue>
</operation>

<operation id="1408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="36" op_0_bw="1">
<![CDATA[
.split:628 %zext_ln415_54 = zext i1 %and_ln412_54

]]></Node>
<StgValue><ssdm name="zext_ln415_54"/></StgValue>
</operation>

<operation id="1409" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:629 %add_ln415_54 = add i36 %trunc_ln717_52, i36 %zext_ln415_54

]]></Node>
<StgValue><ssdm name="add_ln415_54"/></StgValue>
</operation>

<operation id="1410" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:633 %mul_ln1171_55 = mul i54 %sext_ln1171_55, i54 %zext_ln1171_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="1411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="18" op_0_bw="54">
<![CDATA[
.split:640 %trunc_ln727_55 = trunc i54 %mul_ln1171_55

]]></Node>
<StgValue><ssdm name="trunc_ln727_55"/></StgValue>
</operation>

<operation id="1412" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="53" op_0_bw="18">
<![CDATA[
.split:648 %sext_ln1171_56 = sext i18 %firstDense_f_V_2_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_56"/></StgValue>
</operation>

<operation id="1413" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:649 %mul_ln1171_56 = mul i53 %sext_ln1171_56, i53 %zext_ln1171_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="1414" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="19" op_0_bw="4">
<![CDATA[
.split:663 %firstDense_f_V_2_10_load = load i4 %firstDense_f_V_2_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_10_load"/></StgValue>
</operation>

<operation id="1415" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:678 %firstDense_f_V_2_11_addr = getelementptr i20 %firstDense_f_V_2_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_11_addr"/></StgValue>
</operation>

<operation id="1416" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="20" op_0_bw="4">
<![CDATA[
.split:679 %firstDense_f_V_2_11_load = load i4 %firstDense_f_V_2_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_11_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:634 %shl_ln737_53 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_54, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_53"/></StgValue>
</operation>

<operation id="1418" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="55" op_0_bw="54">
<![CDATA[
.split:635 %sext_ln1245_25 = sext i54 %mul_ln1171_55

]]></Node>
<StgValue><ssdm name="sext_ln1245_25"/></StgValue>
</operation>

<operation id="1419" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:636 %add_ln1245_55 = add i55 %shl_ln737_53, i55 %sext_ln1245_25

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>

<operation id="1420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:637 %trunc_ln717_53 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_55, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_53"/></StgValue>
</operation>

<operation id="1421" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:638 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_55, i32 19

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:639 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_55, i32 18

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1423" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:641 %icmp_ln727_55 = icmp_ne  i18 %trunc_ln727_55, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_55"/></StgValue>
</operation>

<operation id="1424" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:642 %or_ln412_55 = or i1 %tmp_130, i1 %icmp_ln727_55

]]></Node>
<StgValue><ssdm name="or_ln412_55"/></StgValue>
</operation>

<operation id="1425" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:643 %and_ln412_55 = and i1 %or_ln412_55, i1 %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln412_55"/></StgValue>
</operation>

<operation id="1426" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="36" op_0_bw="1">
<![CDATA[
.split:644 %zext_ln415_55 = zext i1 %and_ln412_55

]]></Node>
<StgValue><ssdm name="zext_ln415_55"/></StgValue>
</operation>

<operation id="1427" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:645 %add_ln415_55 = add i36 %trunc_ln717_53, i36 %zext_ln415_55

]]></Node>
<StgValue><ssdm name="add_ln415_55"/></StgValue>
</operation>

<operation id="1428" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:649 %mul_ln1171_56 = mul i53 %sext_ln1171_56, i53 %zext_ln1171_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="1429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="18" op_0_bw="53">
<![CDATA[
.split:656 %trunc_ln727_56 = trunc i53 %mul_ln1171_56

]]></Node>
<StgValue><ssdm name="trunc_ln727_56"/></StgValue>
</operation>

<operation id="1430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="54" op_0_bw="19">
<![CDATA[
.split:664 %sext_ln1171_57 = sext i19 %firstDense_f_V_2_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_57"/></StgValue>
</operation>

<operation id="1431" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:665 %mul_ln1171_57 = mul i54 %sext_ln1171_57, i54 %zext_ln1171_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="1432" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="20" op_0_bw="4">
<![CDATA[
.split:679 %firstDense_f_V_2_11_load = load i4 %firstDense_f_V_2_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_11_load"/></StgValue>
</operation>

<operation id="1433" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:693 %firstDense_f_V_2_12_addr = getelementptr i19 %firstDense_f_V_2_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_12_addr"/></StgValue>
</operation>

<operation id="1434" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="19" op_0_bw="4">
<![CDATA[
.split:694 %firstDense_f_V_2_12_load = load i4 %firstDense_f_V_2_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_12_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1435" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:650 %shl_ln737_54 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_55, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_54"/></StgValue>
</operation>

<operation id="1436" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="55" op_0_bw="53">
<![CDATA[
.split:651 %sext_ln1245_26 = sext i53 %mul_ln1171_56

]]></Node>
<StgValue><ssdm name="sext_ln1245_26"/></StgValue>
</operation>

<operation id="1437" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:652 %add_ln1245_56 = add i55 %shl_ln737_54, i55 %sext_ln1245_26

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="1438" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:653 %trunc_ln717_54 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_56, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_54"/></StgValue>
</operation>

<operation id="1439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:654 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_56, i32 19

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:655 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_56, i32 18

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1441" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:657 %icmp_ln727_56 = icmp_ne  i18 %trunc_ln727_56, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_56"/></StgValue>
</operation>

<operation id="1442" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:658 %or_ln412_56 = or i1 %tmp_132, i1 %icmp_ln727_56

]]></Node>
<StgValue><ssdm name="or_ln412_56"/></StgValue>
</operation>

<operation id="1443" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:659 %and_ln412_56 = and i1 %or_ln412_56, i1 %tmp_133

]]></Node>
<StgValue><ssdm name="and_ln412_56"/></StgValue>
</operation>

<operation id="1444" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="36" op_0_bw="1">
<![CDATA[
.split:660 %zext_ln415_56 = zext i1 %and_ln412_56

]]></Node>
<StgValue><ssdm name="zext_ln415_56"/></StgValue>
</operation>

<operation id="1445" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:661 %add_ln415_56 = add i36 %trunc_ln717_54, i36 %zext_ln415_56

]]></Node>
<StgValue><ssdm name="add_ln415_56"/></StgValue>
</operation>

<operation id="1446" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:665 %mul_ln1171_57 = mul i54 %sext_ln1171_57, i54 %zext_ln1171_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="1447" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="18" op_0_bw="54">
<![CDATA[
.split:672 %trunc_ln727_57 = trunc i54 %mul_ln1171_57

]]></Node>
<StgValue><ssdm name="trunc_ln727_57"/></StgValue>
</operation>

<operation id="1448" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="55" op_0_bw="20">
<![CDATA[
.split:680 %sext_ln1171_58 = sext i20 %firstDense_f_V_2_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_58"/></StgValue>
</operation>

<operation id="1449" st_id="46" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:681 %mul_ln1171_58 = mul i55 %sext_ln1171_58, i55 %zext_ln1171_43_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="1450" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="19" op_0_bw="4">
<![CDATA[
.split:694 %firstDense_f_V_2_12_load = load i4 %firstDense_f_V_2_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_12_load"/></StgValue>
</operation>

<operation id="1451" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:709 %firstDense_f_V_2_13_addr = getelementptr i20 %firstDense_f_V_2_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_13_addr"/></StgValue>
</operation>

<operation id="1452" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="20" op_0_bw="4">
<![CDATA[
.split:710 %firstDense_f_V_2_13_load = load i4 %firstDense_f_V_2_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_13_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1453" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:666 %shl_ln737_55 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_56, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_55"/></StgValue>
</operation>

<operation id="1454" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="55" op_0_bw="54">
<![CDATA[
.split:667 %sext_ln1245_27 = sext i54 %mul_ln1171_57

]]></Node>
<StgValue><ssdm name="sext_ln1245_27"/></StgValue>
</operation>

<operation id="1455" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:668 %add_ln1245_57 = add i55 %shl_ln737_55, i55 %sext_ln1245_27

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="1456" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:669 %trunc_ln717_55 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_57, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_55"/></StgValue>
</operation>

<operation id="1457" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:670 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_57, i32 19

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1458" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:671 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_57, i32 18

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1459" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:673 %icmp_ln727_57 = icmp_ne  i18 %trunc_ln727_57, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_57"/></StgValue>
</operation>

<operation id="1460" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:674 %or_ln412_57 = or i1 %tmp_134, i1 %icmp_ln727_57

]]></Node>
<StgValue><ssdm name="or_ln412_57"/></StgValue>
</operation>

<operation id="1461" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:675 %and_ln412_57 = and i1 %or_ln412_57, i1 %tmp_135

]]></Node>
<StgValue><ssdm name="and_ln412_57"/></StgValue>
</operation>

<operation id="1462" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="36" op_0_bw="1">
<![CDATA[
.split:676 %zext_ln415_57 = zext i1 %and_ln412_57

]]></Node>
<StgValue><ssdm name="zext_ln415_57"/></StgValue>
</operation>

<operation id="1463" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:677 %add_ln415_57 = add i36 %trunc_ln717_55, i36 %zext_ln415_57

]]></Node>
<StgValue><ssdm name="add_ln415_57"/></StgValue>
</operation>

<operation id="1464" st_id="47" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:681 %mul_ln1171_58 = mul i55 %sext_ln1171_58, i55 %zext_ln1171_43_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="1465" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="18" op_0_bw="55">
<![CDATA[
.split:687 %trunc_ln727_58 = trunc i55 %mul_ln1171_58

]]></Node>
<StgValue><ssdm name="trunc_ln727_58"/></StgValue>
</operation>

<operation id="1466" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="54" op_0_bw="19">
<![CDATA[
.split:695 %sext_ln1171_59 = sext i19 %firstDense_f_V_2_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_59"/></StgValue>
</operation>

<operation id="1467" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:696 %mul_ln1171_59 = mul i54 %sext_ln1171_59, i54 %zext_ln1171_44_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="1468" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="20" op_0_bw="4">
<![CDATA[
.split:710 %firstDense_f_V_2_13_load = load i4 %firstDense_f_V_2_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_13_load"/></StgValue>
</operation>

<operation id="1469" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:724 %firstDense_f_V_2_14_addr = getelementptr i20 %firstDense_f_V_2_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_14_addr"/></StgValue>
</operation>

<operation id="1470" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="4">
<![CDATA[
.split:725 %firstDense_f_V_2_14_load = load i4 %firstDense_f_V_2_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_14_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1471" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:682 %shl_ln737_56 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_57, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_56"/></StgValue>
</operation>

<operation id="1472" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:683 %add_ln1245_58 = add i55 %shl_ln737_56, i55 %mul_ln1171_58

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="1473" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:684 %trunc_ln717_56 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_58, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_56"/></StgValue>
</operation>

<operation id="1474" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:685 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_58, i32 19

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1475" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:686 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_58, i32 18

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1476" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:688 %icmp_ln727_58 = icmp_ne  i18 %trunc_ln727_58, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_58"/></StgValue>
</operation>

<operation id="1477" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:689 %or_ln412_58 = or i1 %tmp_136, i1 %icmp_ln727_58

]]></Node>
<StgValue><ssdm name="or_ln412_58"/></StgValue>
</operation>

<operation id="1478" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:690 %and_ln412_58 = and i1 %or_ln412_58, i1 %tmp_137

]]></Node>
<StgValue><ssdm name="and_ln412_58"/></StgValue>
</operation>

<operation id="1479" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="36" op_0_bw="1">
<![CDATA[
.split:691 %zext_ln415_58 = zext i1 %and_ln412_58

]]></Node>
<StgValue><ssdm name="zext_ln415_58"/></StgValue>
</operation>

<operation id="1480" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:692 %add_ln415_58 = add i36 %trunc_ln717_56, i36 %zext_ln415_58

]]></Node>
<StgValue><ssdm name="add_ln415_58"/></StgValue>
</operation>

<operation id="1481" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:696 %mul_ln1171_59 = mul i54 %sext_ln1171_59, i54 %zext_ln1171_44_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="1482" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="18" op_0_bw="54">
<![CDATA[
.split:703 %trunc_ln727_59 = trunc i54 %mul_ln1171_59

]]></Node>
<StgValue><ssdm name="trunc_ln727_59"/></StgValue>
</operation>

<operation id="1483" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="55" op_0_bw="20">
<![CDATA[
.split:711 %sext_ln1171_60 = sext i20 %firstDense_f_V_2_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_60"/></StgValue>
</operation>

<operation id="1484" st_id="48" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:712 %mul_ln1171_60 = mul i55 %sext_ln1171_60, i55 %zext_ln1171_45_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="1485" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="4">
<![CDATA[
.split:725 %firstDense_f_V_2_14_load = load i4 %firstDense_f_V_2_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_14_load"/></StgValue>
</operation>

<operation id="1486" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:739 %firstDense_f_V_2_15_addr = getelementptr i19 %firstDense_f_V_2_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_15_addr"/></StgValue>
</operation>

<operation id="1487" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="19" op_0_bw="4">
<![CDATA[
.split:740 %firstDense_f_V_2_15_load = load i4 %firstDense_f_V_2_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_15_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1488" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:697 %shl_ln737_57 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_58, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_57"/></StgValue>
</operation>

<operation id="1489" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="55" op_0_bw="54">
<![CDATA[
.split:698 %sext_ln1245_28 = sext i54 %mul_ln1171_59

]]></Node>
<StgValue><ssdm name="sext_ln1245_28"/></StgValue>
</operation>

<operation id="1490" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:699 %add_ln1245_59 = add i55 %shl_ln737_57, i55 %sext_ln1245_28

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="1491" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:700 %trunc_ln717_57 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_59, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_57"/></StgValue>
</operation>

<operation id="1492" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:701 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_59, i32 19

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1493" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:702 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_59, i32 18

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1494" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:704 %icmp_ln727_59 = icmp_ne  i18 %trunc_ln727_59, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_59"/></StgValue>
</operation>

<operation id="1495" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:705 %or_ln412_59 = or i1 %tmp_138, i1 %icmp_ln727_59

]]></Node>
<StgValue><ssdm name="or_ln412_59"/></StgValue>
</operation>

<operation id="1496" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:706 %and_ln412_59 = and i1 %or_ln412_59, i1 %tmp_139

]]></Node>
<StgValue><ssdm name="and_ln412_59"/></StgValue>
</operation>

<operation id="1497" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="36" op_0_bw="1">
<![CDATA[
.split:707 %zext_ln415_59 = zext i1 %and_ln412_59

]]></Node>
<StgValue><ssdm name="zext_ln415_59"/></StgValue>
</operation>

<operation id="1498" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:708 %add_ln415_59 = add i36 %trunc_ln717_57, i36 %zext_ln415_59

]]></Node>
<StgValue><ssdm name="add_ln415_59"/></StgValue>
</operation>

<operation id="1499" st_id="49" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:712 %mul_ln1171_60 = mul i55 %sext_ln1171_60, i55 %zext_ln1171_45_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="1500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="18" op_0_bw="55">
<![CDATA[
.split:718 %trunc_ln727_60 = trunc i55 %mul_ln1171_60

]]></Node>
<StgValue><ssdm name="trunc_ln727_60"/></StgValue>
</operation>

<operation id="1501" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="55" op_0_bw="20">
<![CDATA[
.split:726 %sext_ln1171_61 = sext i20 %firstDense_f_V_2_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_61"/></StgValue>
</operation>

<operation id="1502" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:727 %mul_ln1171_61 = mul i55 %sext_ln1171_61, i55 %zext_ln1171_46_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="1503" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="19" op_0_bw="4">
<![CDATA[
.split:740 %firstDense_f_V_2_15_load = load i4 %firstDense_f_V_2_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_2_15_load"/></StgValue>
</operation>

<operation id="1504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:755 %firstDense_f_V_3_0_addr = getelementptr i19 %firstDense_f_V_3_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_0_addr"/></StgValue>
</operation>

<operation id="1505" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="19" op_0_bw="4">
<![CDATA[
.split:756 %firstDense_f_V_3_0_load = load i4 %firstDense_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_0_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1506" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:713 %shl_ln737_58 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_59, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_58"/></StgValue>
</operation>

<operation id="1507" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:714 %add_ln1245_60 = add i55 %shl_ln737_58, i55 %mul_ln1171_60

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="1508" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:715 %trunc_ln717_58 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_60, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_58"/></StgValue>
</operation>

<operation id="1509" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:716 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_60, i32 19

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1510" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:717 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_60, i32 18

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1511" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:719 %icmp_ln727_60 = icmp_ne  i18 %trunc_ln727_60, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_60"/></StgValue>
</operation>

<operation id="1512" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:720 %or_ln412_60 = or i1 %tmp_140, i1 %icmp_ln727_60

]]></Node>
<StgValue><ssdm name="or_ln412_60"/></StgValue>
</operation>

<operation id="1513" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:721 %and_ln412_60 = and i1 %or_ln412_60, i1 %tmp_141

]]></Node>
<StgValue><ssdm name="and_ln412_60"/></StgValue>
</operation>

<operation id="1514" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="36" op_0_bw="1">
<![CDATA[
.split:722 %zext_ln415_60 = zext i1 %and_ln412_60

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="1515" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:723 %add_ln415_60 = add i36 %trunc_ln717_58, i36 %zext_ln415_60

]]></Node>
<StgValue><ssdm name="add_ln415_60"/></StgValue>
</operation>

<operation id="1516" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:727 %mul_ln1171_61 = mul i55 %sext_ln1171_61, i55 %zext_ln1171_46_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="1517" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="18" op_0_bw="55">
<![CDATA[
.split:733 %trunc_ln727_61 = trunc i55 %mul_ln1171_61

]]></Node>
<StgValue><ssdm name="trunc_ln727_61"/></StgValue>
</operation>

<operation id="1518" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="54" op_0_bw="19">
<![CDATA[
.split:741 %sext_ln1171_62 = sext i19 %firstDense_f_V_2_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_62"/></StgValue>
</operation>

<operation id="1519" st_id="50" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:742 %mul_ln1171_62 = mul i54 %sext_ln1171_62, i54 %zext_ln1171_47_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="1520" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="19" op_0_bw="4">
<![CDATA[
.split:756 %firstDense_f_V_3_0_load = load i4 %firstDense_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_0_load"/></StgValue>
</operation>

<operation id="1521" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:771 %firstDense_f_V_3_1_addr = getelementptr i19 %firstDense_f_V_3_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_1_addr"/></StgValue>
</operation>

<operation id="1522" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="19" op_0_bw="4">
<![CDATA[
.split:772 %firstDense_f_V_3_1_load = load i4 %firstDense_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_1_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1523" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:728 %shl_ln737_59 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_60, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_59"/></StgValue>
</operation>

<operation id="1524" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:729 %add_ln1245_61 = add i55 %shl_ln737_59, i55 %mul_ln1171_61

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="1525" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:730 %trunc_ln717_59 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_61, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_59"/></StgValue>
</operation>

<operation id="1526" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:731 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_61, i32 19

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1527" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:732 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_61, i32 18

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1528" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:734 %icmp_ln727_61 = icmp_ne  i18 %trunc_ln727_61, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_61"/></StgValue>
</operation>

<operation id="1529" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:735 %or_ln412_61 = or i1 %tmp_142, i1 %icmp_ln727_61

]]></Node>
<StgValue><ssdm name="or_ln412_61"/></StgValue>
</operation>

<operation id="1530" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:736 %and_ln412_61 = and i1 %or_ln412_61, i1 %tmp_143

]]></Node>
<StgValue><ssdm name="and_ln412_61"/></StgValue>
</operation>

<operation id="1531" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="36" op_0_bw="1">
<![CDATA[
.split:737 %zext_ln415_61 = zext i1 %and_ln412_61

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="1532" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:738 %add_ln415_61 = add i36 %trunc_ln717_59, i36 %zext_ln415_61

]]></Node>
<StgValue><ssdm name="add_ln415_61"/></StgValue>
</operation>

<operation id="1533" st_id="51" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:742 %mul_ln1171_62 = mul i54 %sext_ln1171_62, i54 %zext_ln1171_47_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="1534" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="18" op_0_bw="54">
<![CDATA[
.split:749 %trunc_ln727_62 = trunc i54 %mul_ln1171_62

]]></Node>
<StgValue><ssdm name="trunc_ln727_62"/></StgValue>
</operation>

<operation id="1535" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="54" op_0_bw="19">
<![CDATA[
.split:757 %sext_ln1171_63 = sext i19 %firstDense_f_V_3_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_63"/></StgValue>
</operation>

<operation id="1536" st_id="51" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:758 %mul_ln1171_63 = mul i54 %sext_ln1171_63, i54 %zext_ln1171_48_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="1537" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="19" op_0_bw="4">
<![CDATA[
.split:772 %firstDense_f_V_3_1_load = load i4 %firstDense_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_1_load"/></StgValue>
</operation>

<operation id="1538" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:787 %firstDense_f_V_3_2_addr = getelementptr i19 %firstDense_f_V_3_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_2_addr"/></StgValue>
</operation>

<operation id="1539" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="19" op_0_bw="4">
<![CDATA[
.split:788 %firstDense_f_V_3_2_load = load i4 %firstDense_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_2_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1540" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:743 %shl_ln737_60 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_61, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_60"/></StgValue>
</operation>

<operation id="1541" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="55" op_0_bw="54">
<![CDATA[
.split:744 %sext_ln1245_29 = sext i54 %mul_ln1171_62

]]></Node>
<StgValue><ssdm name="sext_ln1245_29"/></StgValue>
</operation>

<operation id="1542" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:745 %add_ln1245_62 = add i55 %shl_ln737_60, i55 %sext_ln1245_29

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="1543" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:746 %trunc_ln717_60 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_62, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_60"/></StgValue>
</operation>

<operation id="1544" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:747 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_62, i32 19

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1545" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:748 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_62, i32 18

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1546" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:750 %icmp_ln727_62 = icmp_ne  i18 %trunc_ln727_62, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_62"/></StgValue>
</operation>

<operation id="1547" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:751 %or_ln412_62 = or i1 %tmp_144, i1 %icmp_ln727_62

]]></Node>
<StgValue><ssdm name="or_ln412_62"/></StgValue>
</operation>

<operation id="1548" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:752 %and_ln412_62 = and i1 %or_ln412_62, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln412_62"/></StgValue>
</operation>

<operation id="1549" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="36" op_0_bw="1">
<![CDATA[
.split:753 %zext_ln415_62 = zext i1 %and_ln412_62

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="1550" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:754 %add_ln415_62 = add i36 %trunc_ln717_60, i36 %zext_ln415_62

]]></Node>
<StgValue><ssdm name="add_ln415_62"/></StgValue>
</operation>

<operation id="1551" st_id="52" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:758 %mul_ln1171_63 = mul i54 %sext_ln1171_63, i54 %zext_ln1171_48_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="1552" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="18" op_0_bw="54">
<![CDATA[
.split:765 %trunc_ln727_63 = trunc i54 %mul_ln1171_63

]]></Node>
<StgValue><ssdm name="trunc_ln727_63"/></StgValue>
</operation>

<operation id="1553" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="54" op_0_bw="19">
<![CDATA[
.split:773 %sext_ln1171_64 = sext i19 %firstDense_f_V_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_64"/></StgValue>
</operation>

<operation id="1554" st_id="52" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:774 %mul_ln1171_64 = mul i54 %sext_ln1171_64, i54 %zext_ln1171_49_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="1555" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="19" op_0_bw="4">
<![CDATA[
.split:788 %firstDense_f_V_3_2_load = load i4 %firstDense_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_2_load"/></StgValue>
</operation>

<operation id="1556" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:803 %firstDense_f_V_3_3_addr = getelementptr i19 %firstDense_f_V_3_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_3_addr"/></StgValue>
</operation>

<operation id="1557" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="19" op_0_bw="4">
<![CDATA[
.split:804 %firstDense_f_V_3_3_load = load i4 %firstDense_f_V_3_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_3_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1558" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:759 %shl_ln737_61 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_62, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_61"/></StgValue>
</operation>

<operation id="1559" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="55" op_0_bw="54">
<![CDATA[
.split:760 %sext_ln1245_30 = sext i54 %mul_ln1171_63

]]></Node>
<StgValue><ssdm name="sext_ln1245_30"/></StgValue>
</operation>

<operation id="1560" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:761 %add_ln1245_63 = add i55 %shl_ln737_61, i55 %sext_ln1245_30

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="1561" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:762 %trunc_ln717_61 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_63, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_61"/></StgValue>
</operation>

<operation id="1562" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:763 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_63, i32 19

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1563" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:764 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_63, i32 18

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1564" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:766 %icmp_ln727_63 = icmp_ne  i18 %trunc_ln727_63, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_63"/></StgValue>
</operation>

<operation id="1565" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:767 %or_ln412_63 = or i1 %tmp_146, i1 %icmp_ln727_63

]]></Node>
<StgValue><ssdm name="or_ln412_63"/></StgValue>
</operation>

<operation id="1566" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:768 %and_ln412_63 = and i1 %or_ln412_63, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln412_63"/></StgValue>
</operation>

<operation id="1567" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="36" op_0_bw="1">
<![CDATA[
.split:769 %zext_ln415_63 = zext i1 %and_ln412_63

]]></Node>
<StgValue><ssdm name="zext_ln415_63"/></StgValue>
</operation>

<operation id="1568" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:770 %add_ln415_63 = add i36 %trunc_ln717_61, i36 %zext_ln415_63

]]></Node>
<StgValue><ssdm name="add_ln415_63"/></StgValue>
</operation>

<operation id="1569" st_id="53" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:774 %mul_ln1171_64 = mul i54 %sext_ln1171_64, i54 %zext_ln1171_49_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="1570" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="18" op_0_bw="54">
<![CDATA[
.split:781 %trunc_ln727_64 = trunc i54 %mul_ln1171_64

]]></Node>
<StgValue><ssdm name="trunc_ln727_64"/></StgValue>
</operation>

<operation id="1571" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="54" op_0_bw="19">
<![CDATA[
.split:789 %sext_ln1171_65 = sext i19 %firstDense_f_V_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_65"/></StgValue>
</operation>

<operation id="1572" st_id="53" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:790 %mul_ln1171_65 = mul i54 %sext_ln1171_65, i54 %zext_ln1171_50_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="1573" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="19" op_0_bw="4">
<![CDATA[
.split:804 %firstDense_f_V_3_3_load = load i4 %firstDense_f_V_3_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_3_load"/></StgValue>
</operation>

<operation id="1574" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:819 %firstDense_f_V_3_4_addr = getelementptr i20 %firstDense_f_V_3_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_4_addr"/></StgValue>
</operation>

<operation id="1575" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="20" op_0_bw="4">
<![CDATA[
.split:820 %firstDense_f_V_3_4_load = load i4 %firstDense_f_V_3_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_4_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1576" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:775 %shl_ln737_62 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_63, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_62"/></StgValue>
</operation>

<operation id="1577" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="55" op_0_bw="54">
<![CDATA[
.split:776 %sext_ln1245_31 = sext i54 %mul_ln1171_64

]]></Node>
<StgValue><ssdm name="sext_ln1245_31"/></StgValue>
</operation>

<operation id="1578" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:777 %add_ln1245_64 = add i55 %shl_ln737_62, i55 %sext_ln1245_31

]]></Node>
<StgValue><ssdm name="add_ln1245_64"/></StgValue>
</operation>

<operation id="1579" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:778 %trunc_ln717_62 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_64, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_62"/></StgValue>
</operation>

<operation id="1580" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:779 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_64, i32 19

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1581" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:780 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_64, i32 18

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1582" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:782 %icmp_ln727_64 = icmp_ne  i18 %trunc_ln727_64, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_64"/></StgValue>
</operation>

<operation id="1583" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:783 %or_ln412_64 = or i1 %tmp_148, i1 %icmp_ln727_64

]]></Node>
<StgValue><ssdm name="or_ln412_64"/></StgValue>
</operation>

<operation id="1584" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:784 %and_ln412_64 = and i1 %or_ln412_64, i1 %tmp_149

]]></Node>
<StgValue><ssdm name="and_ln412_64"/></StgValue>
</operation>

<operation id="1585" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="36" op_0_bw="1">
<![CDATA[
.split:785 %zext_ln415_64 = zext i1 %and_ln412_64

]]></Node>
<StgValue><ssdm name="zext_ln415_64"/></StgValue>
</operation>

<operation id="1586" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:786 %add_ln415_64 = add i36 %trunc_ln717_62, i36 %zext_ln415_64

]]></Node>
<StgValue><ssdm name="add_ln415_64"/></StgValue>
</operation>

<operation id="1587" st_id="54" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:790 %mul_ln1171_65 = mul i54 %sext_ln1171_65, i54 %zext_ln1171_50_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="1588" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="18" op_0_bw="54">
<![CDATA[
.split:797 %trunc_ln727_65 = trunc i54 %mul_ln1171_65

]]></Node>
<StgValue><ssdm name="trunc_ln727_65"/></StgValue>
</operation>

<operation id="1589" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="54" op_0_bw="19">
<![CDATA[
.split:805 %sext_ln1171_66 = sext i19 %firstDense_f_V_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_66"/></StgValue>
</operation>

<operation id="1590" st_id="54" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:806 %mul_ln1171_66 = mul i54 %sext_ln1171_66, i54 %zext_ln1171_51_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="1591" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="20" op_0_bw="4">
<![CDATA[
.split:820 %firstDense_f_V_3_4_load = load i4 %firstDense_f_V_3_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_4_load"/></StgValue>
</operation>

<operation id="1592" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:834 %firstDense_f_V_3_5_addr = getelementptr i19 %firstDense_f_V_3_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_5_addr"/></StgValue>
</operation>

<operation id="1593" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="19" op_0_bw="4">
<![CDATA[
.split:835 %firstDense_f_V_3_5_load = load i4 %firstDense_f_V_3_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_5_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1594" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:791 %shl_ln737_63 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_64, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_63"/></StgValue>
</operation>

<operation id="1595" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="55" op_0_bw="54">
<![CDATA[
.split:792 %sext_ln1245_32 = sext i54 %mul_ln1171_65

]]></Node>
<StgValue><ssdm name="sext_ln1245_32"/></StgValue>
</operation>

<operation id="1596" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:793 %add_ln1245_65 = add i55 %shl_ln737_63, i55 %sext_ln1245_32

]]></Node>
<StgValue><ssdm name="add_ln1245_65"/></StgValue>
</operation>

<operation id="1597" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:794 %trunc_ln717_63 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_65, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_63"/></StgValue>
</operation>

<operation id="1598" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:795 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_65, i32 19

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1599" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:796 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_65, i32 18

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1600" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:798 %icmp_ln727_65 = icmp_ne  i18 %trunc_ln727_65, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_65"/></StgValue>
</operation>

<operation id="1601" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:799 %or_ln412_65 = or i1 %tmp_150, i1 %icmp_ln727_65

]]></Node>
<StgValue><ssdm name="or_ln412_65"/></StgValue>
</operation>

<operation id="1602" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:800 %and_ln412_65 = and i1 %or_ln412_65, i1 %tmp_151

]]></Node>
<StgValue><ssdm name="and_ln412_65"/></StgValue>
</operation>

<operation id="1603" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="36" op_0_bw="1">
<![CDATA[
.split:801 %zext_ln415_65 = zext i1 %and_ln412_65

]]></Node>
<StgValue><ssdm name="zext_ln415_65"/></StgValue>
</operation>

<operation id="1604" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:802 %add_ln415_65 = add i36 %trunc_ln717_63, i36 %zext_ln415_65

]]></Node>
<StgValue><ssdm name="add_ln415_65"/></StgValue>
</operation>

<operation id="1605" st_id="55" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:806 %mul_ln1171_66 = mul i54 %sext_ln1171_66, i54 %zext_ln1171_51_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="1606" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="18" op_0_bw="54">
<![CDATA[
.split:813 %trunc_ln727_66 = trunc i54 %mul_ln1171_66

]]></Node>
<StgValue><ssdm name="trunc_ln727_66"/></StgValue>
</operation>

<operation id="1607" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="55" op_0_bw="20">
<![CDATA[
.split:821 %sext_ln1171_67 = sext i20 %firstDense_f_V_3_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_67"/></StgValue>
</operation>

<operation id="1608" st_id="55" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:822 %mul_ln1171_67 = mul i55 %sext_ln1171_67, i55 %zext_ln1171_52_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="1609" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="19" op_0_bw="4">
<![CDATA[
.split:835 %firstDense_f_V_3_5_load = load i4 %firstDense_f_V_3_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_5_load"/></StgValue>
</operation>

<operation id="1610" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:850 %firstDense_f_V_3_6_addr = getelementptr i20 %firstDense_f_V_3_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_6_addr"/></StgValue>
</operation>

<operation id="1611" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="20" op_0_bw="4">
<![CDATA[
.split:851 %firstDense_f_V_3_6_load = load i4 %firstDense_f_V_3_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_6_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1612" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:807 %shl_ln737_64 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_65, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_64"/></StgValue>
</operation>

<operation id="1613" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="55" op_0_bw="54">
<![CDATA[
.split:808 %sext_ln1245_33 = sext i54 %mul_ln1171_66

]]></Node>
<StgValue><ssdm name="sext_ln1245_33"/></StgValue>
</operation>

<operation id="1614" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:809 %add_ln1245_66 = add i55 %shl_ln737_64, i55 %sext_ln1245_33

]]></Node>
<StgValue><ssdm name="add_ln1245_66"/></StgValue>
</operation>

<operation id="1615" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:810 %trunc_ln717_64 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_66, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_64"/></StgValue>
</operation>

<operation id="1616" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:811 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_66, i32 19

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1617" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:812 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_66, i32 18

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1618" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:814 %icmp_ln727_66 = icmp_ne  i18 %trunc_ln727_66, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_66"/></StgValue>
</operation>

<operation id="1619" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:815 %or_ln412_66 = or i1 %tmp_152, i1 %icmp_ln727_66

]]></Node>
<StgValue><ssdm name="or_ln412_66"/></StgValue>
</operation>

<operation id="1620" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:816 %and_ln412_66 = and i1 %or_ln412_66, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="and_ln412_66"/></StgValue>
</operation>

<operation id="1621" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="36" op_0_bw="1">
<![CDATA[
.split:817 %zext_ln415_66 = zext i1 %and_ln412_66

]]></Node>
<StgValue><ssdm name="zext_ln415_66"/></StgValue>
</operation>

<operation id="1622" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:818 %add_ln415_66 = add i36 %trunc_ln717_64, i36 %zext_ln415_66

]]></Node>
<StgValue><ssdm name="add_ln415_66"/></StgValue>
</operation>

<operation id="1623" st_id="56" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:822 %mul_ln1171_67 = mul i55 %sext_ln1171_67, i55 %zext_ln1171_52_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="1624" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="18" op_0_bw="55">
<![CDATA[
.split:828 %trunc_ln727_67 = trunc i55 %mul_ln1171_67

]]></Node>
<StgValue><ssdm name="trunc_ln727_67"/></StgValue>
</operation>

<operation id="1625" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="54" op_0_bw="19">
<![CDATA[
.split:836 %sext_ln1171_68 = sext i19 %firstDense_f_V_3_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_68"/></StgValue>
</operation>

<operation id="1626" st_id="56" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:837 %mul_ln1171_68 = mul i54 %sext_ln1171_68, i54 %zext_ln1171_53_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="1627" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="20" op_0_bw="4">
<![CDATA[
.split:851 %firstDense_f_V_3_6_load = load i4 %firstDense_f_V_3_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_6_load"/></StgValue>
</operation>

<operation id="1628" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:865 %firstDense_f_V_3_7_addr = getelementptr i20 %firstDense_f_V_3_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_7_addr"/></StgValue>
</operation>

<operation id="1629" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="20" op_0_bw="4">
<![CDATA[
.split:866 %firstDense_f_V_3_7_load = load i4 %firstDense_f_V_3_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_7_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1630" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:823 %shl_ln737_65 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_66, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_65"/></StgValue>
</operation>

<operation id="1631" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:824 %add_ln1245_67 = add i55 %shl_ln737_65, i55 %mul_ln1171_67

]]></Node>
<StgValue><ssdm name="add_ln1245_67"/></StgValue>
</operation>

<operation id="1632" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:825 %trunc_ln717_65 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_67, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_65"/></StgValue>
</operation>

<operation id="1633" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:826 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_67, i32 19

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1634" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:827 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_67, i32 18

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1635" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:829 %icmp_ln727_67 = icmp_ne  i18 %trunc_ln727_67, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_67"/></StgValue>
</operation>

<operation id="1636" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:830 %or_ln412_67 = or i1 %tmp_154, i1 %icmp_ln727_67

]]></Node>
<StgValue><ssdm name="or_ln412_67"/></StgValue>
</operation>

<operation id="1637" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:831 %and_ln412_67 = and i1 %or_ln412_67, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="and_ln412_67"/></StgValue>
</operation>

<operation id="1638" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="36" op_0_bw="1">
<![CDATA[
.split:832 %zext_ln415_67 = zext i1 %and_ln412_67

]]></Node>
<StgValue><ssdm name="zext_ln415_67"/></StgValue>
</operation>

<operation id="1639" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:833 %add_ln415_67 = add i36 %trunc_ln717_65, i36 %zext_ln415_67

]]></Node>
<StgValue><ssdm name="add_ln415_67"/></StgValue>
</operation>

<operation id="1640" st_id="57" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:837 %mul_ln1171_68 = mul i54 %sext_ln1171_68, i54 %zext_ln1171_53_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="1641" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="18" op_0_bw="54">
<![CDATA[
.split:844 %trunc_ln727_68 = trunc i54 %mul_ln1171_68

]]></Node>
<StgValue><ssdm name="trunc_ln727_68"/></StgValue>
</operation>

<operation id="1642" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="55" op_0_bw="20">
<![CDATA[
.split:852 %sext_ln1171_69 = sext i20 %firstDense_f_V_3_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_69"/></StgValue>
</operation>

<operation id="1643" st_id="57" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:853 %mul_ln1171_69 = mul i55 %sext_ln1171_69, i55 %zext_ln1171_54_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="1644" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="20" op_0_bw="4">
<![CDATA[
.split:866 %firstDense_f_V_3_7_load = load i4 %firstDense_f_V_3_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_7_load"/></StgValue>
</operation>

<operation id="1645" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:880 %firstDense_f_V_3_8_addr = getelementptr i19 %firstDense_f_V_3_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_8_addr"/></StgValue>
</operation>

<operation id="1646" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="19" op_0_bw="4">
<![CDATA[
.split:881 %firstDense_f_V_3_8_load = load i4 %firstDense_f_V_3_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_8_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1647" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:838 %shl_ln737_66 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_67, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_66"/></StgValue>
</operation>

<operation id="1648" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="55" op_0_bw="54">
<![CDATA[
.split:839 %sext_ln1245_34 = sext i54 %mul_ln1171_68

]]></Node>
<StgValue><ssdm name="sext_ln1245_34"/></StgValue>
</operation>

<operation id="1649" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:840 %add_ln1245_68 = add i55 %shl_ln737_66, i55 %sext_ln1245_34

]]></Node>
<StgValue><ssdm name="add_ln1245_68"/></StgValue>
</operation>

<operation id="1650" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:841 %trunc_ln717_66 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_68, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_66"/></StgValue>
</operation>

<operation id="1651" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:842 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_68, i32 19

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1652" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:843 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_68, i32 18

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1653" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:845 %icmp_ln727_68 = icmp_ne  i18 %trunc_ln727_68, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_68"/></StgValue>
</operation>

<operation id="1654" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:846 %or_ln412_68 = or i1 %tmp_156, i1 %icmp_ln727_68

]]></Node>
<StgValue><ssdm name="or_ln412_68"/></StgValue>
</operation>

<operation id="1655" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:847 %and_ln412_68 = and i1 %or_ln412_68, i1 %tmp_157

]]></Node>
<StgValue><ssdm name="and_ln412_68"/></StgValue>
</operation>

<operation id="1656" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="36" op_0_bw="1">
<![CDATA[
.split:848 %zext_ln415_68 = zext i1 %and_ln412_68

]]></Node>
<StgValue><ssdm name="zext_ln415_68"/></StgValue>
</operation>

<operation id="1657" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:849 %add_ln415_68 = add i36 %trunc_ln717_66, i36 %zext_ln415_68

]]></Node>
<StgValue><ssdm name="add_ln415_68"/></StgValue>
</operation>

<operation id="1658" st_id="58" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:853 %mul_ln1171_69 = mul i55 %sext_ln1171_69, i55 %zext_ln1171_54_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="1659" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="18" op_0_bw="55">
<![CDATA[
.split:859 %trunc_ln727_69 = trunc i55 %mul_ln1171_69

]]></Node>
<StgValue><ssdm name="trunc_ln727_69"/></StgValue>
</operation>

<operation id="1660" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="55" op_0_bw="20">
<![CDATA[
.split:867 %sext_ln1171_70 = sext i20 %firstDense_f_V_3_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_70"/></StgValue>
</operation>

<operation id="1661" st_id="58" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:868 %mul_ln1171_70 = mul i55 %sext_ln1171_70, i55 %zext_ln1171_55_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="1662" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="19" op_0_bw="4">
<![CDATA[
.split:881 %firstDense_f_V_3_8_load = load i4 %firstDense_f_V_3_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_8_load"/></StgValue>
</operation>

<operation id="1663" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:896 %firstDense_f_V_3_9_addr = getelementptr i19 %firstDense_f_V_3_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_9_addr"/></StgValue>
</operation>

<operation id="1664" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="19" op_0_bw="4">
<![CDATA[
.split:897 %firstDense_f_V_3_9_load = load i4 %firstDense_f_V_3_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_9_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1665" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:854 %shl_ln737_67 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_68, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_67"/></StgValue>
</operation>

<operation id="1666" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:855 %add_ln1245_69 = add i55 %shl_ln737_67, i55 %mul_ln1171_69

]]></Node>
<StgValue><ssdm name="add_ln1245_69"/></StgValue>
</operation>

<operation id="1667" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:856 %trunc_ln717_67 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_69, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_67"/></StgValue>
</operation>

<operation id="1668" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:857 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_69, i32 19

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1669" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:858 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_69, i32 18

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1670" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:860 %icmp_ln727_69 = icmp_ne  i18 %trunc_ln727_69, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_69"/></StgValue>
</operation>

<operation id="1671" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:861 %or_ln412_69 = or i1 %tmp_158, i1 %icmp_ln727_69

]]></Node>
<StgValue><ssdm name="or_ln412_69"/></StgValue>
</operation>

<operation id="1672" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:862 %and_ln412_69 = and i1 %or_ln412_69, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="and_ln412_69"/></StgValue>
</operation>

<operation id="1673" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="36" op_0_bw="1">
<![CDATA[
.split:863 %zext_ln415_69 = zext i1 %and_ln412_69

]]></Node>
<StgValue><ssdm name="zext_ln415_69"/></StgValue>
</operation>

<operation id="1674" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:864 %add_ln415_69 = add i36 %trunc_ln717_67, i36 %zext_ln415_69

]]></Node>
<StgValue><ssdm name="add_ln415_69"/></StgValue>
</operation>

<operation id="1675" st_id="59" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:868 %mul_ln1171_70 = mul i55 %sext_ln1171_70, i55 %zext_ln1171_55_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="1676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="18" op_0_bw="55">
<![CDATA[
.split:874 %trunc_ln727_70 = trunc i55 %mul_ln1171_70

]]></Node>
<StgValue><ssdm name="trunc_ln727_70"/></StgValue>
</operation>

<operation id="1677" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="54" op_0_bw="19">
<![CDATA[
.split:882 %sext_ln1171_71 = sext i19 %firstDense_f_V_3_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_71"/></StgValue>
</operation>

<operation id="1678" st_id="59" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:883 %mul_ln1171_71 = mul i54 %sext_ln1171_71, i54 %zext_ln1171_56_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="1679" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="19" op_0_bw="4">
<![CDATA[
.split:897 %firstDense_f_V_3_9_load = load i4 %firstDense_f_V_3_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_9_load"/></StgValue>
</operation>

<operation id="1680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:912 %firstDense_f_V_3_10_addr = getelementptr i20 %firstDense_f_V_3_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_10_addr"/></StgValue>
</operation>

<operation id="1681" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="20" op_0_bw="4">
<![CDATA[
.split:913 %firstDense_f_V_3_10_load = load i4 %firstDense_f_V_3_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_10_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1682" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:869 %shl_ln737_68 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_69, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_68"/></StgValue>
</operation>

<operation id="1683" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:870 %add_ln1245_70 = add i55 %shl_ln737_68, i55 %mul_ln1171_70

]]></Node>
<StgValue><ssdm name="add_ln1245_70"/></StgValue>
</operation>

<operation id="1684" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:871 %trunc_ln717_68 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_70, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_68"/></StgValue>
</operation>

<operation id="1685" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:872 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_70, i32 19

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1686" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:873 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_70, i32 18

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1687" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:875 %icmp_ln727_70 = icmp_ne  i18 %trunc_ln727_70, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_70"/></StgValue>
</operation>

<operation id="1688" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:876 %or_ln412_70 = or i1 %tmp_160, i1 %icmp_ln727_70

]]></Node>
<StgValue><ssdm name="or_ln412_70"/></StgValue>
</operation>

<operation id="1689" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:877 %and_ln412_70 = and i1 %or_ln412_70, i1 %tmp_161

]]></Node>
<StgValue><ssdm name="and_ln412_70"/></StgValue>
</operation>

<operation id="1690" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="36" op_0_bw="1">
<![CDATA[
.split:878 %zext_ln415_70 = zext i1 %and_ln412_70

]]></Node>
<StgValue><ssdm name="zext_ln415_70"/></StgValue>
</operation>

<operation id="1691" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:879 %add_ln415_70 = add i36 %trunc_ln717_68, i36 %zext_ln415_70

]]></Node>
<StgValue><ssdm name="add_ln415_70"/></StgValue>
</operation>

<operation id="1692" st_id="60" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:883 %mul_ln1171_71 = mul i54 %sext_ln1171_71, i54 %zext_ln1171_56_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="1693" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="18" op_0_bw="54">
<![CDATA[
.split:890 %trunc_ln727_71 = trunc i54 %mul_ln1171_71

]]></Node>
<StgValue><ssdm name="trunc_ln727_71"/></StgValue>
</operation>

<operation id="1694" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="54" op_0_bw="19">
<![CDATA[
.split:898 %sext_ln1171_72 = sext i19 %firstDense_f_V_3_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_72"/></StgValue>
</operation>

<operation id="1695" st_id="60" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:899 %mul_ln1171_72 = mul i54 %sext_ln1171_72, i54 %zext_ln1171_57_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="1696" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="20" op_0_bw="4">
<![CDATA[
.split:913 %firstDense_f_V_3_10_load = load i4 %firstDense_f_V_3_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_10_load"/></StgValue>
</operation>

<operation id="1697" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:927 %firstDense_f_V_3_11_addr = getelementptr i19 %firstDense_f_V_3_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_11_addr"/></StgValue>
</operation>

<operation id="1698" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="19" op_0_bw="4">
<![CDATA[
.split:928 %firstDense_f_V_3_11_load = load i4 %firstDense_f_V_3_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_11_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1699" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:884 %shl_ln737_69 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_70, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_69"/></StgValue>
</operation>

<operation id="1700" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="55" op_0_bw="54">
<![CDATA[
.split:885 %sext_ln1245_35 = sext i54 %mul_ln1171_71

]]></Node>
<StgValue><ssdm name="sext_ln1245_35"/></StgValue>
</operation>

<operation id="1701" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:886 %add_ln1245_71 = add i55 %shl_ln737_69, i55 %sext_ln1245_35

]]></Node>
<StgValue><ssdm name="add_ln1245_71"/></StgValue>
</operation>

<operation id="1702" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:887 %trunc_ln717_69 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_71, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_69"/></StgValue>
</operation>

<operation id="1703" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:888 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_71, i32 19

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1704" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:889 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_71, i32 18

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1705" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:891 %icmp_ln727_71 = icmp_ne  i18 %trunc_ln727_71, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_71"/></StgValue>
</operation>

<operation id="1706" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:892 %or_ln412_71 = or i1 %tmp_162, i1 %icmp_ln727_71

]]></Node>
<StgValue><ssdm name="or_ln412_71"/></StgValue>
</operation>

<operation id="1707" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:893 %and_ln412_71 = and i1 %or_ln412_71, i1 %tmp_163

]]></Node>
<StgValue><ssdm name="and_ln412_71"/></StgValue>
</operation>

<operation id="1708" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="36" op_0_bw="1">
<![CDATA[
.split:894 %zext_ln415_71 = zext i1 %and_ln412_71

]]></Node>
<StgValue><ssdm name="zext_ln415_71"/></StgValue>
</operation>

<operation id="1709" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:895 %add_ln415_71 = add i36 %trunc_ln717_69, i36 %zext_ln415_71

]]></Node>
<StgValue><ssdm name="add_ln415_71"/></StgValue>
</operation>

<operation id="1710" st_id="61" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:899 %mul_ln1171_72 = mul i54 %sext_ln1171_72, i54 %zext_ln1171_57_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="1711" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="18" op_0_bw="54">
<![CDATA[
.split:906 %trunc_ln727_72 = trunc i54 %mul_ln1171_72

]]></Node>
<StgValue><ssdm name="trunc_ln727_72"/></StgValue>
</operation>

<operation id="1712" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="55" op_0_bw="20">
<![CDATA[
.split:914 %sext_ln1171_73 = sext i20 %firstDense_f_V_3_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_73"/></StgValue>
</operation>

<operation id="1713" st_id="61" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:915 %mul_ln1171_73 = mul i55 %sext_ln1171_73, i55 %zext_ln1171_58_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="1714" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="19" op_0_bw="4">
<![CDATA[
.split:928 %firstDense_f_V_3_11_load = load i4 %firstDense_f_V_3_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_11_load"/></StgValue>
</operation>

<operation id="1715" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:943 %firstDense_f_V_3_12_addr = getelementptr i19 %firstDense_f_V_3_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_12_addr"/></StgValue>
</operation>

<operation id="1716" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="19" op_0_bw="4">
<![CDATA[
.split:944 %firstDense_f_V_3_12_load = load i4 %firstDense_f_V_3_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_12_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1717" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:900 %shl_ln737_70 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_71, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_70"/></StgValue>
</operation>

<operation id="1718" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="55" op_0_bw="54">
<![CDATA[
.split:901 %sext_ln1245_36 = sext i54 %mul_ln1171_72

]]></Node>
<StgValue><ssdm name="sext_ln1245_36"/></StgValue>
</operation>

<operation id="1719" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:902 %add_ln1245_72 = add i55 %shl_ln737_70, i55 %sext_ln1245_36

]]></Node>
<StgValue><ssdm name="add_ln1245_72"/></StgValue>
</operation>

<operation id="1720" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:903 %trunc_ln717_70 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_72, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_70"/></StgValue>
</operation>

<operation id="1721" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:904 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_72, i32 19

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1722" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:905 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_72, i32 18

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1723" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:907 %icmp_ln727_72 = icmp_ne  i18 %trunc_ln727_72, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_72"/></StgValue>
</operation>

<operation id="1724" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:908 %or_ln412_72 = or i1 %tmp_164, i1 %icmp_ln727_72

]]></Node>
<StgValue><ssdm name="or_ln412_72"/></StgValue>
</operation>

<operation id="1725" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:909 %and_ln412_72 = and i1 %or_ln412_72, i1 %tmp_165

]]></Node>
<StgValue><ssdm name="and_ln412_72"/></StgValue>
</operation>

<operation id="1726" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="36" op_0_bw="1">
<![CDATA[
.split:910 %zext_ln415_72 = zext i1 %and_ln412_72

]]></Node>
<StgValue><ssdm name="zext_ln415_72"/></StgValue>
</operation>

<operation id="1727" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:911 %add_ln415_72 = add i36 %trunc_ln717_70, i36 %zext_ln415_72

]]></Node>
<StgValue><ssdm name="add_ln415_72"/></StgValue>
</operation>

<operation id="1728" st_id="62" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:915 %mul_ln1171_73 = mul i55 %sext_ln1171_73, i55 %zext_ln1171_58_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="1729" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="18" op_0_bw="55">
<![CDATA[
.split:921 %trunc_ln727_73 = trunc i55 %mul_ln1171_73

]]></Node>
<StgValue><ssdm name="trunc_ln727_73"/></StgValue>
</operation>

<operation id="1730" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="54" op_0_bw="19">
<![CDATA[
.split:929 %sext_ln1171_74 = sext i19 %firstDense_f_V_3_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_74"/></StgValue>
</operation>

<operation id="1731" st_id="62" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:930 %mul_ln1171_74 = mul i54 %sext_ln1171_74, i54 %zext_ln1171_59_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="1732" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="19" op_0_bw="4">
<![CDATA[
.split:944 %firstDense_f_V_3_12_load = load i4 %firstDense_f_V_3_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_12_load"/></StgValue>
</operation>

<operation id="1733" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:959 %firstDense_f_V_3_13_addr = getelementptr i20 %firstDense_f_V_3_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_13_addr"/></StgValue>
</operation>

<operation id="1734" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="20" op_0_bw="4">
<![CDATA[
.split:960 %firstDense_f_V_3_13_load = load i4 %firstDense_f_V_3_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_13_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1735" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:916 %shl_ln737_71 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_72, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_71"/></StgValue>
</operation>

<operation id="1736" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:917 %add_ln1245_73 = add i55 %shl_ln737_71, i55 %mul_ln1171_73

]]></Node>
<StgValue><ssdm name="add_ln1245_73"/></StgValue>
</operation>

<operation id="1737" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:918 %trunc_ln717_71 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_73, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_71"/></StgValue>
</operation>

<operation id="1738" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:919 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_73, i32 19

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1739" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:920 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_73, i32 18

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1740" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:922 %icmp_ln727_73 = icmp_ne  i18 %trunc_ln727_73, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_73"/></StgValue>
</operation>

<operation id="1741" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:923 %or_ln412_73 = or i1 %tmp_166, i1 %icmp_ln727_73

]]></Node>
<StgValue><ssdm name="or_ln412_73"/></StgValue>
</operation>

<operation id="1742" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:924 %and_ln412_73 = and i1 %or_ln412_73, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="and_ln412_73"/></StgValue>
</operation>

<operation id="1743" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="36" op_0_bw="1">
<![CDATA[
.split:925 %zext_ln415_73 = zext i1 %and_ln412_73

]]></Node>
<StgValue><ssdm name="zext_ln415_73"/></StgValue>
</operation>

<operation id="1744" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:926 %add_ln415_73 = add i36 %trunc_ln717_71, i36 %zext_ln415_73

]]></Node>
<StgValue><ssdm name="add_ln415_73"/></StgValue>
</operation>

<operation id="1745" st_id="63" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:930 %mul_ln1171_74 = mul i54 %sext_ln1171_74, i54 %zext_ln1171_59_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="1746" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="54">
<![CDATA[
.split:937 %trunc_ln727_74 = trunc i54 %mul_ln1171_74

]]></Node>
<StgValue><ssdm name="trunc_ln727_74"/></StgValue>
</operation>

<operation id="1747" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="54" op_0_bw="19">
<![CDATA[
.split:945 %sext_ln1171_75 = sext i19 %firstDense_f_V_3_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_75"/></StgValue>
</operation>

<operation id="1748" st_id="63" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:946 %mul_ln1171_75 = mul i54 %sext_ln1171_75, i54 %zext_ln1171_60_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="1749" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="20" op_0_bw="4">
<![CDATA[
.split:960 %firstDense_f_V_3_13_load = load i4 %firstDense_f_V_3_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_13_load"/></StgValue>
</operation>

<operation id="1750" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:974 %firstDense_f_V_3_14_addr = getelementptr i19 %firstDense_f_V_3_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_14_addr"/></StgValue>
</operation>

<operation id="1751" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="19" op_0_bw="4">
<![CDATA[
.split:975 %firstDense_f_V_3_14_load = load i4 %firstDense_f_V_3_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_14_load"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1752" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:931 %shl_ln737_72 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_73, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_72"/></StgValue>
</operation>

<operation id="1753" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="55" op_0_bw="54">
<![CDATA[
.split:932 %sext_ln1245_37 = sext i54 %mul_ln1171_74

]]></Node>
<StgValue><ssdm name="sext_ln1245_37"/></StgValue>
</operation>

<operation id="1754" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:933 %add_ln1245_74 = add i55 %shl_ln737_72, i55 %sext_ln1245_37

]]></Node>
<StgValue><ssdm name="add_ln1245_74"/></StgValue>
</operation>

<operation id="1755" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:934 %trunc_ln717_72 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_74, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_72"/></StgValue>
</operation>

<operation id="1756" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:935 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_74, i32 19

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1757" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:936 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_74, i32 18

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1758" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:938 %icmp_ln727_74 = icmp_ne  i18 %trunc_ln727_74, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_74"/></StgValue>
</operation>

<operation id="1759" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:939 %or_ln412_74 = or i1 %tmp_168, i1 %icmp_ln727_74

]]></Node>
<StgValue><ssdm name="or_ln412_74"/></StgValue>
</operation>

<operation id="1760" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:940 %and_ln412_74 = and i1 %or_ln412_74, i1 %tmp_169

]]></Node>
<StgValue><ssdm name="and_ln412_74"/></StgValue>
</operation>

<operation id="1761" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="36" op_0_bw="1">
<![CDATA[
.split:941 %zext_ln415_74 = zext i1 %and_ln412_74

]]></Node>
<StgValue><ssdm name="zext_ln415_74"/></StgValue>
</operation>

<operation id="1762" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:942 %add_ln415_74 = add i36 %trunc_ln717_72, i36 %zext_ln415_74

]]></Node>
<StgValue><ssdm name="add_ln415_74"/></StgValue>
</operation>

<operation id="1763" st_id="64" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:946 %mul_ln1171_75 = mul i54 %sext_ln1171_75, i54 %zext_ln1171_60_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="1764" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="18" op_0_bw="54">
<![CDATA[
.split:953 %trunc_ln727_75 = trunc i54 %mul_ln1171_75

]]></Node>
<StgValue><ssdm name="trunc_ln727_75"/></StgValue>
</operation>

<operation id="1765" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="55" op_0_bw="20">
<![CDATA[
.split:961 %sext_ln1171_76 = sext i20 %firstDense_f_V_3_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_76"/></StgValue>
</operation>

<operation id="1766" st_id="64" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:962 %mul_ln1171_76 = mul i55 %sext_ln1171_76, i55 %zext_ln1171_61_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="1767" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="19" op_0_bw="4">
<![CDATA[
.split:975 %firstDense_f_V_3_14_load = load i4 %firstDense_f_V_3_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_14_load"/></StgValue>
</operation>

<operation id="1768" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:990 %firstDense_f_V_3_15_addr = getelementptr i18 %firstDense_f_V_3_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_15_addr"/></StgValue>
</operation>

<operation id="1769" st_id="64" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="18" op_0_bw="4">
<![CDATA[
.split:991 %firstDense_f_V_3_15_load = load i4 %firstDense_f_V_3_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_15_load"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1770" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:947 %shl_ln737_73 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_74, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_73"/></StgValue>
</operation>

<operation id="1771" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="55" op_0_bw="54">
<![CDATA[
.split:948 %sext_ln1245_38 = sext i54 %mul_ln1171_75

]]></Node>
<StgValue><ssdm name="sext_ln1245_38"/></StgValue>
</operation>

<operation id="1772" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:949 %add_ln1245_75 = add i55 %shl_ln737_73, i55 %sext_ln1245_38

]]></Node>
<StgValue><ssdm name="add_ln1245_75"/></StgValue>
</operation>

<operation id="1773" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:950 %trunc_ln717_73 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_75, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_73"/></StgValue>
</operation>

<operation id="1774" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:951 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_75, i32 19

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1775" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:952 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_75, i32 18

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1776" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:954 %icmp_ln727_75 = icmp_ne  i18 %trunc_ln727_75, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_75"/></StgValue>
</operation>

<operation id="1777" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:955 %or_ln412_75 = or i1 %tmp_170, i1 %icmp_ln727_75

]]></Node>
<StgValue><ssdm name="or_ln412_75"/></StgValue>
</operation>

<operation id="1778" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:956 %and_ln412_75 = and i1 %or_ln412_75, i1 %tmp_171

]]></Node>
<StgValue><ssdm name="and_ln412_75"/></StgValue>
</operation>

<operation id="1779" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="36" op_0_bw="1">
<![CDATA[
.split:957 %zext_ln415_75 = zext i1 %and_ln412_75

]]></Node>
<StgValue><ssdm name="zext_ln415_75"/></StgValue>
</operation>

<operation id="1780" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:958 %add_ln415_75 = add i36 %trunc_ln717_73, i36 %zext_ln415_75

]]></Node>
<StgValue><ssdm name="add_ln415_75"/></StgValue>
</operation>

<operation id="1781" st_id="65" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:962 %mul_ln1171_76 = mul i55 %sext_ln1171_76, i55 %zext_ln1171_61_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="1782" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="18" op_0_bw="55">
<![CDATA[
.split:968 %trunc_ln727_76 = trunc i55 %mul_ln1171_76

]]></Node>
<StgValue><ssdm name="trunc_ln727_76"/></StgValue>
</operation>

<operation id="1783" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="54" op_0_bw="19">
<![CDATA[
.split:976 %sext_ln1171_77 = sext i19 %firstDense_f_V_3_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_77"/></StgValue>
</operation>

<operation id="1784" st_id="65" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:977 %mul_ln1171_77 = mul i54 %sext_ln1171_77, i54 %zext_ln1171_62_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="1785" st_id="65" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="18" op_0_bw="4">
<![CDATA[
.split:991 %firstDense_f_V_3_15_load = load i4 %firstDense_f_V_3_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_3_15_load"/></StgValue>
</operation>

<operation id="1786" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1006 %firstDense_f_V_4_0_addr = getelementptr i19 %firstDense_f_V_4_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_0_addr"/></StgValue>
</operation>

<operation id="1787" st_id="65" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="19" op_0_bw="4">
<![CDATA[
.split:1007 %firstDense_f_V_4_0_load = load i4 %firstDense_f_V_4_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_0_load"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1788" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:963 %shl_ln737_74 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_75, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_74"/></StgValue>
</operation>

<operation id="1789" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:964 %add_ln1245_76 = add i55 %shl_ln737_74, i55 %mul_ln1171_76

]]></Node>
<StgValue><ssdm name="add_ln1245_76"/></StgValue>
</operation>

<operation id="1790" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:965 %trunc_ln717_74 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_76, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_74"/></StgValue>
</operation>

<operation id="1791" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:966 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_76, i32 19

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1792" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:967 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_76, i32 18

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1793" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:969 %icmp_ln727_76 = icmp_ne  i18 %trunc_ln727_76, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_76"/></StgValue>
</operation>

<operation id="1794" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:970 %or_ln412_76 = or i1 %tmp_172, i1 %icmp_ln727_76

]]></Node>
<StgValue><ssdm name="or_ln412_76"/></StgValue>
</operation>

<operation id="1795" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:971 %and_ln412_76 = and i1 %or_ln412_76, i1 %tmp_173

]]></Node>
<StgValue><ssdm name="and_ln412_76"/></StgValue>
</operation>

<operation id="1796" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="36" op_0_bw="1">
<![CDATA[
.split:972 %zext_ln415_76 = zext i1 %and_ln412_76

]]></Node>
<StgValue><ssdm name="zext_ln415_76"/></StgValue>
</operation>

<operation id="1797" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:973 %add_ln415_76 = add i36 %trunc_ln717_74, i36 %zext_ln415_76

]]></Node>
<StgValue><ssdm name="add_ln415_76"/></StgValue>
</operation>

<operation id="1798" st_id="66" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:977 %mul_ln1171_77 = mul i54 %sext_ln1171_77, i54 %zext_ln1171_62_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="1799" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="18" op_0_bw="54">
<![CDATA[
.split:984 %trunc_ln727_77 = trunc i54 %mul_ln1171_77

]]></Node>
<StgValue><ssdm name="trunc_ln727_77"/></StgValue>
</operation>

<operation id="1800" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="53" op_0_bw="18">
<![CDATA[
.split:992 %sext_ln1171_78 = sext i18 %firstDense_f_V_3_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_78"/></StgValue>
</operation>

<operation id="1801" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:993 %mul_ln1171_78 = mul i53 %sext_ln1171_78, i53 %zext_ln1171_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>

<operation id="1802" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="19" op_0_bw="4">
<![CDATA[
.split:1007 %firstDense_f_V_4_0_load = load i4 %firstDense_f_V_4_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_0_load"/></StgValue>
</operation>

<operation id="1803" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1022 %firstDense_f_V_4_1_addr = getelementptr i19 %firstDense_f_V_4_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_1_addr"/></StgValue>
</operation>

<operation id="1804" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="19" op_0_bw="4">
<![CDATA[
.split:1023 %firstDense_f_V_4_1_load = load i4 %firstDense_f_V_4_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_1_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1805" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:978 %shl_ln737_75 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_76, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_75"/></StgValue>
</operation>

<operation id="1806" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="55" op_0_bw="54">
<![CDATA[
.split:979 %sext_ln1245_39 = sext i54 %mul_ln1171_77

]]></Node>
<StgValue><ssdm name="sext_ln1245_39"/></StgValue>
</operation>

<operation id="1807" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:980 %add_ln1245_77 = add i55 %shl_ln737_75, i55 %sext_ln1245_39

]]></Node>
<StgValue><ssdm name="add_ln1245_77"/></StgValue>
</operation>

<operation id="1808" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:981 %trunc_ln717_75 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_77, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_75"/></StgValue>
</operation>

<operation id="1809" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:982 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_77, i32 19

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1810" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:983 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_77, i32 18

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1811" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:985 %icmp_ln727_77 = icmp_ne  i18 %trunc_ln727_77, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_77"/></StgValue>
</operation>

<operation id="1812" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:986 %or_ln412_77 = or i1 %tmp_174, i1 %icmp_ln727_77

]]></Node>
<StgValue><ssdm name="or_ln412_77"/></StgValue>
</operation>

<operation id="1813" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:987 %and_ln412_77 = and i1 %or_ln412_77, i1 %tmp_175

]]></Node>
<StgValue><ssdm name="and_ln412_77"/></StgValue>
</operation>

<operation id="1814" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="36" op_0_bw="1">
<![CDATA[
.split:988 %zext_ln415_77 = zext i1 %and_ln412_77

]]></Node>
<StgValue><ssdm name="zext_ln415_77"/></StgValue>
</operation>

<operation id="1815" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:989 %add_ln415_77 = add i36 %trunc_ln717_75, i36 %zext_ln415_77

]]></Node>
<StgValue><ssdm name="add_ln415_77"/></StgValue>
</operation>

<operation id="1816" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:993 %mul_ln1171_78 = mul i53 %sext_ln1171_78, i53 %zext_ln1171_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>

<operation id="1817" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="18" op_0_bw="53">
<![CDATA[
.split:1000 %trunc_ln727_78 = trunc i53 %mul_ln1171_78

]]></Node>
<StgValue><ssdm name="trunc_ln727_78"/></StgValue>
</operation>

<operation id="1818" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="54" op_0_bw="19">
<![CDATA[
.split:1008 %sext_ln1171_79 = sext i19 %firstDense_f_V_4_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_79"/></StgValue>
</operation>

<operation id="1819" st_id="67" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1009 %mul_ln1171_79 = mul i54 %sext_ln1171_79, i54 %zext_ln1171_64_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_79"/></StgValue>
</operation>

<operation id="1820" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="19" op_0_bw="4">
<![CDATA[
.split:1023 %firstDense_f_V_4_1_load = load i4 %firstDense_f_V_4_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_1_load"/></StgValue>
</operation>

<operation id="1821" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1038 %firstDense_f_V_4_2_addr = getelementptr i19 %firstDense_f_V_4_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_2_addr"/></StgValue>
</operation>

<operation id="1822" st_id="67" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="19" op_0_bw="4">
<![CDATA[
.split:1039 %firstDense_f_V_4_2_load = load i4 %firstDense_f_V_4_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_2_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1823" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:994 %shl_ln737_76 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_77, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_76"/></StgValue>
</operation>

<operation id="1824" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="55" op_0_bw="53">
<![CDATA[
.split:995 %sext_ln1245_40 = sext i53 %mul_ln1171_78

]]></Node>
<StgValue><ssdm name="sext_ln1245_40"/></StgValue>
</operation>

<operation id="1825" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:996 %add_ln1245_78 = add i55 %shl_ln737_76, i55 %sext_ln1245_40

]]></Node>
<StgValue><ssdm name="add_ln1245_78"/></StgValue>
</operation>

<operation id="1826" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:997 %trunc_ln717_76 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_78, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_76"/></StgValue>
</operation>

<operation id="1827" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:998 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_78, i32 19

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1828" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:999 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_78, i32 18

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1829" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1001 %icmp_ln727_78 = icmp_ne  i18 %trunc_ln727_78, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_78"/></StgValue>
</operation>

<operation id="1830" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1002 %or_ln412_78 = or i1 %tmp_176, i1 %icmp_ln727_78

]]></Node>
<StgValue><ssdm name="or_ln412_78"/></StgValue>
</operation>

<operation id="1831" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1003 %and_ln412_78 = and i1 %or_ln412_78, i1 %tmp_177

]]></Node>
<StgValue><ssdm name="and_ln412_78"/></StgValue>
</operation>

<operation id="1832" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="36" op_0_bw="1">
<![CDATA[
.split:1004 %zext_ln415_78 = zext i1 %and_ln412_78

]]></Node>
<StgValue><ssdm name="zext_ln415_78"/></StgValue>
</operation>

<operation id="1833" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1005 %add_ln415_78 = add i36 %trunc_ln717_76, i36 %zext_ln415_78

]]></Node>
<StgValue><ssdm name="add_ln415_78"/></StgValue>
</operation>

<operation id="1834" st_id="68" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1009 %mul_ln1171_79 = mul i54 %sext_ln1171_79, i54 %zext_ln1171_64_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_79"/></StgValue>
</operation>

<operation id="1835" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="18" op_0_bw="54">
<![CDATA[
.split:1016 %trunc_ln727_79 = trunc i54 %mul_ln1171_79

]]></Node>
<StgValue><ssdm name="trunc_ln727_79"/></StgValue>
</operation>

<operation id="1836" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="54" op_0_bw="19">
<![CDATA[
.split:1024 %sext_ln1171_80 = sext i19 %firstDense_f_V_4_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_80"/></StgValue>
</operation>

<operation id="1837" st_id="68" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1025 %mul_ln1171_80 = mul i54 %sext_ln1171_80, i54 %zext_ln1171_65_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_80"/></StgValue>
</operation>

<operation id="1838" st_id="68" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="19" op_0_bw="4">
<![CDATA[
.split:1039 %firstDense_f_V_4_2_load = load i4 %firstDense_f_V_4_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_2_load"/></StgValue>
</operation>

<operation id="1839" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1054 %firstDense_f_V_4_3_addr = getelementptr i19 %firstDense_f_V_4_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_3_addr"/></StgValue>
</operation>

<operation id="1840" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="19" op_0_bw="4">
<![CDATA[
.split:1055 %firstDense_f_V_4_3_load = load i4 %firstDense_f_V_4_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_3_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1841" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1010 %shl_ln737_77 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_78, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_77"/></StgValue>
</operation>

<operation id="1842" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="55" op_0_bw="54">
<![CDATA[
.split:1011 %sext_ln1245_41 = sext i54 %mul_ln1171_79

]]></Node>
<StgValue><ssdm name="sext_ln1245_41"/></StgValue>
</operation>

<operation id="1843" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1012 %add_ln1245_79 = add i55 %shl_ln737_77, i55 %sext_ln1245_41

]]></Node>
<StgValue><ssdm name="add_ln1245_79"/></StgValue>
</operation>

<operation id="1844" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1013 %trunc_ln717_77 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_79, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_77"/></StgValue>
</operation>

<operation id="1845" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1014 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_79, i32 19

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1846" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1015 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_79, i32 18

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1847" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1017 %icmp_ln727_79 = icmp_ne  i18 %trunc_ln727_79, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_79"/></StgValue>
</operation>

<operation id="1848" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1018 %or_ln412_79 = or i1 %tmp_178, i1 %icmp_ln727_79

]]></Node>
<StgValue><ssdm name="or_ln412_79"/></StgValue>
</operation>

<operation id="1849" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1019 %and_ln412_79 = and i1 %or_ln412_79, i1 %tmp_179

]]></Node>
<StgValue><ssdm name="and_ln412_79"/></StgValue>
</operation>

<operation id="1850" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="36" op_0_bw="1">
<![CDATA[
.split:1020 %zext_ln415_79 = zext i1 %and_ln412_79

]]></Node>
<StgValue><ssdm name="zext_ln415_79"/></StgValue>
</operation>

<operation id="1851" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1021 %add_ln415_79 = add i36 %trunc_ln717_77, i36 %zext_ln415_79

]]></Node>
<StgValue><ssdm name="add_ln415_79"/></StgValue>
</operation>

<operation id="1852" st_id="69" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1025 %mul_ln1171_80 = mul i54 %sext_ln1171_80, i54 %zext_ln1171_65_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_80"/></StgValue>
</operation>

<operation id="1853" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="18" op_0_bw="54">
<![CDATA[
.split:1032 %trunc_ln727_80 = trunc i54 %mul_ln1171_80

]]></Node>
<StgValue><ssdm name="trunc_ln727_80"/></StgValue>
</operation>

<operation id="1854" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="54" op_0_bw="19">
<![CDATA[
.split:1040 %sext_ln1171_81 = sext i19 %firstDense_f_V_4_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_81"/></StgValue>
</operation>

<operation id="1855" st_id="69" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1041 %mul_ln1171_81 = mul i54 %sext_ln1171_81, i54 %zext_ln1171_66_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_81"/></StgValue>
</operation>

<operation id="1856" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="19" op_0_bw="4">
<![CDATA[
.split:1055 %firstDense_f_V_4_3_load = load i4 %firstDense_f_V_4_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_3_load"/></StgValue>
</operation>

<operation id="1857" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1070 %firstDense_f_V_4_4_addr = getelementptr i19 %firstDense_f_V_4_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_4_addr"/></StgValue>
</operation>

<operation id="1858" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="19" op_0_bw="4">
<![CDATA[
.split:1071 %firstDense_f_V_4_4_load = load i4 %firstDense_f_V_4_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_4_load"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1859" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1026 %shl_ln737_78 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_79, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_78"/></StgValue>
</operation>

<operation id="1860" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="55" op_0_bw="54">
<![CDATA[
.split:1027 %sext_ln1245_42 = sext i54 %mul_ln1171_80

]]></Node>
<StgValue><ssdm name="sext_ln1245_42"/></StgValue>
</operation>

<operation id="1861" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1028 %add_ln1245_80 = add i55 %shl_ln737_78, i55 %sext_ln1245_42

]]></Node>
<StgValue><ssdm name="add_ln1245_80"/></StgValue>
</operation>

<operation id="1862" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1029 %trunc_ln717_78 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_80, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_78"/></StgValue>
</operation>

<operation id="1863" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1030 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_80, i32 19

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1864" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1031 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_80, i32 18

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1865" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1033 %icmp_ln727_80 = icmp_ne  i18 %trunc_ln727_80, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_80"/></StgValue>
</operation>

<operation id="1866" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1034 %or_ln412_80 = or i1 %tmp_180, i1 %icmp_ln727_80

]]></Node>
<StgValue><ssdm name="or_ln412_80"/></StgValue>
</operation>

<operation id="1867" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1035 %and_ln412_80 = and i1 %or_ln412_80, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="and_ln412_80"/></StgValue>
</operation>

<operation id="1868" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="36" op_0_bw="1">
<![CDATA[
.split:1036 %zext_ln415_80 = zext i1 %and_ln412_80

]]></Node>
<StgValue><ssdm name="zext_ln415_80"/></StgValue>
</operation>

<operation id="1869" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1037 %add_ln415_80 = add i36 %trunc_ln717_78, i36 %zext_ln415_80

]]></Node>
<StgValue><ssdm name="add_ln415_80"/></StgValue>
</operation>

<operation id="1870" st_id="70" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1041 %mul_ln1171_81 = mul i54 %sext_ln1171_81, i54 %zext_ln1171_66_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_81"/></StgValue>
</operation>

<operation id="1871" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="18" op_0_bw="54">
<![CDATA[
.split:1048 %trunc_ln727_81 = trunc i54 %mul_ln1171_81

]]></Node>
<StgValue><ssdm name="trunc_ln727_81"/></StgValue>
</operation>

<operation id="1872" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="54" op_0_bw="19">
<![CDATA[
.split:1056 %sext_ln1171_82 = sext i19 %firstDense_f_V_4_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_82"/></StgValue>
</operation>

<operation id="1873" st_id="70" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1057 %mul_ln1171_82 = mul i54 %sext_ln1171_82, i54 %zext_ln1171_67_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_82"/></StgValue>
</operation>

<operation id="1874" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="19" op_0_bw="4">
<![CDATA[
.split:1071 %firstDense_f_V_4_4_load = load i4 %firstDense_f_V_4_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_4_load"/></StgValue>
</operation>

<operation id="1875" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1086 %firstDense_f_V_4_5_addr = getelementptr i20 %firstDense_f_V_4_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_5_addr"/></StgValue>
</operation>

<operation id="1876" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="20" op_0_bw="4">
<![CDATA[
.split:1087 %firstDense_f_V_4_5_load = load i4 %firstDense_f_V_4_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_5_load"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1877" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1042 %shl_ln737_79 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_80, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_79"/></StgValue>
</operation>

<operation id="1878" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="55" op_0_bw="54">
<![CDATA[
.split:1043 %sext_ln1245_43 = sext i54 %mul_ln1171_81

]]></Node>
<StgValue><ssdm name="sext_ln1245_43"/></StgValue>
</operation>

<operation id="1879" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1044 %add_ln1245_81 = add i55 %shl_ln737_79, i55 %sext_ln1245_43

]]></Node>
<StgValue><ssdm name="add_ln1245_81"/></StgValue>
</operation>

<operation id="1880" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1045 %trunc_ln717_79 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_81, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_79"/></StgValue>
</operation>

<operation id="1881" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1046 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_81, i32 19

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1882" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1047 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_81, i32 18

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1883" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1049 %icmp_ln727_81 = icmp_ne  i18 %trunc_ln727_81, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_81"/></StgValue>
</operation>

<operation id="1884" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1050 %or_ln412_81 = or i1 %tmp_182, i1 %icmp_ln727_81

]]></Node>
<StgValue><ssdm name="or_ln412_81"/></StgValue>
</operation>

<operation id="1885" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1051 %and_ln412_81 = and i1 %or_ln412_81, i1 %tmp_183

]]></Node>
<StgValue><ssdm name="and_ln412_81"/></StgValue>
</operation>

<operation id="1886" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="36" op_0_bw="1">
<![CDATA[
.split:1052 %zext_ln415_81 = zext i1 %and_ln412_81

]]></Node>
<StgValue><ssdm name="zext_ln415_81"/></StgValue>
</operation>

<operation id="1887" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1053 %add_ln415_81 = add i36 %trunc_ln717_79, i36 %zext_ln415_81

]]></Node>
<StgValue><ssdm name="add_ln415_81"/></StgValue>
</operation>

<operation id="1888" st_id="71" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1057 %mul_ln1171_82 = mul i54 %sext_ln1171_82, i54 %zext_ln1171_67_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_82"/></StgValue>
</operation>

<operation id="1889" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="18" op_0_bw="54">
<![CDATA[
.split:1064 %trunc_ln727_82 = trunc i54 %mul_ln1171_82

]]></Node>
<StgValue><ssdm name="trunc_ln727_82"/></StgValue>
</operation>

<operation id="1890" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="54" op_0_bw="19">
<![CDATA[
.split:1072 %sext_ln1171_83 = sext i19 %firstDense_f_V_4_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_83"/></StgValue>
</operation>

<operation id="1891" st_id="71" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1073 %mul_ln1171_83 = mul i54 %sext_ln1171_83, i54 %zext_ln1171_68_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_83"/></StgValue>
</operation>

<operation id="1892" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="20" op_0_bw="4">
<![CDATA[
.split:1087 %firstDense_f_V_4_5_load = load i4 %firstDense_f_V_4_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_5_load"/></StgValue>
</operation>

<operation id="1893" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1101 %firstDense_f_V_4_6_addr = getelementptr i19 %firstDense_f_V_4_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_6_addr"/></StgValue>
</operation>

<operation id="1894" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="19" op_0_bw="4">
<![CDATA[
.split:1102 %firstDense_f_V_4_6_load = load i4 %firstDense_f_V_4_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_6_load"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1895" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1058 %shl_ln737_80 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_81, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_80"/></StgValue>
</operation>

<operation id="1896" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="55" op_0_bw="54">
<![CDATA[
.split:1059 %sext_ln1245_44 = sext i54 %mul_ln1171_82

]]></Node>
<StgValue><ssdm name="sext_ln1245_44"/></StgValue>
</operation>

<operation id="1897" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1060 %add_ln1245_82 = add i55 %shl_ln737_80, i55 %sext_ln1245_44

]]></Node>
<StgValue><ssdm name="add_ln1245_82"/></StgValue>
</operation>

<operation id="1898" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1061 %trunc_ln717_80 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_82, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_80"/></StgValue>
</operation>

<operation id="1899" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1062 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_82, i32 19

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1900" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1063 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_82, i32 18

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1901" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1065 %icmp_ln727_82 = icmp_ne  i18 %trunc_ln727_82, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_82"/></StgValue>
</operation>

<operation id="1902" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1066 %or_ln412_82 = or i1 %tmp_184, i1 %icmp_ln727_82

]]></Node>
<StgValue><ssdm name="or_ln412_82"/></StgValue>
</operation>

<operation id="1903" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1067 %and_ln412_82 = and i1 %or_ln412_82, i1 %tmp_185

]]></Node>
<StgValue><ssdm name="and_ln412_82"/></StgValue>
</operation>

<operation id="1904" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="36" op_0_bw="1">
<![CDATA[
.split:1068 %zext_ln415_82 = zext i1 %and_ln412_82

]]></Node>
<StgValue><ssdm name="zext_ln415_82"/></StgValue>
</operation>

<operation id="1905" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1069 %add_ln415_82 = add i36 %trunc_ln717_80, i36 %zext_ln415_82

]]></Node>
<StgValue><ssdm name="add_ln415_82"/></StgValue>
</operation>

<operation id="1906" st_id="72" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1073 %mul_ln1171_83 = mul i54 %sext_ln1171_83, i54 %zext_ln1171_68_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_83"/></StgValue>
</operation>

<operation id="1907" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="18" op_0_bw="54">
<![CDATA[
.split:1080 %trunc_ln727_83 = trunc i54 %mul_ln1171_83

]]></Node>
<StgValue><ssdm name="trunc_ln727_83"/></StgValue>
</operation>

<operation id="1908" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="55" op_0_bw="20">
<![CDATA[
.split:1088 %sext_ln1171_84 = sext i20 %firstDense_f_V_4_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_84"/></StgValue>
</operation>

<operation id="1909" st_id="72" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1089 %mul_ln1171_84 = mul i55 %sext_ln1171_84, i55 %zext_ln1171_69_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_84"/></StgValue>
</operation>

<operation id="1910" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="19" op_0_bw="4">
<![CDATA[
.split:1102 %firstDense_f_V_4_6_load = load i4 %firstDense_f_V_4_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_6_load"/></StgValue>
</operation>

<operation id="1911" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1117 %firstDense_f_V_4_7_addr = getelementptr i19 %firstDense_f_V_4_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_7_addr"/></StgValue>
</operation>

<operation id="1912" st_id="72" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="19" op_0_bw="4">
<![CDATA[
.split:1118 %firstDense_f_V_4_7_load = load i4 %firstDense_f_V_4_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_7_load"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1913" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1074 %shl_ln737_81 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_82, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_81"/></StgValue>
</operation>

<operation id="1914" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="55" op_0_bw="54">
<![CDATA[
.split:1075 %sext_ln1245_45 = sext i54 %mul_ln1171_83

]]></Node>
<StgValue><ssdm name="sext_ln1245_45"/></StgValue>
</operation>

<operation id="1915" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1076 %add_ln1245_83 = add i55 %shl_ln737_81, i55 %sext_ln1245_45

]]></Node>
<StgValue><ssdm name="add_ln1245_83"/></StgValue>
</operation>

<operation id="1916" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1077 %trunc_ln717_81 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_83, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_81"/></StgValue>
</operation>

<operation id="1917" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1078 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_83, i32 19

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1918" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1079 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_83, i32 18

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1919" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1081 %icmp_ln727_83 = icmp_ne  i18 %trunc_ln727_83, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_83"/></StgValue>
</operation>

<operation id="1920" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1082 %or_ln412_83 = or i1 %tmp_186, i1 %icmp_ln727_83

]]></Node>
<StgValue><ssdm name="or_ln412_83"/></StgValue>
</operation>

<operation id="1921" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1083 %and_ln412_83 = and i1 %or_ln412_83, i1 %tmp_187

]]></Node>
<StgValue><ssdm name="and_ln412_83"/></StgValue>
</operation>

<operation id="1922" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="36" op_0_bw="1">
<![CDATA[
.split:1084 %zext_ln415_83 = zext i1 %and_ln412_83

]]></Node>
<StgValue><ssdm name="zext_ln415_83"/></StgValue>
</operation>

<operation id="1923" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1085 %add_ln415_83 = add i36 %trunc_ln717_81, i36 %zext_ln415_83

]]></Node>
<StgValue><ssdm name="add_ln415_83"/></StgValue>
</operation>

<operation id="1924" st_id="73" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1089 %mul_ln1171_84 = mul i55 %sext_ln1171_84, i55 %zext_ln1171_69_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_84"/></StgValue>
</operation>

<operation id="1925" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="18" op_0_bw="55">
<![CDATA[
.split:1095 %trunc_ln727_84 = trunc i55 %mul_ln1171_84

]]></Node>
<StgValue><ssdm name="trunc_ln727_84"/></StgValue>
</operation>

<operation id="1926" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="54" op_0_bw="19">
<![CDATA[
.split:1103 %sext_ln1171_85 = sext i19 %firstDense_f_V_4_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_85"/></StgValue>
</operation>

<operation id="1927" st_id="73" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1104 %mul_ln1171_85 = mul i54 %sext_ln1171_85, i54 %zext_ln1171_70_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_85"/></StgValue>
</operation>

<operation id="1928" st_id="73" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="19" op_0_bw="4">
<![CDATA[
.split:1118 %firstDense_f_V_4_7_load = load i4 %firstDense_f_V_4_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_7_load"/></StgValue>
</operation>

<operation id="1929" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1133 %firstDense_f_V_4_8_addr = getelementptr i19 %firstDense_f_V_4_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_8_addr"/></StgValue>
</operation>

<operation id="1930" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="19" op_0_bw="4">
<![CDATA[
.split:1134 %firstDense_f_V_4_8_load = load i4 %firstDense_f_V_4_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_8_load"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1931" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1090 %shl_ln737_82 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_83, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_82"/></StgValue>
</operation>

<operation id="1932" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1091 %add_ln1245_84 = add i55 %shl_ln737_82, i55 %mul_ln1171_84

]]></Node>
<StgValue><ssdm name="add_ln1245_84"/></StgValue>
</operation>

<operation id="1933" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1092 %trunc_ln717_82 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_84, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_82"/></StgValue>
</operation>

<operation id="1934" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1093 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_84, i32 19

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1935" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1094 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_84, i32 18

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1936" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1096 %icmp_ln727_84 = icmp_ne  i18 %trunc_ln727_84, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_84"/></StgValue>
</operation>

<operation id="1937" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1097 %or_ln412_84 = or i1 %tmp_188, i1 %icmp_ln727_84

]]></Node>
<StgValue><ssdm name="or_ln412_84"/></StgValue>
</operation>

<operation id="1938" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1098 %and_ln412_84 = and i1 %or_ln412_84, i1 %tmp_189

]]></Node>
<StgValue><ssdm name="and_ln412_84"/></StgValue>
</operation>

<operation id="1939" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="36" op_0_bw="1">
<![CDATA[
.split:1099 %zext_ln415_84 = zext i1 %and_ln412_84

]]></Node>
<StgValue><ssdm name="zext_ln415_84"/></StgValue>
</operation>

<operation id="1940" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1100 %add_ln415_84 = add i36 %trunc_ln717_82, i36 %zext_ln415_84

]]></Node>
<StgValue><ssdm name="add_ln415_84"/></StgValue>
</operation>

<operation id="1941" st_id="74" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1104 %mul_ln1171_85 = mul i54 %sext_ln1171_85, i54 %zext_ln1171_70_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_85"/></StgValue>
</operation>

<operation id="1942" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="18" op_0_bw="54">
<![CDATA[
.split:1111 %trunc_ln727_85 = trunc i54 %mul_ln1171_85

]]></Node>
<StgValue><ssdm name="trunc_ln727_85"/></StgValue>
</operation>

<operation id="1943" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="54" op_0_bw="19">
<![CDATA[
.split:1119 %sext_ln1171_86 = sext i19 %firstDense_f_V_4_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_86"/></StgValue>
</operation>

<operation id="1944" st_id="74" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1120 %mul_ln1171_86 = mul i54 %sext_ln1171_86, i54 %zext_ln1171_71_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_86"/></StgValue>
</operation>

<operation id="1945" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="19" op_0_bw="4">
<![CDATA[
.split:1134 %firstDense_f_V_4_8_load = load i4 %firstDense_f_V_4_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_8_load"/></StgValue>
</operation>

<operation id="1946" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1149 %firstDense_f_V_4_9_addr = getelementptr i19 %firstDense_f_V_4_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_9_addr"/></StgValue>
</operation>

<operation id="1947" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="19" op_0_bw="4">
<![CDATA[
.split:1150 %firstDense_f_V_4_9_load = load i4 %firstDense_f_V_4_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_9_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1948" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1105 %shl_ln737_83 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_84, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_83"/></StgValue>
</operation>

<operation id="1949" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="55" op_0_bw="54">
<![CDATA[
.split:1106 %sext_ln1245_46 = sext i54 %mul_ln1171_85

]]></Node>
<StgValue><ssdm name="sext_ln1245_46"/></StgValue>
</operation>

<operation id="1950" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1107 %add_ln1245_85 = add i55 %shl_ln737_83, i55 %sext_ln1245_46

]]></Node>
<StgValue><ssdm name="add_ln1245_85"/></StgValue>
</operation>

<operation id="1951" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1108 %trunc_ln717_83 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_85, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_83"/></StgValue>
</operation>

<operation id="1952" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1109 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_85, i32 19

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1953" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1110 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_85, i32 18

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1954" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1112 %icmp_ln727_85 = icmp_ne  i18 %trunc_ln727_85, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_85"/></StgValue>
</operation>

<operation id="1955" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1113 %or_ln412_85 = or i1 %tmp_190, i1 %icmp_ln727_85

]]></Node>
<StgValue><ssdm name="or_ln412_85"/></StgValue>
</operation>

<operation id="1956" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1114 %and_ln412_85 = and i1 %or_ln412_85, i1 %tmp_191

]]></Node>
<StgValue><ssdm name="and_ln412_85"/></StgValue>
</operation>

<operation id="1957" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="36" op_0_bw="1">
<![CDATA[
.split:1115 %zext_ln415_85 = zext i1 %and_ln412_85

]]></Node>
<StgValue><ssdm name="zext_ln415_85"/></StgValue>
</operation>

<operation id="1958" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1116 %add_ln415_85 = add i36 %trunc_ln717_83, i36 %zext_ln415_85

]]></Node>
<StgValue><ssdm name="add_ln415_85"/></StgValue>
</operation>

<operation id="1959" st_id="75" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1120 %mul_ln1171_86 = mul i54 %sext_ln1171_86, i54 %zext_ln1171_71_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_86"/></StgValue>
</operation>

<operation id="1960" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="18" op_0_bw="54">
<![CDATA[
.split:1127 %trunc_ln727_86 = trunc i54 %mul_ln1171_86

]]></Node>
<StgValue><ssdm name="trunc_ln727_86"/></StgValue>
</operation>

<operation id="1961" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="54" op_0_bw="19">
<![CDATA[
.split:1135 %sext_ln1171_87 = sext i19 %firstDense_f_V_4_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_87"/></StgValue>
</operation>

<operation id="1962" st_id="75" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1136 %mul_ln1171_87 = mul i54 %sext_ln1171_87, i54 %zext_ln1171_72_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_87"/></StgValue>
</operation>

<operation id="1963" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="19" op_0_bw="4">
<![CDATA[
.split:1150 %firstDense_f_V_4_9_load = load i4 %firstDense_f_V_4_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_9_load"/></StgValue>
</operation>

<operation id="1964" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1165 %firstDense_f_V_4_10_addr = getelementptr i19 %firstDense_f_V_4_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_10_addr"/></StgValue>
</operation>

<operation id="1965" st_id="75" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="19" op_0_bw="4">
<![CDATA[
.split:1166 %firstDense_f_V_4_10_load = load i4 %firstDense_f_V_4_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_10_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1966" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1121 %shl_ln737_84 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_85, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_84"/></StgValue>
</operation>

<operation id="1967" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="55" op_0_bw="54">
<![CDATA[
.split:1122 %sext_ln1245_47 = sext i54 %mul_ln1171_86

]]></Node>
<StgValue><ssdm name="sext_ln1245_47"/></StgValue>
</operation>

<operation id="1968" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1123 %add_ln1245_86 = add i55 %shl_ln737_84, i55 %sext_ln1245_47

]]></Node>
<StgValue><ssdm name="add_ln1245_86"/></StgValue>
</operation>

<operation id="1969" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1124 %trunc_ln717_84 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_86, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_84"/></StgValue>
</operation>

<operation id="1970" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1125 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_86, i32 19

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1971" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1126 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_86, i32 18

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1972" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1128 %icmp_ln727_86 = icmp_ne  i18 %trunc_ln727_86, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_86"/></StgValue>
</operation>

<operation id="1973" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1129 %or_ln412_86 = or i1 %tmp_192, i1 %icmp_ln727_86

]]></Node>
<StgValue><ssdm name="or_ln412_86"/></StgValue>
</operation>

<operation id="1974" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1130 %and_ln412_86 = and i1 %or_ln412_86, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="and_ln412_86"/></StgValue>
</operation>

<operation id="1975" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="36" op_0_bw="1">
<![CDATA[
.split:1131 %zext_ln415_86 = zext i1 %and_ln412_86

]]></Node>
<StgValue><ssdm name="zext_ln415_86"/></StgValue>
</operation>

<operation id="1976" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1132 %add_ln415_86 = add i36 %trunc_ln717_84, i36 %zext_ln415_86

]]></Node>
<StgValue><ssdm name="add_ln415_86"/></StgValue>
</operation>

<operation id="1977" st_id="76" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1136 %mul_ln1171_87 = mul i54 %sext_ln1171_87, i54 %zext_ln1171_72_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_87"/></StgValue>
</operation>

<operation id="1978" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="18" op_0_bw="54">
<![CDATA[
.split:1143 %trunc_ln727_87 = trunc i54 %mul_ln1171_87

]]></Node>
<StgValue><ssdm name="trunc_ln727_87"/></StgValue>
</operation>

<operation id="1979" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="54" op_0_bw="19">
<![CDATA[
.split:1151 %sext_ln1171_88 = sext i19 %firstDense_f_V_4_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_88"/></StgValue>
</operation>

<operation id="1980" st_id="76" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1152 %mul_ln1171_88 = mul i54 %sext_ln1171_88, i54 %zext_ln1171_73_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_88"/></StgValue>
</operation>

<operation id="1981" st_id="76" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="19" op_0_bw="4">
<![CDATA[
.split:1166 %firstDense_f_V_4_10_load = load i4 %firstDense_f_V_4_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_10_load"/></StgValue>
</operation>

<operation id="1982" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1181 %firstDense_f_V_4_11_addr = getelementptr i19 %firstDense_f_V_4_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_11_addr"/></StgValue>
</operation>

<operation id="1983" st_id="76" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="19" op_0_bw="4">
<![CDATA[
.split:1182 %firstDense_f_V_4_11_load = load i4 %firstDense_f_V_4_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_11_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1984" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1137 %shl_ln737_85 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_86, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_85"/></StgValue>
</operation>

<operation id="1985" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="55" op_0_bw="54">
<![CDATA[
.split:1138 %sext_ln1245_48 = sext i54 %mul_ln1171_87

]]></Node>
<StgValue><ssdm name="sext_ln1245_48"/></StgValue>
</operation>

<operation id="1986" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1139 %add_ln1245_87 = add i55 %shl_ln737_85, i55 %sext_ln1245_48

]]></Node>
<StgValue><ssdm name="add_ln1245_87"/></StgValue>
</operation>

<operation id="1987" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1140 %trunc_ln717_85 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_87, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_85"/></StgValue>
</operation>

<operation id="1988" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1141 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_87, i32 19

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1989" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1142 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_87, i32 18

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1990" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1144 %icmp_ln727_87 = icmp_ne  i18 %trunc_ln727_87, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_87"/></StgValue>
</operation>

<operation id="1991" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1145 %or_ln412_87 = or i1 %tmp_194, i1 %icmp_ln727_87

]]></Node>
<StgValue><ssdm name="or_ln412_87"/></StgValue>
</operation>

<operation id="1992" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1146 %and_ln412_87 = and i1 %or_ln412_87, i1 %tmp_195

]]></Node>
<StgValue><ssdm name="and_ln412_87"/></StgValue>
</operation>

<operation id="1993" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="36" op_0_bw="1">
<![CDATA[
.split:1147 %zext_ln415_87 = zext i1 %and_ln412_87

]]></Node>
<StgValue><ssdm name="zext_ln415_87"/></StgValue>
</operation>

<operation id="1994" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1148 %add_ln415_87 = add i36 %trunc_ln717_85, i36 %zext_ln415_87

]]></Node>
<StgValue><ssdm name="add_ln415_87"/></StgValue>
</operation>

<operation id="1995" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1152 %mul_ln1171_88 = mul i54 %sext_ln1171_88, i54 %zext_ln1171_73_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_88"/></StgValue>
</operation>

<operation id="1996" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="18" op_0_bw="54">
<![CDATA[
.split:1159 %trunc_ln727_88 = trunc i54 %mul_ln1171_88

]]></Node>
<StgValue><ssdm name="trunc_ln727_88"/></StgValue>
</operation>

<operation id="1997" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="54" op_0_bw="19">
<![CDATA[
.split:1167 %sext_ln1171_89 = sext i19 %firstDense_f_V_4_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_89"/></StgValue>
</operation>

<operation id="1998" st_id="77" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1168 %mul_ln1171_89 = mul i54 %sext_ln1171_89, i54 %zext_ln1171_74_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_89"/></StgValue>
</operation>

<operation id="1999" st_id="77" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="19" op_0_bw="4">
<![CDATA[
.split:1182 %firstDense_f_V_4_11_load = load i4 %firstDense_f_V_4_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_11_load"/></StgValue>
</operation>

<operation id="2000" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1197 %firstDense_f_V_4_12_addr = getelementptr i20 %firstDense_f_V_4_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_12_addr"/></StgValue>
</operation>

<operation id="2001" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="20" op_0_bw="4">
<![CDATA[
.split:1198 %firstDense_f_V_4_12_load = load i4 %firstDense_f_V_4_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_12_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2002" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1153 %shl_ln737_86 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_87, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_86"/></StgValue>
</operation>

<operation id="2003" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="55" op_0_bw="54">
<![CDATA[
.split:1154 %sext_ln1245_49 = sext i54 %mul_ln1171_88

]]></Node>
<StgValue><ssdm name="sext_ln1245_49"/></StgValue>
</operation>

<operation id="2004" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1155 %add_ln1245_88 = add i55 %shl_ln737_86, i55 %sext_ln1245_49

]]></Node>
<StgValue><ssdm name="add_ln1245_88"/></StgValue>
</operation>

<operation id="2005" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1156 %trunc_ln717_86 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_88, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_86"/></StgValue>
</operation>

<operation id="2006" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1157 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_88, i32 19

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2007" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1158 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_88, i32 18

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2008" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1160 %icmp_ln727_88 = icmp_ne  i18 %trunc_ln727_88, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_88"/></StgValue>
</operation>

<operation id="2009" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1161 %or_ln412_88 = or i1 %tmp_196, i1 %icmp_ln727_88

]]></Node>
<StgValue><ssdm name="or_ln412_88"/></StgValue>
</operation>

<operation id="2010" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1162 %and_ln412_88 = and i1 %or_ln412_88, i1 %tmp_197

]]></Node>
<StgValue><ssdm name="and_ln412_88"/></StgValue>
</operation>

<operation id="2011" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="36" op_0_bw="1">
<![CDATA[
.split:1163 %zext_ln415_88 = zext i1 %and_ln412_88

]]></Node>
<StgValue><ssdm name="zext_ln415_88"/></StgValue>
</operation>

<operation id="2012" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1164 %add_ln415_88 = add i36 %trunc_ln717_86, i36 %zext_ln415_88

]]></Node>
<StgValue><ssdm name="add_ln415_88"/></StgValue>
</operation>

<operation id="2013" st_id="78" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1168 %mul_ln1171_89 = mul i54 %sext_ln1171_89, i54 %zext_ln1171_74_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_89"/></StgValue>
</operation>

<operation id="2014" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="18" op_0_bw="54">
<![CDATA[
.split:1175 %trunc_ln727_89 = trunc i54 %mul_ln1171_89

]]></Node>
<StgValue><ssdm name="trunc_ln727_89"/></StgValue>
</operation>

<operation id="2015" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="54" op_0_bw="19">
<![CDATA[
.split:1183 %sext_ln1171_90 = sext i19 %firstDense_f_V_4_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_90"/></StgValue>
</operation>

<operation id="2016" st_id="78" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1184 %mul_ln1171_90 = mul i54 %sext_ln1171_90, i54 %zext_ln1171_75_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_90"/></StgValue>
</operation>

<operation id="2017" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="20" op_0_bw="4">
<![CDATA[
.split:1198 %firstDense_f_V_4_12_load = load i4 %firstDense_f_V_4_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_12_load"/></StgValue>
</operation>

<operation id="2018" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1212 %firstDense_f_V_4_13_addr = getelementptr i19 %firstDense_f_V_4_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_13_addr"/></StgValue>
</operation>

<operation id="2019" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="19" op_0_bw="4">
<![CDATA[
.split:1213 %firstDense_f_V_4_13_load = load i4 %firstDense_f_V_4_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_13_load"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2020" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1169 %shl_ln737_87 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_88, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_87"/></StgValue>
</operation>

<operation id="2021" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="55" op_0_bw="54">
<![CDATA[
.split:1170 %sext_ln1245_50 = sext i54 %mul_ln1171_89

]]></Node>
<StgValue><ssdm name="sext_ln1245_50"/></StgValue>
</operation>

<operation id="2022" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1171 %add_ln1245_89 = add i55 %shl_ln737_87, i55 %sext_ln1245_50

]]></Node>
<StgValue><ssdm name="add_ln1245_89"/></StgValue>
</operation>

<operation id="2023" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1172 %trunc_ln717_87 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_89, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_87"/></StgValue>
</operation>

<operation id="2024" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1173 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_89, i32 19

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2025" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1174 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_89, i32 18

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2026" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1176 %icmp_ln727_89 = icmp_ne  i18 %trunc_ln727_89, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_89"/></StgValue>
</operation>

<operation id="2027" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1177 %or_ln412_89 = or i1 %tmp_198, i1 %icmp_ln727_89

]]></Node>
<StgValue><ssdm name="or_ln412_89"/></StgValue>
</operation>

<operation id="2028" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1178 %and_ln412_89 = and i1 %or_ln412_89, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="and_ln412_89"/></StgValue>
</operation>

<operation id="2029" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="36" op_0_bw="1">
<![CDATA[
.split:1179 %zext_ln415_89 = zext i1 %and_ln412_89

]]></Node>
<StgValue><ssdm name="zext_ln415_89"/></StgValue>
</operation>

<operation id="2030" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1180 %add_ln415_89 = add i36 %trunc_ln717_87, i36 %zext_ln415_89

]]></Node>
<StgValue><ssdm name="add_ln415_89"/></StgValue>
</operation>

<operation id="2031" st_id="79" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1184 %mul_ln1171_90 = mul i54 %sext_ln1171_90, i54 %zext_ln1171_75_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_90"/></StgValue>
</operation>

<operation id="2032" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="18" op_0_bw="54">
<![CDATA[
.split:1191 %trunc_ln727_90 = trunc i54 %mul_ln1171_90

]]></Node>
<StgValue><ssdm name="trunc_ln727_90"/></StgValue>
</operation>

<operation id="2033" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="55" op_0_bw="20">
<![CDATA[
.split:1199 %sext_ln1171_91 = sext i20 %firstDense_f_V_4_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_91"/></StgValue>
</operation>

<operation id="2034" st_id="79" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1200 %mul_ln1171_91 = mul i55 %sext_ln1171_91, i55 %zext_ln1171_76_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_91"/></StgValue>
</operation>

<operation id="2035" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="19" op_0_bw="4">
<![CDATA[
.split:1213 %firstDense_f_V_4_13_load = load i4 %firstDense_f_V_4_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_13_load"/></StgValue>
</operation>

<operation id="2036" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1228 %firstDense_f_V_4_14_addr = getelementptr i19 %firstDense_f_V_4_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_14_addr"/></StgValue>
</operation>

<operation id="2037" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="19" op_0_bw="4">
<![CDATA[
.split:1229 %firstDense_f_V_4_14_load = load i4 %firstDense_f_V_4_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_14_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="2038" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1185 %shl_ln737_88 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_89, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_88"/></StgValue>
</operation>

<operation id="2039" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="55" op_0_bw="54">
<![CDATA[
.split:1186 %sext_ln1245_51 = sext i54 %mul_ln1171_90

]]></Node>
<StgValue><ssdm name="sext_ln1245_51"/></StgValue>
</operation>

<operation id="2040" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1187 %add_ln1245_90 = add i55 %shl_ln737_88, i55 %sext_ln1245_51

]]></Node>
<StgValue><ssdm name="add_ln1245_90"/></StgValue>
</operation>

<operation id="2041" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1188 %trunc_ln717_88 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_90, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_88"/></StgValue>
</operation>

<operation id="2042" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1189 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_90, i32 19

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2043" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1190 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_90, i32 18

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2044" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1192 %icmp_ln727_90 = icmp_ne  i18 %trunc_ln727_90, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_90"/></StgValue>
</operation>

<operation id="2045" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1193 %or_ln412_90 = or i1 %tmp_200, i1 %icmp_ln727_90

]]></Node>
<StgValue><ssdm name="or_ln412_90"/></StgValue>
</operation>

<operation id="2046" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1194 %and_ln412_90 = and i1 %or_ln412_90, i1 %tmp_201

]]></Node>
<StgValue><ssdm name="and_ln412_90"/></StgValue>
</operation>

<operation id="2047" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="36" op_0_bw="1">
<![CDATA[
.split:1195 %zext_ln415_90 = zext i1 %and_ln412_90

]]></Node>
<StgValue><ssdm name="zext_ln415_90"/></StgValue>
</operation>

<operation id="2048" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1196 %add_ln415_90 = add i36 %trunc_ln717_88, i36 %zext_ln415_90

]]></Node>
<StgValue><ssdm name="add_ln415_90"/></StgValue>
</operation>

<operation id="2049" st_id="80" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1200 %mul_ln1171_91 = mul i55 %sext_ln1171_91, i55 %zext_ln1171_76_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_91"/></StgValue>
</operation>

<operation id="2050" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="18" op_0_bw="55">
<![CDATA[
.split:1206 %trunc_ln727_91 = trunc i55 %mul_ln1171_91

]]></Node>
<StgValue><ssdm name="trunc_ln727_91"/></StgValue>
</operation>

<operation id="2051" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="54" op_0_bw="19">
<![CDATA[
.split:1214 %sext_ln1171_92 = sext i19 %firstDense_f_V_4_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_92"/></StgValue>
</operation>

<operation id="2052" st_id="80" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1215 %mul_ln1171_92 = mul i54 %sext_ln1171_92, i54 %zext_ln1171_77_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_92"/></StgValue>
</operation>

<operation id="2053" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="19" op_0_bw="4">
<![CDATA[
.split:1229 %firstDense_f_V_4_14_load = load i4 %firstDense_f_V_4_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_14_load"/></StgValue>
</operation>

<operation id="2054" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1244 %firstDense_f_V_4_15_addr = getelementptr i19 %firstDense_f_V_4_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_15_addr"/></StgValue>
</operation>

<operation id="2055" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="19" op_0_bw="4">
<![CDATA[
.split:1245 %firstDense_f_V_4_15_load = load i4 %firstDense_f_V_4_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_15_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="2056" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1201 %shl_ln737_89 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_90, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_89"/></StgValue>
</operation>

<operation id="2057" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1202 %add_ln1245_91 = add i55 %shl_ln737_89, i55 %mul_ln1171_91

]]></Node>
<StgValue><ssdm name="add_ln1245_91"/></StgValue>
</operation>

<operation id="2058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1203 %trunc_ln717_89 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_91, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_89"/></StgValue>
</operation>

<operation id="2059" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1204 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_91, i32 19

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2060" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1205 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_91, i32 18

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2061" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1207 %icmp_ln727_91 = icmp_ne  i18 %trunc_ln727_91, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_91"/></StgValue>
</operation>

<operation id="2062" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1208 %or_ln412_91 = or i1 %tmp_202, i1 %icmp_ln727_91

]]></Node>
<StgValue><ssdm name="or_ln412_91"/></StgValue>
</operation>

<operation id="2063" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1209 %and_ln412_91 = and i1 %or_ln412_91, i1 %tmp_203

]]></Node>
<StgValue><ssdm name="and_ln412_91"/></StgValue>
</operation>

<operation id="2064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="36" op_0_bw="1">
<![CDATA[
.split:1210 %zext_ln415_91 = zext i1 %and_ln412_91

]]></Node>
<StgValue><ssdm name="zext_ln415_91"/></StgValue>
</operation>

<operation id="2065" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1211 %add_ln415_91 = add i36 %trunc_ln717_89, i36 %zext_ln415_91

]]></Node>
<StgValue><ssdm name="add_ln415_91"/></StgValue>
</operation>

<operation id="2066" st_id="81" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1215 %mul_ln1171_92 = mul i54 %sext_ln1171_92, i54 %zext_ln1171_77_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_92"/></StgValue>
</operation>

<operation id="2067" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="18" op_0_bw="54">
<![CDATA[
.split:1222 %trunc_ln727_92 = trunc i54 %mul_ln1171_92

]]></Node>
<StgValue><ssdm name="trunc_ln727_92"/></StgValue>
</operation>

<operation id="2068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="54" op_0_bw="19">
<![CDATA[
.split:1230 %sext_ln1171_93 = sext i19 %firstDense_f_V_4_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_93"/></StgValue>
</operation>

<operation id="2069" st_id="81" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1231 %mul_ln1171_93 = mul i54 %sext_ln1171_93, i54 %zext_ln1171_78_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_93"/></StgValue>
</operation>

<operation id="2070" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="19" op_0_bw="4">
<![CDATA[
.split:1245 %firstDense_f_V_4_15_load = load i4 %firstDense_f_V_4_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_4_15_load"/></StgValue>
</operation>

<operation id="2071" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1260 %firstDense_f_V_5_0_addr = getelementptr i19 %firstDense_f_V_5_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_0_addr"/></StgValue>
</operation>

<operation id="2072" st_id="81" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="19" op_0_bw="4">
<![CDATA[
.split:1261 %firstDense_f_V_5_0_load = load i4 %firstDense_f_V_5_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_0_load"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="2073" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1216 %shl_ln737_90 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_91, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_90"/></StgValue>
</operation>

<operation id="2074" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="55" op_0_bw="54">
<![CDATA[
.split:1217 %sext_ln1245_52 = sext i54 %mul_ln1171_92

]]></Node>
<StgValue><ssdm name="sext_ln1245_52"/></StgValue>
</operation>

<operation id="2075" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1218 %add_ln1245_92 = add i55 %shl_ln737_90, i55 %sext_ln1245_52

]]></Node>
<StgValue><ssdm name="add_ln1245_92"/></StgValue>
</operation>

<operation id="2076" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1219 %trunc_ln717_90 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_92, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_90"/></StgValue>
</operation>

<operation id="2077" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1220 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_92, i32 19

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2078" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1221 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_92, i32 18

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2079" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1223 %icmp_ln727_92 = icmp_ne  i18 %trunc_ln727_92, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_92"/></StgValue>
</operation>

<operation id="2080" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1224 %or_ln412_92 = or i1 %tmp_204, i1 %icmp_ln727_92

]]></Node>
<StgValue><ssdm name="or_ln412_92"/></StgValue>
</operation>

<operation id="2081" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1225 %and_ln412_92 = and i1 %or_ln412_92, i1 %tmp_205

]]></Node>
<StgValue><ssdm name="and_ln412_92"/></StgValue>
</operation>

<operation id="2082" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="36" op_0_bw="1">
<![CDATA[
.split:1226 %zext_ln415_92 = zext i1 %and_ln412_92

]]></Node>
<StgValue><ssdm name="zext_ln415_92"/></StgValue>
</operation>

<operation id="2083" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1227 %add_ln415_92 = add i36 %trunc_ln717_90, i36 %zext_ln415_92

]]></Node>
<StgValue><ssdm name="add_ln415_92"/></StgValue>
</operation>

<operation id="2084" st_id="82" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1231 %mul_ln1171_93 = mul i54 %sext_ln1171_93, i54 %zext_ln1171_78_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_93"/></StgValue>
</operation>

<operation id="2085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="18" op_0_bw="54">
<![CDATA[
.split:1238 %trunc_ln727_93 = trunc i54 %mul_ln1171_93

]]></Node>
<StgValue><ssdm name="trunc_ln727_93"/></StgValue>
</operation>

<operation id="2086" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="54" op_0_bw="19">
<![CDATA[
.split:1246 %sext_ln1171_94 = sext i19 %firstDense_f_V_4_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_94"/></StgValue>
</operation>

<operation id="2087" st_id="82" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1247 %mul_ln1171_94 = mul i54 %sext_ln1171_94, i54 %zext_ln1171_79_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_94"/></StgValue>
</operation>

<operation id="2088" st_id="82" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="19" op_0_bw="4">
<![CDATA[
.split:1261 %firstDense_f_V_5_0_load = load i4 %firstDense_f_V_5_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_0_load"/></StgValue>
</operation>

<operation id="2089" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1276 %firstDense_f_V_5_1_addr = getelementptr i19 %firstDense_f_V_5_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_1_addr"/></StgValue>
</operation>

<operation id="2090" st_id="82" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="19" op_0_bw="4">
<![CDATA[
.split:1277 %firstDense_f_V_5_1_load = load i4 %firstDense_f_V_5_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_1_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="2091" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1232 %shl_ln737_91 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_92, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_91"/></StgValue>
</operation>

<operation id="2092" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="55" op_0_bw="54">
<![CDATA[
.split:1233 %sext_ln1245_53 = sext i54 %mul_ln1171_93

]]></Node>
<StgValue><ssdm name="sext_ln1245_53"/></StgValue>
</operation>

<operation id="2093" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1234 %add_ln1245_93 = add i55 %shl_ln737_91, i55 %sext_ln1245_53

]]></Node>
<StgValue><ssdm name="add_ln1245_93"/></StgValue>
</operation>

<operation id="2094" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1235 %trunc_ln717_91 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_93, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_91"/></StgValue>
</operation>

<operation id="2095" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1236 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_93, i32 19

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2096" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1237 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_93, i32 18

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2097" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1239 %icmp_ln727_93 = icmp_ne  i18 %trunc_ln727_93, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_93"/></StgValue>
</operation>

<operation id="2098" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1240 %or_ln412_93 = or i1 %tmp_206, i1 %icmp_ln727_93

]]></Node>
<StgValue><ssdm name="or_ln412_93"/></StgValue>
</operation>

<operation id="2099" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1241 %and_ln412_93 = and i1 %or_ln412_93, i1 %tmp_207

]]></Node>
<StgValue><ssdm name="and_ln412_93"/></StgValue>
</operation>

<operation id="2100" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="36" op_0_bw="1">
<![CDATA[
.split:1242 %zext_ln415_93 = zext i1 %and_ln412_93

]]></Node>
<StgValue><ssdm name="zext_ln415_93"/></StgValue>
</operation>

<operation id="2101" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1243 %add_ln415_93 = add i36 %trunc_ln717_91, i36 %zext_ln415_93

]]></Node>
<StgValue><ssdm name="add_ln415_93"/></StgValue>
</operation>

<operation id="2102" st_id="83" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1247 %mul_ln1171_94 = mul i54 %sext_ln1171_94, i54 %zext_ln1171_79_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_94"/></StgValue>
</operation>

<operation id="2103" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="18" op_0_bw="54">
<![CDATA[
.split:1254 %trunc_ln727_94 = trunc i54 %mul_ln1171_94

]]></Node>
<StgValue><ssdm name="trunc_ln727_94"/></StgValue>
</operation>

<operation id="2104" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="54" op_0_bw="19">
<![CDATA[
.split:1262 %sext_ln1171_95 = sext i19 %firstDense_f_V_5_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_95"/></StgValue>
</operation>

<operation id="2105" st_id="83" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1263 %mul_ln1171_95 = mul i54 %sext_ln1171_95, i54 %zext_ln1171_80_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_95"/></StgValue>
</operation>

<operation id="2106" st_id="83" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="19" op_0_bw="4">
<![CDATA[
.split:1277 %firstDense_f_V_5_1_load = load i4 %firstDense_f_V_5_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_1_load"/></StgValue>
</operation>

<operation id="2107" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1292 %firstDense_f_V_5_2_addr = getelementptr i19 %firstDense_f_V_5_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_2_addr"/></StgValue>
</operation>

<operation id="2108" st_id="83" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="19" op_0_bw="4">
<![CDATA[
.split:1293 %firstDense_f_V_5_2_load = load i4 %firstDense_f_V_5_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_2_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="2109" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1248 %shl_ln737_92 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_93, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_92"/></StgValue>
</operation>

<operation id="2110" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="55" op_0_bw="54">
<![CDATA[
.split:1249 %sext_ln1245_54 = sext i54 %mul_ln1171_94

]]></Node>
<StgValue><ssdm name="sext_ln1245_54"/></StgValue>
</operation>

<operation id="2111" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1250 %add_ln1245_94 = add i55 %shl_ln737_92, i55 %sext_ln1245_54

]]></Node>
<StgValue><ssdm name="add_ln1245_94"/></StgValue>
</operation>

<operation id="2112" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1251 %trunc_ln717_92 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_94, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_92"/></StgValue>
</operation>

<operation id="2113" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1252 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_94, i32 19

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2114" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1253 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_94, i32 18

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2115" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1255 %icmp_ln727_94 = icmp_ne  i18 %trunc_ln727_94, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_94"/></StgValue>
</operation>

<operation id="2116" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1256 %or_ln412_94 = or i1 %tmp_208, i1 %icmp_ln727_94

]]></Node>
<StgValue><ssdm name="or_ln412_94"/></StgValue>
</operation>

<operation id="2117" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1257 %and_ln412_94 = and i1 %or_ln412_94, i1 %tmp_209

]]></Node>
<StgValue><ssdm name="and_ln412_94"/></StgValue>
</operation>

<operation id="2118" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="36" op_0_bw="1">
<![CDATA[
.split:1258 %zext_ln415_94 = zext i1 %and_ln412_94

]]></Node>
<StgValue><ssdm name="zext_ln415_94"/></StgValue>
</operation>

<operation id="2119" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1259 %add_ln415_94 = add i36 %trunc_ln717_92, i36 %zext_ln415_94

]]></Node>
<StgValue><ssdm name="add_ln415_94"/></StgValue>
</operation>

<operation id="2120" st_id="84" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1263 %mul_ln1171_95 = mul i54 %sext_ln1171_95, i54 %zext_ln1171_80_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_95"/></StgValue>
</operation>

<operation id="2121" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="18" op_0_bw="54">
<![CDATA[
.split:1270 %trunc_ln727_95 = trunc i54 %mul_ln1171_95

]]></Node>
<StgValue><ssdm name="trunc_ln727_95"/></StgValue>
</operation>

<operation id="2122" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="54" op_0_bw="19">
<![CDATA[
.split:1278 %sext_ln1171_96 = sext i19 %firstDense_f_V_5_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_96"/></StgValue>
</operation>

<operation id="2123" st_id="84" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1279 %mul_ln1171_96 = mul i54 %sext_ln1171_96, i54 %zext_ln1171_81_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_96"/></StgValue>
</operation>

<operation id="2124" st_id="84" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="19" op_0_bw="4">
<![CDATA[
.split:1293 %firstDense_f_V_5_2_load = load i4 %firstDense_f_V_5_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_2_load"/></StgValue>
</operation>

<operation id="2125" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1308 %firstDense_f_V_5_3_addr = getelementptr i19 %firstDense_f_V_5_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_3_addr"/></StgValue>
</operation>

<operation id="2126" st_id="84" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="19" op_0_bw="4">
<![CDATA[
.split:1309 %firstDense_f_V_5_3_load = load i4 %firstDense_f_V_5_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_3_load"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="2127" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1264 %shl_ln737_93 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_94, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_93"/></StgValue>
</operation>

<operation id="2128" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="55" op_0_bw="54">
<![CDATA[
.split:1265 %sext_ln1245_55 = sext i54 %mul_ln1171_95

]]></Node>
<StgValue><ssdm name="sext_ln1245_55"/></StgValue>
</operation>

<operation id="2129" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1266 %add_ln1245_95 = add i55 %shl_ln737_93, i55 %sext_ln1245_55

]]></Node>
<StgValue><ssdm name="add_ln1245_95"/></StgValue>
</operation>

<operation id="2130" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1267 %trunc_ln717_93 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_95, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_93"/></StgValue>
</operation>

<operation id="2131" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1268 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_95, i32 19

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2132" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1269 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_95, i32 18

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2133" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1271 %icmp_ln727_95 = icmp_ne  i18 %trunc_ln727_95, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_95"/></StgValue>
</operation>

<operation id="2134" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1272 %or_ln412_95 = or i1 %tmp_210, i1 %icmp_ln727_95

]]></Node>
<StgValue><ssdm name="or_ln412_95"/></StgValue>
</operation>

<operation id="2135" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1273 %and_ln412_95 = and i1 %or_ln412_95, i1 %tmp_211

]]></Node>
<StgValue><ssdm name="and_ln412_95"/></StgValue>
</operation>

<operation id="2136" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="36" op_0_bw="1">
<![CDATA[
.split:1274 %zext_ln415_95 = zext i1 %and_ln412_95

]]></Node>
<StgValue><ssdm name="zext_ln415_95"/></StgValue>
</operation>

<operation id="2137" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1275 %add_ln415_95 = add i36 %trunc_ln717_93, i36 %zext_ln415_95

]]></Node>
<StgValue><ssdm name="add_ln415_95"/></StgValue>
</operation>

<operation id="2138" st_id="85" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1279 %mul_ln1171_96 = mul i54 %sext_ln1171_96, i54 %zext_ln1171_81_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_96"/></StgValue>
</operation>

<operation id="2139" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="18" op_0_bw="54">
<![CDATA[
.split:1286 %trunc_ln727_96 = trunc i54 %mul_ln1171_96

]]></Node>
<StgValue><ssdm name="trunc_ln727_96"/></StgValue>
</operation>

<operation id="2140" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="54" op_0_bw="19">
<![CDATA[
.split:1294 %sext_ln1171_97 = sext i19 %firstDense_f_V_5_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_97"/></StgValue>
</operation>

<operation id="2141" st_id="85" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1295 %mul_ln1171_97 = mul i54 %sext_ln1171_97, i54 %zext_ln1171_82_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_97"/></StgValue>
</operation>

<operation id="2142" st_id="85" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="19" op_0_bw="4">
<![CDATA[
.split:1309 %firstDense_f_V_5_3_load = load i4 %firstDense_f_V_5_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_3_load"/></StgValue>
</operation>

<operation id="2143" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1324 %firstDense_f_V_5_4_addr = getelementptr i20 %firstDense_f_V_5_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_4_addr"/></StgValue>
</operation>

<operation id="2144" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="20" op_0_bw="4">
<![CDATA[
.split:1325 %firstDense_f_V_5_4_load = load i4 %firstDense_f_V_5_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_4_load"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="2145" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1280 %shl_ln737_94 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_95, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_94"/></StgValue>
</operation>

<operation id="2146" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="55" op_0_bw="54">
<![CDATA[
.split:1281 %sext_ln1245_56 = sext i54 %mul_ln1171_96

]]></Node>
<StgValue><ssdm name="sext_ln1245_56"/></StgValue>
</operation>

<operation id="2147" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1282 %add_ln1245_96 = add i55 %shl_ln737_94, i55 %sext_ln1245_56

]]></Node>
<StgValue><ssdm name="add_ln1245_96"/></StgValue>
</operation>

<operation id="2148" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1283 %trunc_ln717_94 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_96, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_94"/></StgValue>
</operation>

<operation id="2149" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1284 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_96, i32 19

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2150" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1285 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_96, i32 18

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2151" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1287 %icmp_ln727_96 = icmp_ne  i18 %trunc_ln727_96, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_96"/></StgValue>
</operation>

<operation id="2152" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1288 %or_ln412_96 = or i1 %tmp_212, i1 %icmp_ln727_96

]]></Node>
<StgValue><ssdm name="or_ln412_96"/></StgValue>
</operation>

<operation id="2153" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1289 %and_ln412_96 = and i1 %or_ln412_96, i1 %tmp_213

]]></Node>
<StgValue><ssdm name="and_ln412_96"/></StgValue>
</operation>

<operation id="2154" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="36" op_0_bw="1">
<![CDATA[
.split:1290 %zext_ln415_96 = zext i1 %and_ln412_96

]]></Node>
<StgValue><ssdm name="zext_ln415_96"/></StgValue>
</operation>

<operation id="2155" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1291 %add_ln415_96 = add i36 %trunc_ln717_94, i36 %zext_ln415_96

]]></Node>
<StgValue><ssdm name="add_ln415_96"/></StgValue>
</operation>

<operation id="2156" st_id="86" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1295 %mul_ln1171_97 = mul i54 %sext_ln1171_97, i54 %zext_ln1171_82_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_97"/></StgValue>
</operation>

<operation id="2157" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="18" op_0_bw="54">
<![CDATA[
.split:1302 %trunc_ln727_97 = trunc i54 %mul_ln1171_97

]]></Node>
<StgValue><ssdm name="trunc_ln727_97"/></StgValue>
</operation>

<operation id="2158" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="54" op_0_bw="19">
<![CDATA[
.split:1310 %sext_ln1171_98 = sext i19 %firstDense_f_V_5_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_98"/></StgValue>
</operation>

<operation id="2159" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1311 %mul_ln1171_98 = mul i54 %sext_ln1171_98, i54 %zext_ln1171_83_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_98"/></StgValue>
</operation>

<operation id="2160" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="20" op_0_bw="4">
<![CDATA[
.split:1325 %firstDense_f_V_5_4_load = load i4 %firstDense_f_V_5_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_4_load"/></StgValue>
</operation>

<operation id="2161" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1339 %firstDense_f_V_5_5_addr = getelementptr i19 %firstDense_f_V_5_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_5_addr"/></StgValue>
</operation>

<operation id="2162" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="19" op_0_bw="4">
<![CDATA[
.split:1340 %firstDense_f_V_5_5_load = load i4 %firstDense_f_V_5_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_5_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="2163" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1296 %shl_ln737_95 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_96, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_95"/></StgValue>
</operation>

<operation id="2164" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="55" op_0_bw="54">
<![CDATA[
.split:1297 %sext_ln1245_57 = sext i54 %mul_ln1171_97

]]></Node>
<StgValue><ssdm name="sext_ln1245_57"/></StgValue>
</operation>

<operation id="2165" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1298 %add_ln1245_97 = add i55 %shl_ln737_95, i55 %sext_ln1245_57

]]></Node>
<StgValue><ssdm name="add_ln1245_97"/></StgValue>
</operation>

<operation id="2166" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1299 %trunc_ln717_95 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_97, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_95"/></StgValue>
</operation>

<operation id="2167" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1300 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_97, i32 19

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2168" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1301 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_97, i32 18

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2169" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1303 %icmp_ln727_97 = icmp_ne  i18 %trunc_ln727_97, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_97"/></StgValue>
</operation>

<operation id="2170" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1304 %or_ln412_97 = or i1 %tmp_214, i1 %icmp_ln727_97

]]></Node>
<StgValue><ssdm name="or_ln412_97"/></StgValue>
</operation>

<operation id="2171" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1305 %and_ln412_97 = and i1 %or_ln412_97, i1 %tmp_215

]]></Node>
<StgValue><ssdm name="and_ln412_97"/></StgValue>
</operation>

<operation id="2172" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="36" op_0_bw="1">
<![CDATA[
.split:1306 %zext_ln415_97 = zext i1 %and_ln412_97

]]></Node>
<StgValue><ssdm name="zext_ln415_97"/></StgValue>
</operation>

<operation id="2173" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1307 %add_ln415_97 = add i36 %trunc_ln717_95, i36 %zext_ln415_97

]]></Node>
<StgValue><ssdm name="add_ln415_97"/></StgValue>
</operation>

<operation id="2174" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1311 %mul_ln1171_98 = mul i54 %sext_ln1171_98, i54 %zext_ln1171_83_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_98"/></StgValue>
</operation>

<operation id="2175" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="18" op_0_bw="54">
<![CDATA[
.split:1318 %trunc_ln727_98 = trunc i54 %mul_ln1171_98

]]></Node>
<StgValue><ssdm name="trunc_ln727_98"/></StgValue>
</operation>

<operation id="2176" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="55" op_0_bw="20">
<![CDATA[
.split:1326 %sext_ln1171_99 = sext i20 %firstDense_f_V_5_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_99"/></StgValue>
</operation>

<operation id="2177" st_id="87" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1327 %mul_ln1171_99 = mul i55 %sext_ln1171_99, i55 %zext_ln1171_84_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_99"/></StgValue>
</operation>

<operation id="2178" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="19" op_0_bw="4">
<![CDATA[
.split:1340 %firstDense_f_V_5_5_load = load i4 %firstDense_f_V_5_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_5_load"/></StgValue>
</operation>

<operation id="2179" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1355 %firstDense_f_V_5_6_addr = getelementptr i19 %firstDense_f_V_5_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_6_addr"/></StgValue>
</operation>

<operation id="2180" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="19" op_0_bw="4">
<![CDATA[
.split:1356 %firstDense_f_V_5_6_load = load i4 %firstDense_f_V_5_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_6_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="2181" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1312 %shl_ln737_96 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_97, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_96"/></StgValue>
</operation>

<operation id="2182" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="55" op_0_bw="54">
<![CDATA[
.split:1313 %sext_ln1245_58 = sext i54 %mul_ln1171_98

]]></Node>
<StgValue><ssdm name="sext_ln1245_58"/></StgValue>
</operation>

<operation id="2183" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1314 %add_ln1245_98 = add i55 %shl_ln737_96, i55 %sext_ln1245_58

]]></Node>
<StgValue><ssdm name="add_ln1245_98"/></StgValue>
</operation>

<operation id="2184" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1315 %trunc_ln717_96 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_98, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_96"/></StgValue>
</operation>

<operation id="2185" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1316 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_98, i32 19

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2186" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1317 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_98, i32 18

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2187" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1319 %icmp_ln727_98 = icmp_ne  i18 %trunc_ln727_98, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_98"/></StgValue>
</operation>

<operation id="2188" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1320 %or_ln412_98 = or i1 %tmp_216, i1 %icmp_ln727_98

]]></Node>
<StgValue><ssdm name="or_ln412_98"/></StgValue>
</operation>

<operation id="2189" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1321 %and_ln412_98 = and i1 %or_ln412_98, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="and_ln412_98"/></StgValue>
</operation>

<operation id="2190" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="36" op_0_bw="1">
<![CDATA[
.split:1322 %zext_ln415_98 = zext i1 %and_ln412_98

]]></Node>
<StgValue><ssdm name="zext_ln415_98"/></StgValue>
</operation>

<operation id="2191" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1323 %add_ln415_98 = add i36 %trunc_ln717_96, i36 %zext_ln415_98

]]></Node>
<StgValue><ssdm name="add_ln415_98"/></StgValue>
</operation>

<operation id="2192" st_id="88" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1327 %mul_ln1171_99 = mul i55 %sext_ln1171_99, i55 %zext_ln1171_84_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_99"/></StgValue>
</operation>

<operation id="2193" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="18" op_0_bw="55">
<![CDATA[
.split:1333 %trunc_ln727_99 = trunc i55 %mul_ln1171_99

]]></Node>
<StgValue><ssdm name="trunc_ln727_99"/></StgValue>
</operation>

<operation id="2194" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="54" op_0_bw="19">
<![CDATA[
.split:1341 %sext_ln1171_100 = sext i19 %firstDense_f_V_5_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_100"/></StgValue>
</operation>

<operation id="2195" st_id="88" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1342 %mul_ln1171_100 = mul i54 %sext_ln1171_100, i54 %zext_ln1171_85_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_100"/></StgValue>
</operation>

<operation id="2196" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="19" op_0_bw="4">
<![CDATA[
.split:1356 %firstDense_f_V_5_6_load = load i4 %firstDense_f_V_5_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_6_load"/></StgValue>
</operation>

<operation id="2197" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1371 %firstDense_f_V_5_7_addr = getelementptr i18 %firstDense_f_V_5_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_7_addr"/></StgValue>
</operation>

<operation id="2198" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="18" op_0_bw="4">
<![CDATA[
.split:1372 %firstDense_f_V_5_7_load = load i4 %firstDense_f_V_5_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_7_load"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="2199" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1328 %shl_ln737_97 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_98, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_97"/></StgValue>
</operation>

<operation id="2200" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1329 %add_ln1245_99 = add i55 %shl_ln737_97, i55 %mul_ln1171_99

]]></Node>
<StgValue><ssdm name="add_ln1245_99"/></StgValue>
</operation>

<operation id="2201" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1330 %trunc_ln717_97 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_99, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_97"/></StgValue>
</operation>

<operation id="2202" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1331 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_99, i32 19

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2203" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1332 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_99, i32 18

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2204" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1334 %icmp_ln727_99 = icmp_ne  i18 %trunc_ln727_99, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_99"/></StgValue>
</operation>

<operation id="2205" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1335 %or_ln412_99 = or i1 %tmp_218, i1 %icmp_ln727_99

]]></Node>
<StgValue><ssdm name="or_ln412_99"/></StgValue>
</operation>

<operation id="2206" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1336 %and_ln412_99 = and i1 %or_ln412_99, i1 %tmp_219

]]></Node>
<StgValue><ssdm name="and_ln412_99"/></StgValue>
</operation>

<operation id="2207" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="36" op_0_bw="1">
<![CDATA[
.split:1337 %zext_ln415_99 = zext i1 %and_ln412_99

]]></Node>
<StgValue><ssdm name="zext_ln415_99"/></StgValue>
</operation>

<operation id="2208" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1338 %add_ln415_99 = add i36 %trunc_ln717_97, i36 %zext_ln415_99

]]></Node>
<StgValue><ssdm name="add_ln415_99"/></StgValue>
</operation>

<operation id="2209" st_id="89" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1342 %mul_ln1171_100 = mul i54 %sext_ln1171_100, i54 %zext_ln1171_85_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_100"/></StgValue>
</operation>

<operation id="2210" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="18" op_0_bw="54">
<![CDATA[
.split:1349 %trunc_ln727_100 = trunc i54 %mul_ln1171_100

]]></Node>
<StgValue><ssdm name="trunc_ln727_100"/></StgValue>
</operation>

<operation id="2211" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="54" op_0_bw="19">
<![CDATA[
.split:1357 %sext_ln1171_101 = sext i19 %firstDense_f_V_5_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_101"/></StgValue>
</operation>

<operation id="2212" st_id="89" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1358 %mul_ln1171_101 = mul i54 %sext_ln1171_101, i54 %zext_ln1171_86_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_101"/></StgValue>
</operation>

<operation id="2213" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="18" op_0_bw="4">
<![CDATA[
.split:1372 %firstDense_f_V_5_7_load = load i4 %firstDense_f_V_5_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_7_load"/></StgValue>
</operation>

<operation id="2214" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1387 %firstDense_f_V_5_8_addr = getelementptr i19 %firstDense_f_V_5_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_8_addr"/></StgValue>
</operation>

<operation id="2215" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="19" op_0_bw="4">
<![CDATA[
.split:1388 %firstDense_f_V_5_8_load = load i4 %firstDense_f_V_5_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_8_load"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="2216" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1343 %shl_ln737_98 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_99, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_98"/></StgValue>
</operation>

<operation id="2217" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="55" op_0_bw="54">
<![CDATA[
.split:1344 %sext_ln1245_59 = sext i54 %mul_ln1171_100

]]></Node>
<StgValue><ssdm name="sext_ln1245_59"/></StgValue>
</operation>

<operation id="2218" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1345 %add_ln1245_100 = add i55 %shl_ln737_98, i55 %sext_ln1245_59

]]></Node>
<StgValue><ssdm name="add_ln1245_100"/></StgValue>
</operation>

<operation id="2219" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1346 %trunc_ln717_98 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_100, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_98"/></StgValue>
</operation>

<operation id="2220" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1347 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_100, i32 19

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2221" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1348 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_100, i32 18

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2222" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1350 %icmp_ln727_100 = icmp_ne  i18 %trunc_ln727_100, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_100"/></StgValue>
</operation>

<operation id="2223" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1351 %or_ln412_100 = or i1 %tmp_220, i1 %icmp_ln727_100

]]></Node>
<StgValue><ssdm name="or_ln412_100"/></StgValue>
</operation>

<operation id="2224" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1352 %and_ln412_100 = and i1 %or_ln412_100, i1 %tmp_221

]]></Node>
<StgValue><ssdm name="and_ln412_100"/></StgValue>
</operation>

<operation id="2225" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="36" op_0_bw="1">
<![CDATA[
.split:1353 %zext_ln415_100 = zext i1 %and_ln412_100

]]></Node>
<StgValue><ssdm name="zext_ln415_100"/></StgValue>
</operation>

<operation id="2226" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1354 %add_ln415_100 = add i36 %trunc_ln717_98, i36 %zext_ln415_100

]]></Node>
<StgValue><ssdm name="add_ln415_100"/></StgValue>
</operation>

<operation id="2227" st_id="90" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1358 %mul_ln1171_101 = mul i54 %sext_ln1171_101, i54 %zext_ln1171_86_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_101"/></StgValue>
</operation>

<operation id="2228" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="18" op_0_bw="54">
<![CDATA[
.split:1365 %trunc_ln727_101 = trunc i54 %mul_ln1171_101

]]></Node>
<StgValue><ssdm name="trunc_ln727_101"/></StgValue>
</operation>

<operation id="2229" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="53" op_0_bw="18">
<![CDATA[
.split:1373 %sext_ln1171_102 = sext i18 %firstDense_f_V_5_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_102"/></StgValue>
</operation>

<operation id="2230" st_id="90" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1374 %mul_ln1171_102 = mul i53 %sext_ln1171_102, i53 %zext_ln1171_87_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_102"/></StgValue>
</operation>

<operation id="2231" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="19" op_0_bw="4">
<![CDATA[
.split:1388 %firstDense_f_V_5_8_load = load i4 %firstDense_f_V_5_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_8_load"/></StgValue>
</operation>

<operation id="2232" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1403 %firstDense_f_V_5_9_addr = getelementptr i18 %firstDense_f_V_5_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_9_addr"/></StgValue>
</operation>

<operation id="2233" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="18" op_0_bw="4">
<![CDATA[
.split:1404 %firstDense_f_V_5_9_load = load i4 %firstDense_f_V_5_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_9_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="2234" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1359 %shl_ln737_99 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_100, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_99"/></StgValue>
</operation>

<operation id="2235" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="55" op_0_bw="54">
<![CDATA[
.split:1360 %sext_ln1245_60 = sext i54 %mul_ln1171_101

]]></Node>
<StgValue><ssdm name="sext_ln1245_60"/></StgValue>
</operation>

<operation id="2236" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1361 %add_ln1245_101 = add i55 %shl_ln737_99, i55 %sext_ln1245_60

]]></Node>
<StgValue><ssdm name="add_ln1245_101"/></StgValue>
</operation>

<operation id="2237" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1362 %trunc_ln717_99 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_101, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_99"/></StgValue>
</operation>

<operation id="2238" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1363 %tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_101, i32 19

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2239" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1364 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_101, i32 18

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2240" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1366 %icmp_ln727_101 = icmp_ne  i18 %trunc_ln727_101, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_101"/></StgValue>
</operation>

<operation id="2241" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1367 %or_ln412_101 = or i1 %tmp_222, i1 %icmp_ln727_101

]]></Node>
<StgValue><ssdm name="or_ln412_101"/></StgValue>
</operation>

<operation id="2242" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1368 %and_ln412_101 = and i1 %or_ln412_101, i1 %tmp_223

]]></Node>
<StgValue><ssdm name="and_ln412_101"/></StgValue>
</operation>

<operation id="2243" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="36" op_0_bw="1">
<![CDATA[
.split:1369 %zext_ln415_101 = zext i1 %and_ln412_101

]]></Node>
<StgValue><ssdm name="zext_ln415_101"/></StgValue>
</operation>

<operation id="2244" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1370 %add_ln415_101 = add i36 %trunc_ln717_99, i36 %zext_ln415_101

]]></Node>
<StgValue><ssdm name="add_ln415_101"/></StgValue>
</operation>

<operation id="2245" st_id="91" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1374 %mul_ln1171_102 = mul i53 %sext_ln1171_102, i53 %zext_ln1171_87_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_102"/></StgValue>
</operation>

<operation id="2246" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="18" op_0_bw="53">
<![CDATA[
.split:1381 %trunc_ln727_102 = trunc i53 %mul_ln1171_102

]]></Node>
<StgValue><ssdm name="trunc_ln727_102"/></StgValue>
</operation>

<operation id="2247" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="54" op_0_bw="19">
<![CDATA[
.split:1389 %sext_ln1171_103 = sext i19 %firstDense_f_V_5_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_103"/></StgValue>
</operation>

<operation id="2248" st_id="91" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1390 %mul_ln1171_103 = mul i54 %sext_ln1171_103, i54 %zext_ln1171_88_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_103"/></StgValue>
</operation>

<operation id="2249" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="18" op_0_bw="4">
<![CDATA[
.split:1404 %firstDense_f_V_5_9_load = load i4 %firstDense_f_V_5_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_9_load"/></StgValue>
</operation>

<operation id="2250" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1419 %firstDense_f_V_5_10_addr = getelementptr i19 %firstDense_f_V_5_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_10_addr"/></StgValue>
</operation>

<operation id="2251" st_id="91" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="19" op_0_bw="4">
<![CDATA[
.split:1420 %firstDense_f_V_5_10_load = load i4 %firstDense_f_V_5_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_10_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="2252" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1375 %shl_ln737_100 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_101, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_100"/></StgValue>
</operation>

<operation id="2253" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="55" op_0_bw="53">
<![CDATA[
.split:1376 %sext_ln1245_61 = sext i53 %mul_ln1171_102

]]></Node>
<StgValue><ssdm name="sext_ln1245_61"/></StgValue>
</operation>

<operation id="2254" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1377 %add_ln1245_102 = add i55 %shl_ln737_100, i55 %sext_ln1245_61

]]></Node>
<StgValue><ssdm name="add_ln1245_102"/></StgValue>
</operation>

<operation id="2255" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1378 %trunc_ln717_100 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_102, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_100"/></StgValue>
</operation>

<operation id="2256" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1379 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_102, i32 19

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2257" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1380 %tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_102, i32 18

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2258" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1382 %icmp_ln727_102 = icmp_ne  i18 %trunc_ln727_102, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_102"/></StgValue>
</operation>

<operation id="2259" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1383 %or_ln412_102 = or i1 %tmp_224, i1 %icmp_ln727_102

]]></Node>
<StgValue><ssdm name="or_ln412_102"/></StgValue>
</operation>

<operation id="2260" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1384 %and_ln412_102 = and i1 %or_ln412_102, i1 %tmp_225

]]></Node>
<StgValue><ssdm name="and_ln412_102"/></StgValue>
</operation>

<operation id="2261" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="36" op_0_bw="1">
<![CDATA[
.split:1385 %zext_ln415_102 = zext i1 %and_ln412_102

]]></Node>
<StgValue><ssdm name="zext_ln415_102"/></StgValue>
</operation>

<operation id="2262" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1386 %add_ln415_102 = add i36 %trunc_ln717_100, i36 %zext_ln415_102

]]></Node>
<StgValue><ssdm name="add_ln415_102"/></StgValue>
</operation>

<operation id="2263" st_id="92" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1390 %mul_ln1171_103 = mul i54 %sext_ln1171_103, i54 %zext_ln1171_88_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_103"/></StgValue>
</operation>

<operation id="2264" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="18" op_0_bw="54">
<![CDATA[
.split:1397 %trunc_ln727_103 = trunc i54 %mul_ln1171_103

]]></Node>
<StgValue><ssdm name="trunc_ln727_103"/></StgValue>
</operation>

<operation id="2265" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="53" op_0_bw="18">
<![CDATA[
.split:1405 %sext_ln1171_104 = sext i18 %firstDense_f_V_5_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_104"/></StgValue>
</operation>

<operation id="2266" st_id="92" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1406 %mul_ln1171_104 = mul i53 %sext_ln1171_104, i53 %zext_ln1171_89_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_104"/></StgValue>
</operation>

<operation id="2267" st_id="92" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="19" op_0_bw="4">
<![CDATA[
.split:1420 %firstDense_f_V_5_10_load = load i4 %firstDense_f_V_5_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_10_load"/></StgValue>
</operation>

<operation id="2268" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1435 %firstDense_f_V_5_11_addr = getelementptr i19 %firstDense_f_V_5_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_11_addr"/></StgValue>
</operation>

<operation id="2269" st_id="92" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="19" op_0_bw="4">
<![CDATA[
.split:1436 %firstDense_f_V_5_11_load = load i4 %firstDense_f_V_5_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_11_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="2270" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1391 %shl_ln737_101 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_102, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_101"/></StgValue>
</operation>

<operation id="2271" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="55" op_0_bw="54">
<![CDATA[
.split:1392 %sext_ln1245_62 = sext i54 %mul_ln1171_103

]]></Node>
<StgValue><ssdm name="sext_ln1245_62"/></StgValue>
</operation>

<operation id="2272" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1393 %add_ln1245_103 = add i55 %shl_ln737_101, i55 %sext_ln1245_62

]]></Node>
<StgValue><ssdm name="add_ln1245_103"/></StgValue>
</operation>

<operation id="2273" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1394 %trunc_ln717_101 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_103, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_101"/></StgValue>
</operation>

<operation id="2274" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1395 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_103, i32 19

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2275" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1396 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_103, i32 18

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2276" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1398 %icmp_ln727_103 = icmp_ne  i18 %trunc_ln727_103, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_103"/></StgValue>
</operation>

<operation id="2277" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1399 %or_ln412_103 = or i1 %tmp_226, i1 %icmp_ln727_103

]]></Node>
<StgValue><ssdm name="or_ln412_103"/></StgValue>
</operation>

<operation id="2278" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1400 %and_ln412_103 = and i1 %or_ln412_103, i1 %tmp_227

]]></Node>
<StgValue><ssdm name="and_ln412_103"/></StgValue>
</operation>

<operation id="2279" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="36" op_0_bw="1">
<![CDATA[
.split:1401 %zext_ln415_103 = zext i1 %and_ln412_103

]]></Node>
<StgValue><ssdm name="zext_ln415_103"/></StgValue>
</operation>

<operation id="2280" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1402 %add_ln415_103 = add i36 %trunc_ln717_101, i36 %zext_ln415_103

]]></Node>
<StgValue><ssdm name="add_ln415_103"/></StgValue>
</operation>

<operation id="2281" st_id="93" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1406 %mul_ln1171_104 = mul i53 %sext_ln1171_104, i53 %zext_ln1171_89_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_104"/></StgValue>
</operation>

<operation id="2282" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="18" op_0_bw="53">
<![CDATA[
.split:1413 %trunc_ln727_104 = trunc i53 %mul_ln1171_104

]]></Node>
<StgValue><ssdm name="trunc_ln727_104"/></StgValue>
</operation>

<operation id="2283" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="54" op_0_bw="19">
<![CDATA[
.split:1421 %sext_ln1171_105 = sext i19 %firstDense_f_V_5_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_105"/></StgValue>
</operation>

<operation id="2284" st_id="93" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1422 %mul_ln1171_105 = mul i54 %sext_ln1171_105, i54 %zext_ln1171_90_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_105"/></StgValue>
</operation>

<operation id="2285" st_id="93" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="19" op_0_bw="4">
<![CDATA[
.split:1436 %firstDense_f_V_5_11_load = load i4 %firstDense_f_V_5_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_11_load"/></StgValue>
</operation>

<operation id="2286" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1451 %firstDense_f_V_5_12_addr = getelementptr i20 %firstDense_f_V_5_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_12_addr"/></StgValue>
</operation>

<operation id="2287" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="20" op_0_bw="4">
<![CDATA[
.split:1452 %firstDense_f_V_5_12_load = load i4 %firstDense_f_V_5_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_12_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="2288" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1407 %shl_ln737_102 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_103, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_102"/></StgValue>
</operation>

<operation id="2289" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="55" op_0_bw="53">
<![CDATA[
.split:1408 %sext_ln1245_63 = sext i53 %mul_ln1171_104

]]></Node>
<StgValue><ssdm name="sext_ln1245_63"/></StgValue>
</operation>

<operation id="2290" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1409 %add_ln1245_104 = add i55 %shl_ln737_102, i55 %sext_ln1245_63

]]></Node>
<StgValue><ssdm name="add_ln1245_104"/></StgValue>
</operation>

<operation id="2291" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1410 %trunc_ln717_102 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_104, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_102"/></StgValue>
</operation>

<operation id="2292" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1411 %tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_104, i32 19

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2293" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1412 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_104, i32 18

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2294" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1414 %icmp_ln727_104 = icmp_ne  i18 %trunc_ln727_104, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_104"/></StgValue>
</operation>

<operation id="2295" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1415 %or_ln412_104 = or i1 %tmp_228, i1 %icmp_ln727_104

]]></Node>
<StgValue><ssdm name="or_ln412_104"/></StgValue>
</operation>

<operation id="2296" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1416 %and_ln412_104 = and i1 %or_ln412_104, i1 %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln412_104"/></StgValue>
</operation>

<operation id="2297" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="36" op_0_bw="1">
<![CDATA[
.split:1417 %zext_ln415_104 = zext i1 %and_ln412_104

]]></Node>
<StgValue><ssdm name="zext_ln415_104"/></StgValue>
</operation>

<operation id="2298" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1418 %add_ln415_104 = add i36 %trunc_ln717_102, i36 %zext_ln415_104

]]></Node>
<StgValue><ssdm name="add_ln415_104"/></StgValue>
</operation>

<operation id="2299" st_id="94" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1422 %mul_ln1171_105 = mul i54 %sext_ln1171_105, i54 %zext_ln1171_90_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_105"/></StgValue>
</operation>

<operation id="2300" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="18" op_0_bw="54">
<![CDATA[
.split:1429 %trunc_ln727_105 = trunc i54 %mul_ln1171_105

]]></Node>
<StgValue><ssdm name="trunc_ln727_105"/></StgValue>
</operation>

<operation id="2301" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="54" op_0_bw="19">
<![CDATA[
.split:1437 %sext_ln1171_106 = sext i19 %firstDense_f_V_5_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_106"/></StgValue>
</operation>

<operation id="2302" st_id="94" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1438 %mul_ln1171_106 = mul i54 %sext_ln1171_106, i54 %zext_ln1171_91_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_106"/></StgValue>
</operation>

<operation id="2303" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="20" op_0_bw="4">
<![CDATA[
.split:1452 %firstDense_f_V_5_12_load = load i4 %firstDense_f_V_5_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_12_load"/></StgValue>
</operation>

<operation id="2304" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1466 %firstDense_f_V_5_13_addr = getelementptr i19 %firstDense_f_V_5_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_13_addr"/></StgValue>
</operation>

<operation id="2305" st_id="94" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="19" op_0_bw="4">
<![CDATA[
.split:1467 %firstDense_f_V_5_13_load = load i4 %firstDense_f_V_5_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_13_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="2306" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1423 %shl_ln737_103 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_104, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_103"/></StgValue>
</operation>

<operation id="2307" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="55" op_0_bw="54">
<![CDATA[
.split:1424 %sext_ln1245_64 = sext i54 %mul_ln1171_105

]]></Node>
<StgValue><ssdm name="sext_ln1245_64"/></StgValue>
</operation>

<operation id="2308" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1425 %add_ln1245_105 = add i55 %shl_ln737_103, i55 %sext_ln1245_64

]]></Node>
<StgValue><ssdm name="add_ln1245_105"/></StgValue>
</operation>

<operation id="2309" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1426 %trunc_ln717_103 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_105, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_103"/></StgValue>
</operation>

<operation id="2310" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1427 %tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_105, i32 19

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2311" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1428 %tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_105, i32 18

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2312" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1430 %icmp_ln727_105 = icmp_ne  i18 %trunc_ln727_105, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_105"/></StgValue>
</operation>

<operation id="2313" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1431 %or_ln412_105 = or i1 %tmp_230, i1 %icmp_ln727_105

]]></Node>
<StgValue><ssdm name="or_ln412_105"/></StgValue>
</operation>

<operation id="2314" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1432 %and_ln412_105 = and i1 %or_ln412_105, i1 %tmp_231

]]></Node>
<StgValue><ssdm name="and_ln412_105"/></StgValue>
</operation>

<operation id="2315" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="36" op_0_bw="1">
<![CDATA[
.split:1433 %zext_ln415_105 = zext i1 %and_ln412_105

]]></Node>
<StgValue><ssdm name="zext_ln415_105"/></StgValue>
</operation>

<operation id="2316" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1434 %add_ln415_105 = add i36 %trunc_ln717_103, i36 %zext_ln415_105

]]></Node>
<StgValue><ssdm name="add_ln415_105"/></StgValue>
</operation>

<operation id="2317" st_id="95" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1438 %mul_ln1171_106 = mul i54 %sext_ln1171_106, i54 %zext_ln1171_91_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_106"/></StgValue>
</operation>

<operation id="2318" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="18" op_0_bw="54">
<![CDATA[
.split:1445 %trunc_ln727_106 = trunc i54 %mul_ln1171_106

]]></Node>
<StgValue><ssdm name="trunc_ln727_106"/></StgValue>
</operation>

<operation id="2319" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="55" op_0_bw="20">
<![CDATA[
.split:1453 %sext_ln1171_107 = sext i20 %firstDense_f_V_5_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_107"/></StgValue>
</operation>

<operation id="2320" st_id="95" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1454 %mul_ln1171_107 = mul i55 %sext_ln1171_107, i55 %zext_ln1171_92_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_107"/></StgValue>
</operation>

<operation id="2321" st_id="95" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="19" op_0_bw="4">
<![CDATA[
.split:1467 %firstDense_f_V_5_13_load = load i4 %firstDense_f_V_5_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_13_load"/></StgValue>
</operation>

<operation id="2322" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1482 %firstDense_f_V_5_14_addr = getelementptr i19 %firstDense_f_V_5_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_14_addr"/></StgValue>
</operation>

<operation id="2323" st_id="95" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="19" op_0_bw="4">
<![CDATA[
.split:1483 %firstDense_f_V_5_14_load = load i4 %firstDense_f_V_5_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_14_load"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="2324" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1439 %shl_ln737_104 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_105, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_104"/></StgValue>
</operation>

<operation id="2325" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="55" op_0_bw="54">
<![CDATA[
.split:1440 %sext_ln1245_65 = sext i54 %mul_ln1171_106

]]></Node>
<StgValue><ssdm name="sext_ln1245_65"/></StgValue>
</operation>

<operation id="2326" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1441 %add_ln1245_106 = add i55 %shl_ln737_104, i55 %sext_ln1245_65

]]></Node>
<StgValue><ssdm name="add_ln1245_106"/></StgValue>
</operation>

<operation id="2327" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1442 %trunc_ln717_104 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_106, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_104"/></StgValue>
</operation>

<operation id="2328" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1443 %tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_106, i32 19

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2329" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1444 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_106, i32 18

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2330" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1446 %icmp_ln727_106 = icmp_ne  i18 %trunc_ln727_106, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_106"/></StgValue>
</operation>

<operation id="2331" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1447 %or_ln412_106 = or i1 %tmp_232, i1 %icmp_ln727_106

]]></Node>
<StgValue><ssdm name="or_ln412_106"/></StgValue>
</operation>

<operation id="2332" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1448 %and_ln412_106 = and i1 %or_ln412_106, i1 %tmp_233

]]></Node>
<StgValue><ssdm name="and_ln412_106"/></StgValue>
</operation>

<operation id="2333" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="36" op_0_bw="1">
<![CDATA[
.split:1449 %zext_ln415_106 = zext i1 %and_ln412_106

]]></Node>
<StgValue><ssdm name="zext_ln415_106"/></StgValue>
</operation>

<operation id="2334" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1450 %add_ln415_106 = add i36 %trunc_ln717_104, i36 %zext_ln415_106

]]></Node>
<StgValue><ssdm name="add_ln415_106"/></StgValue>
</operation>

<operation id="2335" st_id="96" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1454 %mul_ln1171_107 = mul i55 %sext_ln1171_107, i55 %zext_ln1171_92_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_107"/></StgValue>
</operation>

<operation id="2336" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="18" op_0_bw="55">
<![CDATA[
.split:1460 %trunc_ln727_107 = trunc i55 %mul_ln1171_107

]]></Node>
<StgValue><ssdm name="trunc_ln727_107"/></StgValue>
</operation>

<operation id="2337" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="54" op_0_bw="19">
<![CDATA[
.split:1468 %sext_ln1171_108 = sext i19 %firstDense_f_V_5_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_108"/></StgValue>
</operation>

<operation id="2338" st_id="96" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1469 %mul_ln1171_108 = mul i54 %sext_ln1171_108, i54 %zext_ln1171_93_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_108"/></StgValue>
</operation>

<operation id="2339" st_id="96" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="19" op_0_bw="4">
<![CDATA[
.split:1483 %firstDense_f_V_5_14_load = load i4 %firstDense_f_V_5_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_14_load"/></StgValue>
</operation>

<operation id="2340" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1498 %firstDense_f_V_5_15_addr = getelementptr i20 %firstDense_f_V_5_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_15_addr"/></StgValue>
</operation>

<operation id="2341" st_id="96" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="4">
<![CDATA[
.split:1499 %firstDense_f_V_5_15_load = load i4 %firstDense_f_V_5_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_15_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="2342" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1455 %shl_ln737_105 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_106, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_105"/></StgValue>
</operation>

<operation id="2343" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1456 %add_ln1245_107 = add i55 %shl_ln737_105, i55 %mul_ln1171_107

]]></Node>
<StgValue><ssdm name="add_ln1245_107"/></StgValue>
</operation>

<operation id="2344" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1457 %trunc_ln717_105 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_107, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_105"/></StgValue>
</operation>

<operation id="2345" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1458 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_107, i32 19

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2346" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1459 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_107, i32 18

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2347" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1461 %icmp_ln727_107 = icmp_ne  i18 %trunc_ln727_107, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_107"/></StgValue>
</operation>

<operation id="2348" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1462 %or_ln412_107 = or i1 %tmp_234, i1 %icmp_ln727_107

]]></Node>
<StgValue><ssdm name="or_ln412_107"/></StgValue>
</operation>

<operation id="2349" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1463 %and_ln412_107 = and i1 %or_ln412_107, i1 %tmp_235

]]></Node>
<StgValue><ssdm name="and_ln412_107"/></StgValue>
</operation>

<operation id="2350" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="36" op_0_bw="1">
<![CDATA[
.split:1464 %zext_ln415_107 = zext i1 %and_ln412_107

]]></Node>
<StgValue><ssdm name="zext_ln415_107"/></StgValue>
</operation>

<operation id="2351" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1465 %add_ln415_107 = add i36 %trunc_ln717_105, i36 %zext_ln415_107

]]></Node>
<StgValue><ssdm name="add_ln415_107"/></StgValue>
</operation>

<operation id="2352" st_id="97" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1469 %mul_ln1171_108 = mul i54 %sext_ln1171_108, i54 %zext_ln1171_93_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_108"/></StgValue>
</operation>

<operation id="2353" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="18" op_0_bw="54">
<![CDATA[
.split:1476 %trunc_ln727_108 = trunc i54 %mul_ln1171_108

]]></Node>
<StgValue><ssdm name="trunc_ln727_108"/></StgValue>
</operation>

<operation id="2354" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="54" op_0_bw="19">
<![CDATA[
.split:1484 %sext_ln1171_109 = sext i19 %firstDense_f_V_5_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_109"/></StgValue>
</operation>

<operation id="2355" st_id="97" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1485 %mul_ln1171_109 = mul i54 %sext_ln1171_109, i54 %zext_ln1171_94_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_109"/></StgValue>
</operation>

<operation id="2356" st_id="97" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="4">
<![CDATA[
.split:1499 %firstDense_f_V_5_15_load = load i4 %firstDense_f_V_5_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_5_15_load"/></StgValue>
</operation>

<operation id="2357" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1513 %firstDense_f_V_6_0_addr = getelementptr i19 %firstDense_f_V_6_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_0_addr"/></StgValue>
</operation>

<operation id="2358" st_id="97" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="19" op_0_bw="4">
<![CDATA[
.split:1514 %firstDense_f_V_6_0_load = load i4 %firstDense_f_V_6_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_0_load"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="2359" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1470 %shl_ln737_106 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_107, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_106"/></StgValue>
</operation>

<operation id="2360" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="55" op_0_bw="54">
<![CDATA[
.split:1471 %sext_ln1245_66 = sext i54 %mul_ln1171_108

]]></Node>
<StgValue><ssdm name="sext_ln1245_66"/></StgValue>
</operation>

<operation id="2361" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1472 %add_ln1245_108 = add i55 %shl_ln737_106, i55 %sext_ln1245_66

]]></Node>
<StgValue><ssdm name="add_ln1245_108"/></StgValue>
</operation>

<operation id="2362" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1473 %trunc_ln717_106 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_108, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_106"/></StgValue>
</operation>

<operation id="2363" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1474 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_108, i32 19

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2364" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1475 %tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_108, i32 18

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2365" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1477 %icmp_ln727_108 = icmp_ne  i18 %trunc_ln727_108, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_108"/></StgValue>
</operation>

<operation id="2366" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1478 %or_ln412_108 = or i1 %tmp_236, i1 %icmp_ln727_108

]]></Node>
<StgValue><ssdm name="or_ln412_108"/></StgValue>
</operation>

<operation id="2367" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1479 %and_ln412_108 = and i1 %or_ln412_108, i1 %tmp_237

]]></Node>
<StgValue><ssdm name="and_ln412_108"/></StgValue>
</operation>

<operation id="2368" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="36" op_0_bw="1">
<![CDATA[
.split:1480 %zext_ln415_108 = zext i1 %and_ln412_108

]]></Node>
<StgValue><ssdm name="zext_ln415_108"/></StgValue>
</operation>

<operation id="2369" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1481 %add_ln415_108 = add i36 %trunc_ln717_106, i36 %zext_ln415_108

]]></Node>
<StgValue><ssdm name="add_ln415_108"/></StgValue>
</operation>

<operation id="2370" st_id="98" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1485 %mul_ln1171_109 = mul i54 %sext_ln1171_109, i54 %zext_ln1171_94_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_109"/></StgValue>
</operation>

<operation id="2371" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="18" op_0_bw="54">
<![CDATA[
.split:1492 %trunc_ln727_109 = trunc i54 %mul_ln1171_109

]]></Node>
<StgValue><ssdm name="trunc_ln727_109"/></StgValue>
</operation>

<operation id="2372" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="55" op_0_bw="20">
<![CDATA[
.split:1500 %sext_ln1171_110 = sext i20 %firstDense_f_V_5_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_110"/></StgValue>
</operation>

<operation id="2373" st_id="98" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1501 %mul_ln1171_110 = mul i55 %sext_ln1171_110, i55 %zext_ln1171_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_110"/></StgValue>
</operation>

<operation id="2374" st_id="98" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="19" op_0_bw="4">
<![CDATA[
.split:1514 %firstDense_f_V_6_0_load = load i4 %firstDense_f_V_6_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_0_load"/></StgValue>
</operation>

<operation id="2375" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1529 %firstDense_f_V_6_1_addr = getelementptr i18 %firstDense_f_V_6_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_1_addr"/></StgValue>
</operation>

<operation id="2376" st_id="98" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="18" op_0_bw="4">
<![CDATA[
.split:1530 %firstDense_f_V_6_1_load = load i4 %firstDense_f_V_6_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_1_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="2377" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1486 %shl_ln737_107 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_108, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_107"/></StgValue>
</operation>

<operation id="2378" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="55" op_0_bw="54">
<![CDATA[
.split:1487 %sext_ln1245_67 = sext i54 %mul_ln1171_109

]]></Node>
<StgValue><ssdm name="sext_ln1245_67"/></StgValue>
</operation>

<operation id="2379" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1488 %add_ln1245_109 = add i55 %shl_ln737_107, i55 %sext_ln1245_67

]]></Node>
<StgValue><ssdm name="add_ln1245_109"/></StgValue>
</operation>

<operation id="2380" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1489 %trunc_ln717_107 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_109, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_107"/></StgValue>
</operation>

<operation id="2381" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1490 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_109, i32 19

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2382" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1491 %tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_109, i32 18

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2383" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1493 %icmp_ln727_109 = icmp_ne  i18 %trunc_ln727_109, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_109"/></StgValue>
</operation>

<operation id="2384" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1494 %or_ln412_109 = or i1 %tmp_238, i1 %icmp_ln727_109

]]></Node>
<StgValue><ssdm name="or_ln412_109"/></StgValue>
</operation>

<operation id="2385" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1495 %and_ln412_109 = and i1 %or_ln412_109, i1 %tmp_239

]]></Node>
<StgValue><ssdm name="and_ln412_109"/></StgValue>
</operation>

<operation id="2386" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="36" op_0_bw="1">
<![CDATA[
.split:1496 %zext_ln415_109 = zext i1 %and_ln412_109

]]></Node>
<StgValue><ssdm name="zext_ln415_109"/></StgValue>
</operation>

<operation id="2387" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1497 %add_ln415_109 = add i36 %trunc_ln717_107, i36 %zext_ln415_109

]]></Node>
<StgValue><ssdm name="add_ln415_109"/></StgValue>
</operation>

<operation id="2388" st_id="99" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1501 %mul_ln1171_110 = mul i55 %sext_ln1171_110, i55 %zext_ln1171_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_110"/></StgValue>
</operation>

<operation id="2389" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="18" op_0_bw="55">
<![CDATA[
.split:1507 %trunc_ln727_110 = trunc i55 %mul_ln1171_110

]]></Node>
<StgValue><ssdm name="trunc_ln727_110"/></StgValue>
</operation>

<operation id="2390" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="54" op_0_bw="19">
<![CDATA[
.split:1515 %sext_ln1171_111 = sext i19 %firstDense_f_V_6_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_111"/></StgValue>
</operation>

<operation id="2391" st_id="99" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1516 %mul_ln1171_111 = mul i54 %sext_ln1171_111, i54 %zext_ln1171_96_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_111"/></StgValue>
</operation>

<operation id="2392" st_id="99" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="18" op_0_bw="4">
<![CDATA[
.split:1530 %firstDense_f_V_6_1_load = load i4 %firstDense_f_V_6_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_1_load"/></StgValue>
</operation>

<operation id="2393" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1545 %firstDense_f_V_6_2_addr = getelementptr i19 %firstDense_f_V_6_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_2_addr"/></StgValue>
</operation>

<operation id="2394" st_id="99" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="19" op_0_bw="4">
<![CDATA[
.split:1546 %firstDense_f_V_6_2_load = load i4 %firstDense_f_V_6_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_2_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="2395" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1502 %shl_ln737_108 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_109, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_108"/></StgValue>
</operation>

<operation id="2396" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1503 %add_ln1245_110 = add i55 %shl_ln737_108, i55 %mul_ln1171_110

]]></Node>
<StgValue><ssdm name="add_ln1245_110"/></StgValue>
</operation>

<operation id="2397" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1504 %trunc_ln717_108 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_110, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_108"/></StgValue>
</operation>

<operation id="2398" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1505 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_110, i32 19

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2399" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1506 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_110, i32 18

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2400" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1508 %icmp_ln727_110 = icmp_ne  i18 %trunc_ln727_110, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_110"/></StgValue>
</operation>

<operation id="2401" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1509 %or_ln412_110 = or i1 %tmp_240, i1 %icmp_ln727_110

]]></Node>
<StgValue><ssdm name="or_ln412_110"/></StgValue>
</operation>

<operation id="2402" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1510 %and_ln412_110 = and i1 %or_ln412_110, i1 %tmp_241

]]></Node>
<StgValue><ssdm name="and_ln412_110"/></StgValue>
</operation>

<operation id="2403" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="36" op_0_bw="1">
<![CDATA[
.split:1511 %zext_ln415_110 = zext i1 %and_ln412_110

]]></Node>
<StgValue><ssdm name="zext_ln415_110"/></StgValue>
</operation>

<operation id="2404" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1512 %add_ln415_110 = add i36 %trunc_ln717_108, i36 %zext_ln415_110

]]></Node>
<StgValue><ssdm name="add_ln415_110"/></StgValue>
</operation>

<operation id="2405" st_id="100" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1516 %mul_ln1171_111 = mul i54 %sext_ln1171_111, i54 %zext_ln1171_96_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_111"/></StgValue>
</operation>

<operation id="2406" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="18" op_0_bw="54">
<![CDATA[
.split:1523 %trunc_ln727_111 = trunc i54 %mul_ln1171_111

]]></Node>
<StgValue><ssdm name="trunc_ln727_111"/></StgValue>
</operation>

<operation id="2407" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="53" op_0_bw="18">
<![CDATA[
.split:1531 %sext_ln1171_112 = sext i18 %firstDense_f_V_6_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_112"/></StgValue>
</operation>

<operation id="2408" st_id="100" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1532 %mul_ln1171_112 = mul i53 %sext_ln1171_112, i53 %zext_ln1171_97_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_112"/></StgValue>
</operation>

<operation id="2409" st_id="100" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="19" op_0_bw="4">
<![CDATA[
.split:1546 %firstDense_f_V_6_2_load = load i4 %firstDense_f_V_6_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_2_load"/></StgValue>
</operation>

<operation id="2410" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1561 %firstDense_f_V_6_3_addr = getelementptr i19 %firstDense_f_V_6_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_3_addr"/></StgValue>
</operation>

<operation id="2411" st_id="100" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="19" op_0_bw="4">
<![CDATA[
.split:1562 %firstDense_f_V_6_3_load = load i4 %firstDense_f_V_6_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_3_load"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="2412" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1517 %shl_ln737_109 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_110, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_109"/></StgValue>
</operation>

<operation id="2413" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="55" op_0_bw="54">
<![CDATA[
.split:1518 %sext_ln1245_68 = sext i54 %mul_ln1171_111

]]></Node>
<StgValue><ssdm name="sext_ln1245_68"/></StgValue>
</operation>

<operation id="2414" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1519 %add_ln1245_111 = add i55 %shl_ln737_109, i55 %sext_ln1245_68

]]></Node>
<StgValue><ssdm name="add_ln1245_111"/></StgValue>
</operation>

<operation id="2415" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1520 %trunc_ln717_109 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_111, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_109"/></StgValue>
</operation>

<operation id="2416" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1521 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_111, i32 19

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2417" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1522 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_111, i32 18

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2418" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1524 %icmp_ln727_111 = icmp_ne  i18 %trunc_ln727_111, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_111"/></StgValue>
</operation>

<operation id="2419" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1525 %or_ln412_111 = or i1 %tmp_242, i1 %icmp_ln727_111

]]></Node>
<StgValue><ssdm name="or_ln412_111"/></StgValue>
</operation>

<operation id="2420" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1526 %and_ln412_111 = and i1 %or_ln412_111, i1 %tmp_243

]]></Node>
<StgValue><ssdm name="and_ln412_111"/></StgValue>
</operation>

<operation id="2421" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="36" op_0_bw="1">
<![CDATA[
.split:1527 %zext_ln415_111 = zext i1 %and_ln412_111

]]></Node>
<StgValue><ssdm name="zext_ln415_111"/></StgValue>
</operation>

<operation id="2422" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1528 %add_ln415_111 = add i36 %trunc_ln717_109, i36 %zext_ln415_111

]]></Node>
<StgValue><ssdm name="add_ln415_111"/></StgValue>
</operation>

<operation id="2423" st_id="101" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1532 %mul_ln1171_112 = mul i53 %sext_ln1171_112, i53 %zext_ln1171_97_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_112"/></StgValue>
</operation>

<operation id="2424" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="18" op_0_bw="53">
<![CDATA[
.split:1539 %trunc_ln727_112 = trunc i53 %mul_ln1171_112

]]></Node>
<StgValue><ssdm name="trunc_ln727_112"/></StgValue>
</operation>

<operation id="2425" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="54" op_0_bw="19">
<![CDATA[
.split:1547 %sext_ln1171_113 = sext i19 %firstDense_f_V_6_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_113"/></StgValue>
</operation>

<operation id="2426" st_id="101" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1548 %mul_ln1171_113 = mul i54 %sext_ln1171_113, i54 %zext_ln1171_98_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_113"/></StgValue>
</operation>

<operation id="2427" st_id="101" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="19" op_0_bw="4">
<![CDATA[
.split:1562 %firstDense_f_V_6_3_load = load i4 %firstDense_f_V_6_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_3_load"/></StgValue>
</operation>

<operation id="2428" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1577 %firstDense_f_V_6_4_addr = getelementptr i19 %firstDense_f_V_6_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_4_addr"/></StgValue>
</operation>

<operation id="2429" st_id="101" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="19" op_0_bw="4">
<![CDATA[
.split:1578 %firstDense_f_V_6_4_load = load i4 %firstDense_f_V_6_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_4_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="2430" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1533 %shl_ln737_110 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_111, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_110"/></StgValue>
</operation>

<operation id="2431" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="55" op_0_bw="53">
<![CDATA[
.split:1534 %sext_ln1245_69 = sext i53 %mul_ln1171_112

]]></Node>
<StgValue><ssdm name="sext_ln1245_69"/></StgValue>
</operation>

<operation id="2432" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1535 %add_ln1245_112 = add i55 %shl_ln737_110, i55 %sext_ln1245_69

]]></Node>
<StgValue><ssdm name="add_ln1245_112"/></StgValue>
</operation>

<operation id="2433" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1536 %trunc_ln717_110 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_112, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_110"/></StgValue>
</operation>

<operation id="2434" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1537 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_112, i32 19

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2435" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1538 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_112, i32 18

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2436" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1540 %icmp_ln727_112 = icmp_ne  i18 %trunc_ln727_112, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_112"/></StgValue>
</operation>

<operation id="2437" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1541 %or_ln412_112 = or i1 %tmp_244, i1 %icmp_ln727_112

]]></Node>
<StgValue><ssdm name="or_ln412_112"/></StgValue>
</operation>

<operation id="2438" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1542 %and_ln412_112 = and i1 %or_ln412_112, i1 %tmp_245

]]></Node>
<StgValue><ssdm name="and_ln412_112"/></StgValue>
</operation>

<operation id="2439" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="36" op_0_bw="1">
<![CDATA[
.split:1543 %zext_ln415_112 = zext i1 %and_ln412_112

]]></Node>
<StgValue><ssdm name="zext_ln415_112"/></StgValue>
</operation>

<operation id="2440" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1544 %add_ln415_112 = add i36 %trunc_ln717_110, i36 %zext_ln415_112

]]></Node>
<StgValue><ssdm name="add_ln415_112"/></StgValue>
</operation>

<operation id="2441" st_id="102" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1548 %mul_ln1171_113 = mul i54 %sext_ln1171_113, i54 %zext_ln1171_98_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_113"/></StgValue>
</operation>

<operation id="2442" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="18" op_0_bw="54">
<![CDATA[
.split:1555 %trunc_ln727_113 = trunc i54 %mul_ln1171_113

]]></Node>
<StgValue><ssdm name="trunc_ln727_113"/></StgValue>
</operation>

<operation id="2443" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="54" op_0_bw="19">
<![CDATA[
.split:1563 %sext_ln1171_114 = sext i19 %firstDense_f_V_6_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_114"/></StgValue>
</operation>

<operation id="2444" st_id="102" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1564 %mul_ln1171_114 = mul i54 %sext_ln1171_114, i54 %zext_ln1171_99_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_114"/></StgValue>
</operation>

<operation id="2445" st_id="102" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="19" op_0_bw="4">
<![CDATA[
.split:1578 %firstDense_f_V_6_4_load = load i4 %firstDense_f_V_6_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_4_load"/></StgValue>
</operation>

<operation id="2446" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1593 %firstDense_f_V_6_5_addr = getelementptr i19 %firstDense_f_V_6_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_5_addr"/></StgValue>
</operation>

<operation id="2447" st_id="102" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="19" op_0_bw="4">
<![CDATA[
.split:1594 %firstDense_f_V_6_5_load = load i4 %firstDense_f_V_6_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_5_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="2448" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1549 %shl_ln737_111 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_112, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_111"/></StgValue>
</operation>

<operation id="2449" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="55" op_0_bw="54">
<![CDATA[
.split:1550 %sext_ln1245_70 = sext i54 %mul_ln1171_113

]]></Node>
<StgValue><ssdm name="sext_ln1245_70"/></StgValue>
</operation>

<operation id="2450" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1551 %add_ln1245_113 = add i55 %shl_ln737_111, i55 %sext_ln1245_70

]]></Node>
<StgValue><ssdm name="add_ln1245_113"/></StgValue>
</operation>

<operation id="2451" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1552 %trunc_ln717_111 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_113, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_111"/></StgValue>
</operation>

<operation id="2452" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1553 %tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_113, i32 19

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2453" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1554 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_113, i32 18

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2454" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1556 %icmp_ln727_113 = icmp_ne  i18 %trunc_ln727_113, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_113"/></StgValue>
</operation>

<operation id="2455" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1557 %or_ln412_113 = or i1 %tmp_246, i1 %icmp_ln727_113

]]></Node>
<StgValue><ssdm name="or_ln412_113"/></StgValue>
</operation>

<operation id="2456" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1558 %and_ln412_113 = and i1 %or_ln412_113, i1 %tmp_247

]]></Node>
<StgValue><ssdm name="and_ln412_113"/></StgValue>
</operation>

<operation id="2457" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="36" op_0_bw="1">
<![CDATA[
.split:1559 %zext_ln415_113 = zext i1 %and_ln412_113

]]></Node>
<StgValue><ssdm name="zext_ln415_113"/></StgValue>
</operation>

<operation id="2458" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1560 %add_ln415_113 = add i36 %trunc_ln717_111, i36 %zext_ln415_113

]]></Node>
<StgValue><ssdm name="add_ln415_113"/></StgValue>
</operation>

<operation id="2459" st_id="103" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1564 %mul_ln1171_114 = mul i54 %sext_ln1171_114, i54 %zext_ln1171_99_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_114"/></StgValue>
</operation>

<operation id="2460" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="18" op_0_bw="54">
<![CDATA[
.split:1571 %trunc_ln727_114 = trunc i54 %mul_ln1171_114

]]></Node>
<StgValue><ssdm name="trunc_ln727_114"/></StgValue>
</operation>

<operation id="2461" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="54" op_0_bw="19">
<![CDATA[
.split:1579 %sext_ln1171_115 = sext i19 %firstDense_f_V_6_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_115"/></StgValue>
</operation>

<operation id="2462" st_id="103" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1580 %mul_ln1171_115 = mul i54 %sext_ln1171_115, i54 %zext_ln1171_100_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_115"/></StgValue>
</operation>

<operation id="2463" st_id="103" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="19" op_0_bw="4">
<![CDATA[
.split:1594 %firstDense_f_V_6_5_load = load i4 %firstDense_f_V_6_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_5_load"/></StgValue>
</operation>

<operation id="2464" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1609 %firstDense_f_V_6_6_addr = getelementptr i18 %firstDense_f_V_6_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_6_addr"/></StgValue>
</operation>

<operation id="2465" st_id="103" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="18" op_0_bw="4">
<![CDATA[
.split:1610 %firstDense_f_V_6_6_load = load i4 %firstDense_f_V_6_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_6_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="2466" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1565 %shl_ln737_112 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_113, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_112"/></StgValue>
</operation>

<operation id="2467" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="55" op_0_bw="54">
<![CDATA[
.split:1566 %sext_ln1245_71 = sext i54 %mul_ln1171_114

]]></Node>
<StgValue><ssdm name="sext_ln1245_71"/></StgValue>
</operation>

<operation id="2468" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1567 %add_ln1245_114 = add i55 %shl_ln737_112, i55 %sext_ln1245_71

]]></Node>
<StgValue><ssdm name="add_ln1245_114"/></StgValue>
</operation>

<operation id="2469" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1568 %trunc_ln717_112 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_114, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_112"/></StgValue>
</operation>

<operation id="2470" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1569 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_114, i32 19

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2471" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1570 %tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_114, i32 18

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2472" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1572 %icmp_ln727_114 = icmp_ne  i18 %trunc_ln727_114, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_114"/></StgValue>
</operation>

<operation id="2473" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1573 %or_ln412_114 = or i1 %tmp_248, i1 %icmp_ln727_114

]]></Node>
<StgValue><ssdm name="or_ln412_114"/></StgValue>
</operation>

<operation id="2474" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1574 %and_ln412_114 = and i1 %or_ln412_114, i1 %tmp_249

]]></Node>
<StgValue><ssdm name="and_ln412_114"/></StgValue>
</operation>

<operation id="2475" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="36" op_0_bw="1">
<![CDATA[
.split:1575 %zext_ln415_114 = zext i1 %and_ln412_114

]]></Node>
<StgValue><ssdm name="zext_ln415_114"/></StgValue>
</operation>

<operation id="2476" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1576 %add_ln415_114 = add i36 %trunc_ln717_112, i36 %zext_ln415_114

]]></Node>
<StgValue><ssdm name="add_ln415_114"/></StgValue>
</operation>

<operation id="2477" st_id="104" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1580 %mul_ln1171_115 = mul i54 %sext_ln1171_115, i54 %zext_ln1171_100_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_115"/></StgValue>
</operation>

<operation id="2478" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="18" op_0_bw="54">
<![CDATA[
.split:1587 %trunc_ln727_115 = trunc i54 %mul_ln1171_115

]]></Node>
<StgValue><ssdm name="trunc_ln727_115"/></StgValue>
</operation>

<operation id="2479" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="54" op_0_bw="19">
<![CDATA[
.split:1595 %sext_ln1171_116 = sext i19 %firstDense_f_V_6_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_116"/></StgValue>
</operation>

<operation id="2480" st_id="104" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1596 %mul_ln1171_116 = mul i54 %sext_ln1171_116, i54 %zext_ln1171_101_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_116"/></StgValue>
</operation>

<operation id="2481" st_id="104" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="18" op_0_bw="4">
<![CDATA[
.split:1610 %firstDense_f_V_6_6_load = load i4 %firstDense_f_V_6_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_6_load"/></StgValue>
</operation>

<operation id="2482" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1625 %firstDense_f_V_6_7_addr = getelementptr i19 %firstDense_f_V_6_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_7_addr"/></StgValue>
</operation>

<operation id="2483" st_id="104" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="19" op_0_bw="4">
<![CDATA[
.split:1626 %firstDense_f_V_6_7_load = load i4 %firstDense_f_V_6_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_7_load"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="2484" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1581 %shl_ln737_113 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_114, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_113"/></StgValue>
</operation>

<operation id="2485" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="55" op_0_bw="54">
<![CDATA[
.split:1582 %sext_ln1245_72 = sext i54 %mul_ln1171_115

]]></Node>
<StgValue><ssdm name="sext_ln1245_72"/></StgValue>
</operation>

<operation id="2486" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1583 %add_ln1245_115 = add i55 %shl_ln737_113, i55 %sext_ln1245_72

]]></Node>
<StgValue><ssdm name="add_ln1245_115"/></StgValue>
</operation>

<operation id="2487" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1584 %trunc_ln717_113 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_115, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_113"/></StgValue>
</operation>

<operation id="2488" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1585 %tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_115, i32 19

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2489" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1586 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_115, i32 18

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2490" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1588 %icmp_ln727_115 = icmp_ne  i18 %trunc_ln727_115, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_115"/></StgValue>
</operation>

<operation id="2491" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1589 %or_ln412_115 = or i1 %tmp_250, i1 %icmp_ln727_115

]]></Node>
<StgValue><ssdm name="or_ln412_115"/></StgValue>
</operation>

<operation id="2492" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1590 %and_ln412_115 = and i1 %or_ln412_115, i1 %tmp_251

]]></Node>
<StgValue><ssdm name="and_ln412_115"/></StgValue>
</operation>

<operation id="2493" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="36" op_0_bw="1">
<![CDATA[
.split:1591 %zext_ln415_115 = zext i1 %and_ln412_115

]]></Node>
<StgValue><ssdm name="zext_ln415_115"/></StgValue>
</operation>

<operation id="2494" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1592 %add_ln415_115 = add i36 %trunc_ln717_113, i36 %zext_ln415_115

]]></Node>
<StgValue><ssdm name="add_ln415_115"/></StgValue>
</operation>

<operation id="2495" st_id="105" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1596 %mul_ln1171_116 = mul i54 %sext_ln1171_116, i54 %zext_ln1171_101_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_116"/></StgValue>
</operation>

<operation id="2496" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="18" op_0_bw="54">
<![CDATA[
.split:1603 %trunc_ln727_116 = trunc i54 %mul_ln1171_116

]]></Node>
<StgValue><ssdm name="trunc_ln727_116"/></StgValue>
</operation>

<operation id="2497" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="53" op_0_bw="18">
<![CDATA[
.split:1611 %sext_ln1171_117 = sext i18 %firstDense_f_V_6_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_117"/></StgValue>
</operation>

<operation id="2498" st_id="105" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1612 %mul_ln1171_117 = mul i53 %sext_ln1171_117, i53 %zext_ln1171_102_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_117"/></StgValue>
</operation>

<operation id="2499" st_id="105" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="19" op_0_bw="4">
<![CDATA[
.split:1626 %firstDense_f_V_6_7_load = load i4 %firstDense_f_V_6_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_7_load"/></StgValue>
</operation>

<operation id="2500" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1641 %firstDense_f_V_6_8_addr = getelementptr i19 %firstDense_f_V_6_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_8_addr"/></StgValue>
</operation>

<operation id="2501" st_id="105" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="19" op_0_bw="4">
<![CDATA[
.split:1642 %firstDense_f_V_6_8_load = load i4 %firstDense_f_V_6_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_8_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="2502" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1597 %shl_ln737_114 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_115, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_114"/></StgValue>
</operation>

<operation id="2503" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="55" op_0_bw="54">
<![CDATA[
.split:1598 %sext_ln1245_73 = sext i54 %mul_ln1171_116

]]></Node>
<StgValue><ssdm name="sext_ln1245_73"/></StgValue>
</operation>

<operation id="2504" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1599 %add_ln1245_116 = add i55 %shl_ln737_114, i55 %sext_ln1245_73

]]></Node>
<StgValue><ssdm name="add_ln1245_116"/></StgValue>
</operation>

<operation id="2505" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1600 %trunc_ln717_114 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_116, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_114"/></StgValue>
</operation>

<operation id="2506" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1601 %tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_116, i32 19

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2507" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1602 %tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_116, i32 18

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2508" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1604 %icmp_ln727_116 = icmp_ne  i18 %trunc_ln727_116, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_116"/></StgValue>
</operation>

<operation id="2509" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1605 %or_ln412_116 = or i1 %tmp_252, i1 %icmp_ln727_116

]]></Node>
<StgValue><ssdm name="or_ln412_116"/></StgValue>
</operation>

<operation id="2510" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1606 %and_ln412_116 = and i1 %or_ln412_116, i1 %tmp_253

]]></Node>
<StgValue><ssdm name="and_ln412_116"/></StgValue>
</operation>

<operation id="2511" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="36" op_0_bw="1">
<![CDATA[
.split:1607 %zext_ln415_116 = zext i1 %and_ln412_116

]]></Node>
<StgValue><ssdm name="zext_ln415_116"/></StgValue>
</operation>

<operation id="2512" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1608 %add_ln415_116 = add i36 %trunc_ln717_114, i36 %zext_ln415_116

]]></Node>
<StgValue><ssdm name="add_ln415_116"/></StgValue>
</operation>

<operation id="2513" st_id="106" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1612 %mul_ln1171_117 = mul i53 %sext_ln1171_117, i53 %zext_ln1171_102_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_117"/></StgValue>
</operation>

<operation id="2514" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="18" op_0_bw="53">
<![CDATA[
.split:1619 %trunc_ln727_117 = trunc i53 %mul_ln1171_117

]]></Node>
<StgValue><ssdm name="trunc_ln727_117"/></StgValue>
</operation>

<operation id="2515" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="54" op_0_bw="19">
<![CDATA[
.split:1627 %sext_ln1171_118 = sext i19 %firstDense_f_V_6_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_118"/></StgValue>
</operation>

<operation id="2516" st_id="106" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1628 %mul_ln1171_118 = mul i54 %sext_ln1171_118, i54 %zext_ln1171_103_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_118"/></StgValue>
</operation>

<operation id="2517" st_id="106" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="19" op_0_bw="4">
<![CDATA[
.split:1642 %firstDense_f_V_6_8_load = load i4 %firstDense_f_V_6_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_8_load"/></StgValue>
</operation>

<operation id="2518" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1657 %firstDense_f_V_6_9_addr = getelementptr i18 %firstDense_f_V_6_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_9_addr"/></StgValue>
</operation>

<operation id="2519" st_id="106" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="18" op_0_bw="4">
<![CDATA[
.split:1658 %firstDense_f_V_6_9_load = load i4 %firstDense_f_V_6_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_9_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="2520" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1613 %shl_ln737_115 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_116, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_115"/></StgValue>
</operation>

<operation id="2521" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="55" op_0_bw="53">
<![CDATA[
.split:1614 %sext_ln1245_74 = sext i53 %mul_ln1171_117

]]></Node>
<StgValue><ssdm name="sext_ln1245_74"/></StgValue>
</operation>

<operation id="2522" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1615 %add_ln1245_117 = add i55 %shl_ln737_115, i55 %sext_ln1245_74

]]></Node>
<StgValue><ssdm name="add_ln1245_117"/></StgValue>
</operation>

<operation id="2523" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1616 %trunc_ln717_115 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_117, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_115"/></StgValue>
</operation>

<operation id="2524" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1617 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_117, i32 19

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2525" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1618 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_117, i32 18

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2526" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1620 %icmp_ln727_117 = icmp_ne  i18 %trunc_ln727_117, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_117"/></StgValue>
</operation>

<operation id="2527" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1621 %or_ln412_117 = or i1 %tmp_254, i1 %icmp_ln727_117

]]></Node>
<StgValue><ssdm name="or_ln412_117"/></StgValue>
</operation>

<operation id="2528" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1622 %and_ln412_117 = and i1 %or_ln412_117, i1 %tmp_255

]]></Node>
<StgValue><ssdm name="and_ln412_117"/></StgValue>
</operation>

<operation id="2529" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="36" op_0_bw="1">
<![CDATA[
.split:1623 %zext_ln415_117 = zext i1 %and_ln412_117

]]></Node>
<StgValue><ssdm name="zext_ln415_117"/></StgValue>
</operation>

<operation id="2530" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1624 %add_ln415_117 = add i36 %trunc_ln717_115, i36 %zext_ln415_117

]]></Node>
<StgValue><ssdm name="add_ln415_117"/></StgValue>
</operation>

<operation id="2531" st_id="107" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1628 %mul_ln1171_118 = mul i54 %sext_ln1171_118, i54 %zext_ln1171_103_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_118"/></StgValue>
</operation>

<operation id="2532" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="18" op_0_bw="54">
<![CDATA[
.split:1635 %trunc_ln727_118 = trunc i54 %mul_ln1171_118

]]></Node>
<StgValue><ssdm name="trunc_ln727_118"/></StgValue>
</operation>

<operation id="2533" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="54" op_0_bw="19">
<![CDATA[
.split:1643 %sext_ln1171_119 = sext i19 %firstDense_f_V_6_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_119"/></StgValue>
</operation>

<operation id="2534" st_id="107" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1644 %mul_ln1171_119 = mul i54 %sext_ln1171_119, i54 %zext_ln1171_104_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_119"/></StgValue>
</operation>

<operation id="2535" st_id="107" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="18" op_0_bw="4">
<![CDATA[
.split:1658 %firstDense_f_V_6_9_load = load i4 %firstDense_f_V_6_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_9_load"/></StgValue>
</operation>

<operation id="2536" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1673 %firstDense_f_V_6_10_addr = getelementptr i19 %firstDense_f_V_6_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_10_addr"/></StgValue>
</operation>

<operation id="2537" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="19" op_0_bw="4">
<![CDATA[
.split:1674 %firstDense_f_V_6_10_load = load i4 %firstDense_f_V_6_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_10_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="2538" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1629 %shl_ln737_116 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_117, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_116"/></StgValue>
</operation>

<operation id="2539" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="55" op_0_bw="54">
<![CDATA[
.split:1630 %sext_ln1245_75 = sext i54 %mul_ln1171_118

]]></Node>
<StgValue><ssdm name="sext_ln1245_75"/></StgValue>
</operation>

<operation id="2540" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1631 %add_ln1245_118 = add i55 %shl_ln737_116, i55 %sext_ln1245_75

]]></Node>
<StgValue><ssdm name="add_ln1245_118"/></StgValue>
</operation>

<operation id="2541" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1632 %trunc_ln717_116 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_118, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_116"/></StgValue>
</operation>

<operation id="2542" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1633 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_118, i32 19

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2543" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1634 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_118, i32 18

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2544" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1636 %icmp_ln727_118 = icmp_ne  i18 %trunc_ln727_118, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_118"/></StgValue>
</operation>

<operation id="2545" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1637 %or_ln412_118 = or i1 %tmp_256, i1 %icmp_ln727_118

]]></Node>
<StgValue><ssdm name="or_ln412_118"/></StgValue>
</operation>

<operation id="2546" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1638 %and_ln412_118 = and i1 %or_ln412_118, i1 %tmp_257

]]></Node>
<StgValue><ssdm name="and_ln412_118"/></StgValue>
</operation>

<operation id="2547" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="36" op_0_bw="1">
<![CDATA[
.split:1639 %zext_ln415_118 = zext i1 %and_ln412_118

]]></Node>
<StgValue><ssdm name="zext_ln415_118"/></StgValue>
</operation>

<operation id="2548" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1640 %add_ln415_118 = add i36 %trunc_ln717_116, i36 %zext_ln415_118

]]></Node>
<StgValue><ssdm name="add_ln415_118"/></StgValue>
</operation>

<operation id="2549" st_id="108" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1644 %mul_ln1171_119 = mul i54 %sext_ln1171_119, i54 %zext_ln1171_104_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_119"/></StgValue>
</operation>

<operation id="2550" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="18" op_0_bw="54">
<![CDATA[
.split:1651 %trunc_ln727_119 = trunc i54 %mul_ln1171_119

]]></Node>
<StgValue><ssdm name="trunc_ln727_119"/></StgValue>
</operation>

<operation id="2551" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="53" op_0_bw="18">
<![CDATA[
.split:1659 %sext_ln1171_120 = sext i18 %firstDense_f_V_6_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_120"/></StgValue>
</operation>

<operation id="2552" st_id="108" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1660 %mul_ln1171_120 = mul i53 %sext_ln1171_120, i53 %zext_ln1171_105_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_120"/></StgValue>
</operation>

<operation id="2553" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="19" op_0_bw="4">
<![CDATA[
.split:1674 %firstDense_f_V_6_10_load = load i4 %firstDense_f_V_6_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_10_load"/></StgValue>
</operation>

<operation id="2554" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1689 %firstDense_f_V_6_11_addr = getelementptr i18 %firstDense_f_V_6_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_11_addr"/></StgValue>
</operation>

<operation id="2555" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="18" op_0_bw="4">
<![CDATA[
.split:1690 %firstDense_f_V_6_11_load = load i4 %firstDense_f_V_6_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_11_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="2556" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1645 %shl_ln737_117 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_118, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_117"/></StgValue>
</operation>

<operation id="2557" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="55" op_0_bw="54">
<![CDATA[
.split:1646 %sext_ln1245_76 = sext i54 %mul_ln1171_119

]]></Node>
<StgValue><ssdm name="sext_ln1245_76"/></StgValue>
</operation>

<operation id="2558" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1647 %add_ln1245_119 = add i55 %shl_ln737_117, i55 %sext_ln1245_76

]]></Node>
<StgValue><ssdm name="add_ln1245_119"/></StgValue>
</operation>

<operation id="2559" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1648 %trunc_ln717_117 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_119, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_117"/></StgValue>
</operation>

<operation id="2560" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1649 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_119, i32 19

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2561" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1650 %tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_119, i32 18

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2562" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1652 %icmp_ln727_119 = icmp_ne  i18 %trunc_ln727_119, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_119"/></StgValue>
</operation>

<operation id="2563" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1653 %or_ln412_119 = or i1 %tmp_258, i1 %icmp_ln727_119

]]></Node>
<StgValue><ssdm name="or_ln412_119"/></StgValue>
</operation>

<operation id="2564" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1654 %and_ln412_119 = and i1 %or_ln412_119, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln412_119"/></StgValue>
</operation>

<operation id="2565" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="36" op_0_bw="1">
<![CDATA[
.split:1655 %zext_ln415_119 = zext i1 %and_ln412_119

]]></Node>
<StgValue><ssdm name="zext_ln415_119"/></StgValue>
</operation>

<operation id="2566" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1656 %add_ln415_119 = add i36 %trunc_ln717_117, i36 %zext_ln415_119

]]></Node>
<StgValue><ssdm name="add_ln415_119"/></StgValue>
</operation>

<operation id="2567" st_id="109" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1660 %mul_ln1171_120 = mul i53 %sext_ln1171_120, i53 %zext_ln1171_105_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_120"/></StgValue>
</operation>

<operation id="2568" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="18" op_0_bw="53">
<![CDATA[
.split:1667 %trunc_ln727_120 = trunc i53 %mul_ln1171_120

]]></Node>
<StgValue><ssdm name="trunc_ln727_120"/></StgValue>
</operation>

<operation id="2569" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="54" op_0_bw="19">
<![CDATA[
.split:1675 %sext_ln1171_121 = sext i19 %firstDense_f_V_6_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_121"/></StgValue>
</operation>

<operation id="2570" st_id="109" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1676 %mul_ln1171_121 = mul i54 %sext_ln1171_121, i54 %zext_ln1171_106_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_121"/></StgValue>
</operation>

<operation id="2571" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="18" op_0_bw="4">
<![CDATA[
.split:1690 %firstDense_f_V_6_11_load = load i4 %firstDense_f_V_6_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_11_load"/></StgValue>
</operation>

<operation id="2572" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1705 %firstDense_f_V_6_12_addr = getelementptr i19 %firstDense_f_V_6_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_12_addr"/></StgValue>
</operation>

<operation id="2573" st_id="109" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="19" op_0_bw="4">
<![CDATA[
.split:1706 %firstDense_f_V_6_12_load = load i4 %firstDense_f_V_6_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_12_load"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="2574" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1661 %shl_ln737_118 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_119, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_118"/></StgValue>
</operation>

<operation id="2575" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="55" op_0_bw="53">
<![CDATA[
.split:1662 %sext_ln1245_77 = sext i53 %mul_ln1171_120

]]></Node>
<StgValue><ssdm name="sext_ln1245_77"/></StgValue>
</operation>

<operation id="2576" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1663 %add_ln1245_120 = add i55 %shl_ln737_118, i55 %sext_ln1245_77

]]></Node>
<StgValue><ssdm name="add_ln1245_120"/></StgValue>
</operation>

<operation id="2577" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1664 %trunc_ln717_118 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_120, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_118"/></StgValue>
</operation>

<operation id="2578" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1665 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_120, i32 19

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2579" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1666 %tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_120, i32 18

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2580" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1668 %icmp_ln727_120 = icmp_ne  i18 %trunc_ln727_120, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_120"/></StgValue>
</operation>

<operation id="2581" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1669 %or_ln412_120 = or i1 %tmp_260, i1 %icmp_ln727_120

]]></Node>
<StgValue><ssdm name="or_ln412_120"/></StgValue>
</operation>

<operation id="2582" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1670 %and_ln412_120 = and i1 %or_ln412_120, i1 %tmp_261

]]></Node>
<StgValue><ssdm name="and_ln412_120"/></StgValue>
</operation>

<operation id="2583" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="36" op_0_bw="1">
<![CDATA[
.split:1671 %zext_ln415_120 = zext i1 %and_ln412_120

]]></Node>
<StgValue><ssdm name="zext_ln415_120"/></StgValue>
</operation>

<operation id="2584" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1672 %add_ln415_120 = add i36 %trunc_ln717_118, i36 %zext_ln415_120

]]></Node>
<StgValue><ssdm name="add_ln415_120"/></StgValue>
</operation>

<operation id="2585" st_id="110" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1676 %mul_ln1171_121 = mul i54 %sext_ln1171_121, i54 %zext_ln1171_106_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_121"/></StgValue>
</operation>

<operation id="2586" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="18" op_0_bw="54">
<![CDATA[
.split:1683 %trunc_ln727_121 = trunc i54 %mul_ln1171_121

]]></Node>
<StgValue><ssdm name="trunc_ln727_121"/></StgValue>
</operation>

<operation id="2587" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="53" op_0_bw="18">
<![CDATA[
.split:1691 %sext_ln1171_122 = sext i18 %firstDense_f_V_6_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_122"/></StgValue>
</operation>

<operation id="2588" st_id="110" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1692 %mul_ln1171_122 = mul i53 %sext_ln1171_122, i53 %zext_ln1171_107_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_122"/></StgValue>
</operation>

<operation id="2589" st_id="110" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="19" op_0_bw="4">
<![CDATA[
.split:1706 %firstDense_f_V_6_12_load = load i4 %firstDense_f_V_6_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_12_load"/></StgValue>
</operation>

<operation id="2590" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1721 %firstDense_f_V_6_13_addr = getelementptr i19 %firstDense_f_V_6_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_13_addr"/></StgValue>
</operation>

<operation id="2591" st_id="110" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="19" op_0_bw="4">
<![CDATA[
.split:1722 %firstDense_f_V_6_13_load = load i4 %firstDense_f_V_6_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_13_load"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="2592" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1677 %shl_ln737_119 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_120, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_119"/></StgValue>
</operation>

<operation id="2593" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="55" op_0_bw="54">
<![CDATA[
.split:1678 %sext_ln1245_78 = sext i54 %mul_ln1171_121

]]></Node>
<StgValue><ssdm name="sext_ln1245_78"/></StgValue>
</operation>

<operation id="2594" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1679 %add_ln1245_121 = add i55 %shl_ln737_119, i55 %sext_ln1245_78

]]></Node>
<StgValue><ssdm name="add_ln1245_121"/></StgValue>
</operation>

<operation id="2595" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1680 %trunc_ln717_119 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_121, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_119"/></StgValue>
</operation>

<operation id="2596" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1681 %tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_121, i32 19

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2597" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1682 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_121, i32 18

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2598" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1684 %icmp_ln727_121 = icmp_ne  i18 %trunc_ln727_121, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_121"/></StgValue>
</operation>

<operation id="2599" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1685 %or_ln412_121 = or i1 %tmp_262, i1 %icmp_ln727_121

]]></Node>
<StgValue><ssdm name="or_ln412_121"/></StgValue>
</operation>

<operation id="2600" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1686 %and_ln412_121 = and i1 %or_ln412_121, i1 %tmp_263

]]></Node>
<StgValue><ssdm name="and_ln412_121"/></StgValue>
</operation>

<operation id="2601" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="36" op_0_bw="1">
<![CDATA[
.split:1687 %zext_ln415_121 = zext i1 %and_ln412_121

]]></Node>
<StgValue><ssdm name="zext_ln415_121"/></StgValue>
</operation>

<operation id="2602" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1688 %add_ln415_121 = add i36 %trunc_ln717_119, i36 %zext_ln415_121

]]></Node>
<StgValue><ssdm name="add_ln415_121"/></StgValue>
</operation>

<operation id="2603" st_id="111" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1692 %mul_ln1171_122 = mul i53 %sext_ln1171_122, i53 %zext_ln1171_107_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_122"/></StgValue>
</operation>

<operation id="2604" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="18" op_0_bw="53">
<![CDATA[
.split:1699 %trunc_ln727_122 = trunc i53 %mul_ln1171_122

]]></Node>
<StgValue><ssdm name="trunc_ln727_122"/></StgValue>
</operation>

<operation id="2605" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="54" op_0_bw="19">
<![CDATA[
.split:1707 %sext_ln1171_123 = sext i19 %firstDense_f_V_6_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_123"/></StgValue>
</operation>

<operation id="2606" st_id="111" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1708 %mul_ln1171_123 = mul i54 %sext_ln1171_123, i54 %zext_ln1171_108_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_123"/></StgValue>
</operation>

<operation id="2607" st_id="111" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="19" op_0_bw="4">
<![CDATA[
.split:1722 %firstDense_f_V_6_13_load = load i4 %firstDense_f_V_6_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_13_load"/></StgValue>
</operation>

<operation id="2608" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1737 %firstDense_f_V_6_14_addr = getelementptr i19 %firstDense_f_V_6_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_14_addr"/></StgValue>
</operation>

<operation id="2609" st_id="111" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="19" op_0_bw="4">
<![CDATA[
.split:1738 %firstDense_f_V_6_14_load = load i4 %firstDense_f_V_6_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_14_load"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="2610" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1693 %shl_ln737_120 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_121, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_120"/></StgValue>
</operation>

<operation id="2611" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="55" op_0_bw="53">
<![CDATA[
.split:1694 %sext_ln1245_79 = sext i53 %mul_ln1171_122

]]></Node>
<StgValue><ssdm name="sext_ln1245_79"/></StgValue>
</operation>

<operation id="2612" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1695 %add_ln1245_122 = add i55 %shl_ln737_120, i55 %sext_ln1245_79

]]></Node>
<StgValue><ssdm name="add_ln1245_122"/></StgValue>
</operation>

<operation id="2613" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1696 %trunc_ln717_120 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_122, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_120"/></StgValue>
</operation>

<operation id="2614" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1697 %tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_122, i32 19

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2615" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1698 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_122, i32 18

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2616" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1700 %icmp_ln727_122 = icmp_ne  i18 %trunc_ln727_122, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_122"/></StgValue>
</operation>

<operation id="2617" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1701 %or_ln412_122 = or i1 %tmp_264, i1 %icmp_ln727_122

]]></Node>
<StgValue><ssdm name="or_ln412_122"/></StgValue>
</operation>

<operation id="2618" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1702 %and_ln412_122 = and i1 %or_ln412_122, i1 %tmp_265

]]></Node>
<StgValue><ssdm name="and_ln412_122"/></StgValue>
</operation>

<operation id="2619" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="36" op_0_bw="1">
<![CDATA[
.split:1703 %zext_ln415_122 = zext i1 %and_ln412_122

]]></Node>
<StgValue><ssdm name="zext_ln415_122"/></StgValue>
</operation>

<operation id="2620" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1704 %add_ln415_122 = add i36 %trunc_ln717_120, i36 %zext_ln415_122

]]></Node>
<StgValue><ssdm name="add_ln415_122"/></StgValue>
</operation>

<operation id="2621" st_id="112" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1708 %mul_ln1171_123 = mul i54 %sext_ln1171_123, i54 %zext_ln1171_108_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_123"/></StgValue>
</operation>

<operation id="2622" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="18" op_0_bw="54">
<![CDATA[
.split:1715 %trunc_ln727_123 = trunc i54 %mul_ln1171_123

]]></Node>
<StgValue><ssdm name="trunc_ln727_123"/></StgValue>
</operation>

<operation id="2623" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="54" op_0_bw="19">
<![CDATA[
.split:1723 %sext_ln1171_124 = sext i19 %firstDense_f_V_6_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_124"/></StgValue>
</operation>

<operation id="2624" st_id="112" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1724 %mul_ln1171_124 = mul i54 %sext_ln1171_124, i54 %zext_ln1171_109_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_124"/></StgValue>
</operation>

<operation id="2625" st_id="112" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="19" op_0_bw="4">
<![CDATA[
.split:1738 %firstDense_f_V_6_14_load = load i4 %firstDense_f_V_6_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_14_load"/></StgValue>
</operation>

<operation id="2626" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1753 %firstDense_f_V_6_15_addr = getelementptr i20 %firstDense_f_V_6_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_15_addr"/></StgValue>
</operation>

<operation id="2627" st_id="112" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="20" op_0_bw="4">
<![CDATA[
.split:1754 %firstDense_f_V_6_15_load = load i4 %firstDense_f_V_6_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_15_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="2628" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1709 %shl_ln737_121 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_122, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_121"/></StgValue>
</operation>

<operation id="2629" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="55" op_0_bw="54">
<![CDATA[
.split:1710 %sext_ln1245_80 = sext i54 %mul_ln1171_123

]]></Node>
<StgValue><ssdm name="sext_ln1245_80"/></StgValue>
</operation>

<operation id="2630" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1711 %add_ln1245_123 = add i55 %shl_ln737_121, i55 %sext_ln1245_80

]]></Node>
<StgValue><ssdm name="add_ln1245_123"/></StgValue>
</operation>

<operation id="2631" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1712 %trunc_ln717_121 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_123, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_121"/></StgValue>
</operation>

<operation id="2632" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1713 %tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_123, i32 19

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2633" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1714 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_123, i32 18

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2634" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1716 %icmp_ln727_123 = icmp_ne  i18 %trunc_ln727_123, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_123"/></StgValue>
</operation>

<operation id="2635" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1717 %or_ln412_123 = or i1 %tmp_266, i1 %icmp_ln727_123

]]></Node>
<StgValue><ssdm name="or_ln412_123"/></StgValue>
</operation>

<operation id="2636" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1718 %and_ln412_123 = and i1 %or_ln412_123, i1 %tmp_267

]]></Node>
<StgValue><ssdm name="and_ln412_123"/></StgValue>
</operation>

<operation id="2637" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="36" op_0_bw="1">
<![CDATA[
.split:1719 %zext_ln415_123 = zext i1 %and_ln412_123

]]></Node>
<StgValue><ssdm name="zext_ln415_123"/></StgValue>
</operation>

<operation id="2638" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1720 %add_ln415_123 = add i36 %trunc_ln717_121, i36 %zext_ln415_123

]]></Node>
<StgValue><ssdm name="add_ln415_123"/></StgValue>
</operation>

<operation id="2639" st_id="113" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1724 %mul_ln1171_124 = mul i54 %sext_ln1171_124, i54 %zext_ln1171_109_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_124"/></StgValue>
</operation>

<operation id="2640" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="18" op_0_bw="54">
<![CDATA[
.split:1731 %trunc_ln727_124 = trunc i54 %mul_ln1171_124

]]></Node>
<StgValue><ssdm name="trunc_ln727_124"/></StgValue>
</operation>

<operation id="2641" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="54" op_0_bw="19">
<![CDATA[
.split:1739 %sext_ln1171_125 = sext i19 %firstDense_f_V_6_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_125"/></StgValue>
</operation>

<operation id="2642" st_id="113" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1740 %mul_ln1171_125 = mul i54 %sext_ln1171_125, i54 %zext_ln1171_110_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_125"/></StgValue>
</operation>

<operation id="2643" st_id="113" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="20" op_0_bw="4">
<![CDATA[
.split:1754 %firstDense_f_V_6_15_load = load i4 %firstDense_f_V_6_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_6_15_load"/></StgValue>
</operation>

<operation id="2644" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1768 %firstDense_f_V_7_0_addr = getelementptr i19 %firstDense_f_V_7_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_0_addr"/></StgValue>
</operation>

<operation id="2645" st_id="113" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="19" op_0_bw="4">
<![CDATA[
.split:1769 %firstDense_f_V_7_0_load = load i4 %firstDense_f_V_7_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_0_load"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="2646" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1725 %shl_ln737_122 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_123, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_122"/></StgValue>
</operation>

<operation id="2647" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="55" op_0_bw="54">
<![CDATA[
.split:1726 %sext_ln1245_81 = sext i54 %mul_ln1171_124

]]></Node>
<StgValue><ssdm name="sext_ln1245_81"/></StgValue>
</operation>

<operation id="2648" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1727 %add_ln1245_124 = add i55 %shl_ln737_122, i55 %sext_ln1245_81

]]></Node>
<StgValue><ssdm name="add_ln1245_124"/></StgValue>
</operation>

<operation id="2649" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1728 %trunc_ln717_122 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_124, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_122"/></StgValue>
</operation>

<operation id="2650" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1729 %tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_124, i32 19

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2651" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1730 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_124, i32 18

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2652" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1732 %icmp_ln727_124 = icmp_ne  i18 %trunc_ln727_124, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_124"/></StgValue>
</operation>

<operation id="2653" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1733 %or_ln412_124 = or i1 %tmp_268, i1 %icmp_ln727_124

]]></Node>
<StgValue><ssdm name="or_ln412_124"/></StgValue>
</operation>

<operation id="2654" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1734 %and_ln412_124 = and i1 %or_ln412_124, i1 %tmp_269

]]></Node>
<StgValue><ssdm name="and_ln412_124"/></StgValue>
</operation>

<operation id="2655" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="36" op_0_bw="1">
<![CDATA[
.split:1735 %zext_ln415_124 = zext i1 %and_ln412_124

]]></Node>
<StgValue><ssdm name="zext_ln415_124"/></StgValue>
</operation>

<operation id="2656" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1736 %add_ln415_124 = add i36 %trunc_ln717_122, i36 %zext_ln415_124

]]></Node>
<StgValue><ssdm name="add_ln415_124"/></StgValue>
</operation>

<operation id="2657" st_id="114" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1740 %mul_ln1171_125 = mul i54 %sext_ln1171_125, i54 %zext_ln1171_110_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_125"/></StgValue>
</operation>

<operation id="2658" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="18" op_0_bw="54">
<![CDATA[
.split:1747 %trunc_ln727_125 = trunc i54 %mul_ln1171_125

]]></Node>
<StgValue><ssdm name="trunc_ln727_125"/></StgValue>
</operation>

<operation id="2659" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="55" op_0_bw="20">
<![CDATA[
.split:1755 %sext_ln1171_126 = sext i20 %firstDense_f_V_6_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_126"/></StgValue>
</operation>

<operation id="2660" st_id="114" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1756 %mul_ln1171_126 = mul i55 %sext_ln1171_126, i55 %zext_ln1171_111_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_126"/></StgValue>
</operation>

<operation id="2661" st_id="114" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="19" op_0_bw="4">
<![CDATA[
.split:1769 %firstDense_f_V_7_0_load = load i4 %firstDense_f_V_7_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_0_load"/></StgValue>
</operation>

<operation id="2662" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1784 %firstDense_f_V_7_1_addr = getelementptr i18 %firstDense_f_V_7_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_1_addr"/></StgValue>
</operation>

<operation id="2663" st_id="114" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="18" op_0_bw="4">
<![CDATA[
.split:1785 %firstDense_f_V_7_1_load = load i4 %firstDense_f_V_7_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_1_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="2664" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1741 %shl_ln737_123 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_124, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_123"/></StgValue>
</operation>

<operation id="2665" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="55" op_0_bw="54">
<![CDATA[
.split:1742 %sext_ln1245_82 = sext i54 %mul_ln1171_125

]]></Node>
<StgValue><ssdm name="sext_ln1245_82"/></StgValue>
</operation>

<operation id="2666" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1743 %add_ln1245_125 = add i55 %shl_ln737_123, i55 %sext_ln1245_82

]]></Node>
<StgValue><ssdm name="add_ln1245_125"/></StgValue>
</operation>

<operation id="2667" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1744 %trunc_ln717_123 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_125, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_123"/></StgValue>
</operation>

<operation id="2668" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1745 %tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_125, i32 19

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2669" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1746 %tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_125, i32 18

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2670" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1748 %icmp_ln727_125 = icmp_ne  i18 %trunc_ln727_125, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_125"/></StgValue>
</operation>

<operation id="2671" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1749 %or_ln412_125 = or i1 %tmp_270, i1 %icmp_ln727_125

]]></Node>
<StgValue><ssdm name="or_ln412_125"/></StgValue>
</operation>

<operation id="2672" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1750 %and_ln412_125 = and i1 %or_ln412_125, i1 %tmp_271

]]></Node>
<StgValue><ssdm name="and_ln412_125"/></StgValue>
</operation>

<operation id="2673" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="36" op_0_bw="1">
<![CDATA[
.split:1751 %zext_ln415_125 = zext i1 %and_ln412_125

]]></Node>
<StgValue><ssdm name="zext_ln415_125"/></StgValue>
</operation>

<operation id="2674" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1752 %add_ln415_125 = add i36 %trunc_ln717_123, i36 %zext_ln415_125

]]></Node>
<StgValue><ssdm name="add_ln415_125"/></StgValue>
</operation>

<operation id="2675" st_id="115" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1756 %mul_ln1171_126 = mul i55 %sext_ln1171_126, i55 %zext_ln1171_111_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_126"/></StgValue>
</operation>

<operation id="2676" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="18" op_0_bw="55">
<![CDATA[
.split:1762 %trunc_ln727_126 = trunc i55 %mul_ln1171_126

]]></Node>
<StgValue><ssdm name="trunc_ln727_126"/></StgValue>
</operation>

<operation id="2677" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="54" op_0_bw="19">
<![CDATA[
.split:1770 %sext_ln1171_127 = sext i19 %firstDense_f_V_7_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_127"/></StgValue>
</operation>

<operation id="2678" st_id="115" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1771 %mul_ln1171_127 = mul i54 %sext_ln1171_127, i54 %zext_ln1171_112_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_127"/></StgValue>
</operation>

<operation id="2679" st_id="115" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="18" op_0_bw="4">
<![CDATA[
.split:1785 %firstDense_f_V_7_1_load = load i4 %firstDense_f_V_7_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_1_load"/></StgValue>
</operation>

<operation id="2680" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1800 %firstDense_f_V_7_2_addr = getelementptr i19 %firstDense_f_V_7_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_2_addr"/></StgValue>
</operation>

<operation id="2681" st_id="115" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="19" op_0_bw="4">
<![CDATA[
.split:1801 %firstDense_f_V_7_2_load = load i4 %firstDense_f_V_7_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_2_load"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="2682" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1757 %shl_ln737_124 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_125, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_124"/></StgValue>
</operation>

<operation id="2683" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1758 %add_ln1245_126 = add i55 %shl_ln737_124, i55 %mul_ln1171_126

]]></Node>
<StgValue><ssdm name="add_ln1245_126"/></StgValue>
</operation>

<operation id="2684" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1759 %trunc_ln717_124 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_126, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_124"/></StgValue>
</operation>

<operation id="2685" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1760 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_126, i32 19

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2686" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1761 %tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_126, i32 18

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2687" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1763 %icmp_ln727_126 = icmp_ne  i18 %trunc_ln727_126, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_126"/></StgValue>
</operation>

<operation id="2688" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1764 %or_ln412_126 = or i1 %tmp_272, i1 %icmp_ln727_126

]]></Node>
<StgValue><ssdm name="or_ln412_126"/></StgValue>
</operation>

<operation id="2689" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1765 %and_ln412_126 = and i1 %or_ln412_126, i1 %tmp_273

]]></Node>
<StgValue><ssdm name="and_ln412_126"/></StgValue>
</operation>

<operation id="2690" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="36" op_0_bw="1">
<![CDATA[
.split:1766 %zext_ln415_126 = zext i1 %and_ln412_126

]]></Node>
<StgValue><ssdm name="zext_ln415_126"/></StgValue>
</operation>

<operation id="2691" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1767 %add_ln415_126 = add i36 %trunc_ln717_124, i36 %zext_ln415_126

]]></Node>
<StgValue><ssdm name="add_ln415_126"/></StgValue>
</operation>

<operation id="2692" st_id="116" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1771 %mul_ln1171_127 = mul i54 %sext_ln1171_127, i54 %zext_ln1171_112_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_127"/></StgValue>
</operation>

<operation id="2693" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="18" op_0_bw="54">
<![CDATA[
.split:1778 %trunc_ln727_127 = trunc i54 %mul_ln1171_127

]]></Node>
<StgValue><ssdm name="trunc_ln727_127"/></StgValue>
</operation>

<operation id="2694" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="53" op_0_bw="18">
<![CDATA[
.split:1786 %sext_ln1171_128 = sext i18 %firstDense_f_V_7_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_128"/></StgValue>
</operation>

<operation id="2695" st_id="116" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1787 %mul_ln1171_128 = mul i53 %sext_ln1171_128, i53 %zext_ln1171_113_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_128"/></StgValue>
</operation>

<operation id="2696" st_id="116" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="19" op_0_bw="4">
<![CDATA[
.split:1801 %firstDense_f_V_7_2_load = load i4 %firstDense_f_V_7_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_2_load"/></StgValue>
</operation>

<operation id="2697" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1816 %firstDense_f_V_7_3_addr = getelementptr i19 %firstDense_f_V_7_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_3_addr"/></StgValue>
</operation>

<operation id="2698" st_id="116" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="19" op_0_bw="4">
<![CDATA[
.split:1817 %firstDense_f_V_7_3_load = load i4 %firstDense_f_V_7_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_3_load"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="2699" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1772 %shl_ln737_125 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_126, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_125"/></StgValue>
</operation>

<operation id="2700" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="55" op_0_bw="54">
<![CDATA[
.split:1773 %sext_ln1245_83 = sext i54 %mul_ln1171_127

]]></Node>
<StgValue><ssdm name="sext_ln1245_83"/></StgValue>
</operation>

<operation id="2701" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1774 %add_ln1245_127 = add i55 %shl_ln737_125, i55 %sext_ln1245_83

]]></Node>
<StgValue><ssdm name="add_ln1245_127"/></StgValue>
</operation>

<operation id="2702" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1775 %trunc_ln717_125 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_127, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_125"/></StgValue>
</operation>

<operation id="2703" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1776 %tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_127, i32 19

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2704" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1777 %tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_127, i32 18

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2705" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1779 %icmp_ln727_127 = icmp_ne  i18 %trunc_ln727_127, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_127"/></StgValue>
</operation>

<operation id="2706" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1780 %or_ln412_127 = or i1 %tmp_274, i1 %icmp_ln727_127

]]></Node>
<StgValue><ssdm name="or_ln412_127"/></StgValue>
</operation>

<operation id="2707" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1781 %and_ln412_127 = and i1 %or_ln412_127, i1 %tmp_275

]]></Node>
<StgValue><ssdm name="and_ln412_127"/></StgValue>
</operation>

<operation id="2708" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="36" op_0_bw="1">
<![CDATA[
.split:1782 %zext_ln415_127 = zext i1 %and_ln412_127

]]></Node>
<StgValue><ssdm name="zext_ln415_127"/></StgValue>
</operation>

<operation id="2709" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1783 %add_ln415_127 = add i36 %trunc_ln717_125, i36 %zext_ln415_127

]]></Node>
<StgValue><ssdm name="add_ln415_127"/></StgValue>
</operation>

<operation id="2710" st_id="117" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1787 %mul_ln1171_128 = mul i53 %sext_ln1171_128, i53 %zext_ln1171_113_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_128"/></StgValue>
</operation>

<operation id="2711" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="18" op_0_bw="53">
<![CDATA[
.split:1794 %trunc_ln727_128 = trunc i53 %mul_ln1171_128

]]></Node>
<StgValue><ssdm name="trunc_ln727_128"/></StgValue>
</operation>

<operation id="2712" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="54" op_0_bw="19">
<![CDATA[
.split:1802 %sext_ln1171_129 = sext i19 %firstDense_f_V_7_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_129"/></StgValue>
</operation>

<operation id="2713" st_id="117" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1803 %mul_ln1171_129 = mul i54 %sext_ln1171_129, i54 %zext_ln1171_114_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_129"/></StgValue>
</operation>

<operation id="2714" st_id="117" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="19" op_0_bw="4">
<![CDATA[
.split:1817 %firstDense_f_V_7_3_load = load i4 %firstDense_f_V_7_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_3_load"/></StgValue>
</operation>

<operation id="2715" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1832 %firstDense_f_V_7_4_addr = getelementptr i20 %firstDense_f_V_7_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_4_addr"/></StgValue>
</operation>

<operation id="2716" st_id="117" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="4">
<![CDATA[
.split:1833 %firstDense_f_V_7_4_load = load i4 %firstDense_f_V_7_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_4_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="2717" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1788 %shl_ln737_126 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_127, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_126"/></StgValue>
</operation>

<operation id="2718" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="55" op_0_bw="53">
<![CDATA[
.split:1789 %sext_ln1245_84 = sext i53 %mul_ln1171_128

]]></Node>
<StgValue><ssdm name="sext_ln1245_84"/></StgValue>
</operation>

<operation id="2719" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1790 %add_ln1245_128 = add i55 %shl_ln737_126, i55 %sext_ln1245_84

]]></Node>
<StgValue><ssdm name="add_ln1245_128"/></StgValue>
</operation>

<operation id="2720" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1791 %trunc_ln717_126 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_128, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_126"/></StgValue>
</operation>

<operation id="2721" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1792 %tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_128, i32 19

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2722" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1793 %tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_128, i32 18

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2723" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1795 %icmp_ln727_128 = icmp_ne  i18 %trunc_ln727_128, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_128"/></StgValue>
</operation>

<operation id="2724" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1796 %or_ln412_128 = or i1 %tmp_276, i1 %icmp_ln727_128

]]></Node>
<StgValue><ssdm name="or_ln412_128"/></StgValue>
</operation>

<operation id="2725" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1797 %and_ln412_128 = and i1 %or_ln412_128, i1 %tmp_277

]]></Node>
<StgValue><ssdm name="and_ln412_128"/></StgValue>
</operation>

<operation id="2726" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="36" op_0_bw="1">
<![CDATA[
.split:1798 %zext_ln415_128 = zext i1 %and_ln412_128

]]></Node>
<StgValue><ssdm name="zext_ln415_128"/></StgValue>
</operation>

<operation id="2727" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1799 %add_ln415_128 = add i36 %trunc_ln717_126, i36 %zext_ln415_128

]]></Node>
<StgValue><ssdm name="add_ln415_128"/></StgValue>
</operation>

<operation id="2728" st_id="118" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1803 %mul_ln1171_129 = mul i54 %sext_ln1171_129, i54 %zext_ln1171_114_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_129"/></StgValue>
</operation>

<operation id="2729" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="18" op_0_bw="54">
<![CDATA[
.split:1810 %trunc_ln727_129 = trunc i54 %mul_ln1171_129

]]></Node>
<StgValue><ssdm name="trunc_ln727_129"/></StgValue>
</operation>

<operation id="2730" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="54" op_0_bw="19">
<![CDATA[
.split:1818 %sext_ln1171_130 = sext i19 %firstDense_f_V_7_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_130"/></StgValue>
</operation>

<operation id="2731" st_id="118" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1819 %mul_ln1171_130 = mul i54 %sext_ln1171_130, i54 %zext_ln1171_115_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_130"/></StgValue>
</operation>

<operation id="2732" st_id="118" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="4">
<![CDATA[
.split:1833 %firstDense_f_V_7_4_load = load i4 %firstDense_f_V_7_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_4_load"/></StgValue>
</operation>

<operation id="2733" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1847 %firstDense_f_V_7_5_addr = getelementptr i19 %firstDense_f_V_7_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_5_addr"/></StgValue>
</operation>

<operation id="2734" st_id="118" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="19" op_0_bw="4">
<![CDATA[
.split:1848 %firstDense_f_V_7_5_load = load i4 %firstDense_f_V_7_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_5_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="2735" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1804 %shl_ln737_127 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_128, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_127"/></StgValue>
</operation>

<operation id="2736" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="55" op_0_bw="54">
<![CDATA[
.split:1805 %sext_ln1245_85 = sext i54 %mul_ln1171_129

]]></Node>
<StgValue><ssdm name="sext_ln1245_85"/></StgValue>
</operation>

<operation id="2737" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1806 %add_ln1245_129 = add i55 %shl_ln737_127, i55 %sext_ln1245_85

]]></Node>
<StgValue><ssdm name="add_ln1245_129"/></StgValue>
</operation>

<operation id="2738" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1807 %trunc_ln717_127 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_129, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_127"/></StgValue>
</operation>

<operation id="2739" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1808 %tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_129, i32 19

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2740" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1809 %tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_129, i32 18

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2741" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1811 %icmp_ln727_129 = icmp_ne  i18 %trunc_ln727_129, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_129"/></StgValue>
</operation>

<operation id="2742" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1812 %or_ln412_129 = or i1 %tmp_278, i1 %icmp_ln727_129

]]></Node>
<StgValue><ssdm name="or_ln412_129"/></StgValue>
</operation>

<operation id="2743" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1813 %and_ln412_129 = and i1 %or_ln412_129, i1 %tmp_279

]]></Node>
<StgValue><ssdm name="and_ln412_129"/></StgValue>
</operation>

<operation id="2744" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="36" op_0_bw="1">
<![CDATA[
.split:1814 %zext_ln415_129 = zext i1 %and_ln412_129

]]></Node>
<StgValue><ssdm name="zext_ln415_129"/></StgValue>
</operation>

<operation id="2745" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1815 %add_ln415_129 = add i36 %trunc_ln717_127, i36 %zext_ln415_129

]]></Node>
<StgValue><ssdm name="add_ln415_129"/></StgValue>
</operation>

<operation id="2746" st_id="119" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1819 %mul_ln1171_130 = mul i54 %sext_ln1171_130, i54 %zext_ln1171_115_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_130"/></StgValue>
</operation>

<operation id="2747" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="18" op_0_bw="54">
<![CDATA[
.split:1826 %trunc_ln727_130 = trunc i54 %mul_ln1171_130

]]></Node>
<StgValue><ssdm name="trunc_ln727_130"/></StgValue>
</operation>

<operation id="2748" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="55" op_0_bw="20">
<![CDATA[
.split:1834 %sext_ln1171_131 = sext i20 %firstDense_f_V_7_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_131"/></StgValue>
</operation>

<operation id="2749" st_id="119" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1835 %mul_ln1171_131 = mul i55 %sext_ln1171_131, i55 %zext_ln1171_116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_131"/></StgValue>
</operation>

<operation id="2750" st_id="119" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="19" op_0_bw="4">
<![CDATA[
.split:1848 %firstDense_f_V_7_5_load = load i4 %firstDense_f_V_7_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_5_load"/></StgValue>
</operation>

<operation id="2751" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1863 %firstDense_f_V_7_6_addr = getelementptr i19 %firstDense_f_V_7_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_6_addr"/></StgValue>
</operation>

<operation id="2752" st_id="119" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="19" op_0_bw="4">
<![CDATA[
.split:1864 %firstDense_f_V_7_6_load = load i4 %firstDense_f_V_7_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_6_load"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="2753" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1820 %shl_ln737_128 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_129, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_128"/></StgValue>
</operation>

<operation id="2754" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="55" op_0_bw="54">
<![CDATA[
.split:1821 %sext_ln1245_86 = sext i54 %mul_ln1171_130

]]></Node>
<StgValue><ssdm name="sext_ln1245_86"/></StgValue>
</operation>

<operation id="2755" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1822 %add_ln1245_130 = add i55 %shl_ln737_128, i55 %sext_ln1245_86

]]></Node>
<StgValue><ssdm name="add_ln1245_130"/></StgValue>
</operation>

<operation id="2756" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1823 %trunc_ln717_128 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_130, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_128"/></StgValue>
</operation>

<operation id="2757" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1824 %tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_130, i32 19

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2758" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1825 %tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_130, i32 18

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2759" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1827 %icmp_ln727_130 = icmp_ne  i18 %trunc_ln727_130, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_130"/></StgValue>
</operation>

<operation id="2760" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1828 %or_ln412_130 = or i1 %tmp_280, i1 %icmp_ln727_130

]]></Node>
<StgValue><ssdm name="or_ln412_130"/></StgValue>
</operation>

<operation id="2761" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1829 %and_ln412_130 = and i1 %or_ln412_130, i1 %tmp_281

]]></Node>
<StgValue><ssdm name="and_ln412_130"/></StgValue>
</operation>

<operation id="2762" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="36" op_0_bw="1">
<![CDATA[
.split:1830 %zext_ln415_130 = zext i1 %and_ln412_130

]]></Node>
<StgValue><ssdm name="zext_ln415_130"/></StgValue>
</operation>

<operation id="2763" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1831 %add_ln415_130 = add i36 %trunc_ln717_128, i36 %zext_ln415_130

]]></Node>
<StgValue><ssdm name="add_ln415_130"/></StgValue>
</operation>

<operation id="2764" st_id="120" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1835 %mul_ln1171_131 = mul i55 %sext_ln1171_131, i55 %zext_ln1171_116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_131"/></StgValue>
</operation>

<operation id="2765" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="18" op_0_bw="55">
<![CDATA[
.split:1841 %trunc_ln727_131 = trunc i55 %mul_ln1171_131

]]></Node>
<StgValue><ssdm name="trunc_ln727_131"/></StgValue>
</operation>

<operation id="2766" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="54" op_0_bw="19">
<![CDATA[
.split:1849 %sext_ln1171_132 = sext i19 %firstDense_f_V_7_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_132"/></StgValue>
</operation>

<operation id="2767" st_id="120" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1850 %mul_ln1171_132 = mul i54 %sext_ln1171_132, i54 %zext_ln1171_117_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_132"/></StgValue>
</operation>

<operation id="2768" st_id="120" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="19" op_0_bw="4">
<![CDATA[
.split:1864 %firstDense_f_V_7_6_load = load i4 %firstDense_f_V_7_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_6_load"/></StgValue>
</operation>

<operation id="2769" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1879 %firstDense_f_V_7_7_addr = getelementptr i19 %firstDense_f_V_7_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_7_addr"/></StgValue>
</operation>

<operation id="2770" st_id="120" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="19" op_0_bw="4">
<![CDATA[
.split:1880 %firstDense_f_V_7_7_load = load i4 %firstDense_f_V_7_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_7_load"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="2771" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1836 %shl_ln737_129 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_130, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_129"/></StgValue>
</operation>

<operation id="2772" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1837 %add_ln1245_131 = add i55 %shl_ln737_129, i55 %mul_ln1171_131

]]></Node>
<StgValue><ssdm name="add_ln1245_131"/></StgValue>
</operation>

<operation id="2773" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1838 %trunc_ln717_129 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_131, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_129"/></StgValue>
</operation>

<operation id="2774" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1839 %tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_131, i32 19

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2775" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1840 %tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_131, i32 18

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2776" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1842 %icmp_ln727_131 = icmp_ne  i18 %trunc_ln727_131, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_131"/></StgValue>
</operation>

<operation id="2777" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1843 %or_ln412_131 = or i1 %tmp_282, i1 %icmp_ln727_131

]]></Node>
<StgValue><ssdm name="or_ln412_131"/></StgValue>
</operation>

<operation id="2778" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1844 %and_ln412_131 = and i1 %or_ln412_131, i1 %tmp_283

]]></Node>
<StgValue><ssdm name="and_ln412_131"/></StgValue>
</operation>

<operation id="2779" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="36" op_0_bw="1">
<![CDATA[
.split:1845 %zext_ln415_131 = zext i1 %and_ln412_131

]]></Node>
<StgValue><ssdm name="zext_ln415_131"/></StgValue>
</operation>

<operation id="2780" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1846 %add_ln415_131 = add i36 %trunc_ln717_129, i36 %zext_ln415_131

]]></Node>
<StgValue><ssdm name="add_ln415_131"/></StgValue>
</operation>

<operation id="2781" st_id="121" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1850 %mul_ln1171_132 = mul i54 %sext_ln1171_132, i54 %zext_ln1171_117_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_132"/></StgValue>
</operation>

<operation id="2782" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="18" op_0_bw="54">
<![CDATA[
.split:1857 %trunc_ln727_132 = trunc i54 %mul_ln1171_132

]]></Node>
<StgValue><ssdm name="trunc_ln727_132"/></StgValue>
</operation>

<operation id="2783" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="54" op_0_bw="19">
<![CDATA[
.split:1865 %sext_ln1171_133 = sext i19 %firstDense_f_V_7_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_133"/></StgValue>
</operation>

<operation id="2784" st_id="121" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1866 %mul_ln1171_133 = mul i54 %sext_ln1171_133, i54 %zext_ln1171_118_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_133"/></StgValue>
</operation>

<operation id="2785" st_id="121" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="19" op_0_bw="4">
<![CDATA[
.split:1880 %firstDense_f_V_7_7_load = load i4 %firstDense_f_V_7_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_7_load"/></StgValue>
</operation>

<operation id="2786" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1895 %firstDense_f_V_7_8_addr = getelementptr i19 %firstDense_f_V_7_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_8_addr"/></StgValue>
</operation>

<operation id="2787" st_id="121" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="19" op_0_bw="4">
<![CDATA[
.split:1896 %firstDense_f_V_7_8_load = load i4 %firstDense_f_V_7_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_8_load"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="2788" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1851 %shl_ln737_130 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_131, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_130"/></StgValue>
</operation>

<operation id="2789" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="55" op_0_bw="54">
<![CDATA[
.split:1852 %sext_ln1245_87 = sext i54 %mul_ln1171_132

]]></Node>
<StgValue><ssdm name="sext_ln1245_87"/></StgValue>
</operation>

<operation id="2790" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1853 %add_ln1245_132 = add i55 %shl_ln737_130, i55 %sext_ln1245_87

]]></Node>
<StgValue><ssdm name="add_ln1245_132"/></StgValue>
</operation>

<operation id="2791" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1854 %trunc_ln717_130 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_132, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_130"/></StgValue>
</operation>

<operation id="2792" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1855 %tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_132, i32 19

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2793" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1856 %tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_132, i32 18

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2794" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1858 %icmp_ln727_132 = icmp_ne  i18 %trunc_ln727_132, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_132"/></StgValue>
</operation>

<operation id="2795" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1859 %or_ln412_132 = or i1 %tmp_284, i1 %icmp_ln727_132

]]></Node>
<StgValue><ssdm name="or_ln412_132"/></StgValue>
</operation>

<operation id="2796" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1860 %and_ln412_132 = and i1 %or_ln412_132, i1 %tmp_285

]]></Node>
<StgValue><ssdm name="and_ln412_132"/></StgValue>
</operation>

<operation id="2797" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="36" op_0_bw="1">
<![CDATA[
.split:1861 %zext_ln415_132 = zext i1 %and_ln412_132

]]></Node>
<StgValue><ssdm name="zext_ln415_132"/></StgValue>
</operation>

<operation id="2798" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1862 %add_ln415_132 = add i36 %trunc_ln717_130, i36 %zext_ln415_132

]]></Node>
<StgValue><ssdm name="add_ln415_132"/></StgValue>
</operation>

<operation id="2799" st_id="122" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1866 %mul_ln1171_133 = mul i54 %sext_ln1171_133, i54 %zext_ln1171_118_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_133"/></StgValue>
</operation>

<operation id="2800" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="18" op_0_bw="54">
<![CDATA[
.split:1873 %trunc_ln727_133 = trunc i54 %mul_ln1171_133

]]></Node>
<StgValue><ssdm name="trunc_ln727_133"/></StgValue>
</operation>

<operation id="2801" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="54" op_0_bw="19">
<![CDATA[
.split:1881 %sext_ln1171_134 = sext i19 %firstDense_f_V_7_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_134"/></StgValue>
</operation>

<operation id="2802" st_id="122" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1882 %mul_ln1171_134 = mul i54 %sext_ln1171_134, i54 %zext_ln1171_119_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_134"/></StgValue>
</operation>

<operation id="2803" st_id="122" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="19" op_0_bw="4">
<![CDATA[
.split:1896 %firstDense_f_V_7_8_load = load i4 %firstDense_f_V_7_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_8_load"/></StgValue>
</operation>

<operation id="2804" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1911 %firstDense_f_V_7_9_addr = getelementptr i19 %firstDense_f_V_7_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_9_addr"/></StgValue>
</operation>

<operation id="2805" st_id="122" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="19" op_0_bw="4">
<![CDATA[
.split:1912 %firstDense_f_V_7_9_load = load i4 %firstDense_f_V_7_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_9_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="2806" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1867 %shl_ln737_131 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_132, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_131"/></StgValue>
</operation>

<operation id="2807" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="55" op_0_bw="54">
<![CDATA[
.split:1868 %sext_ln1245_88 = sext i54 %mul_ln1171_133

]]></Node>
<StgValue><ssdm name="sext_ln1245_88"/></StgValue>
</operation>

<operation id="2808" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1869 %add_ln1245_133 = add i55 %shl_ln737_131, i55 %sext_ln1245_88

]]></Node>
<StgValue><ssdm name="add_ln1245_133"/></StgValue>
</operation>

<operation id="2809" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1870 %trunc_ln717_131 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_133, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_131"/></StgValue>
</operation>

<operation id="2810" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1871 %tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_133, i32 19

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2811" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1872 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_133, i32 18

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2812" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1874 %icmp_ln727_133 = icmp_ne  i18 %trunc_ln727_133, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_133"/></StgValue>
</operation>

<operation id="2813" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1875 %or_ln412_133 = or i1 %tmp_286, i1 %icmp_ln727_133

]]></Node>
<StgValue><ssdm name="or_ln412_133"/></StgValue>
</operation>

<operation id="2814" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1876 %and_ln412_133 = and i1 %or_ln412_133, i1 %tmp_287

]]></Node>
<StgValue><ssdm name="and_ln412_133"/></StgValue>
</operation>

<operation id="2815" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="36" op_0_bw="1">
<![CDATA[
.split:1877 %zext_ln415_133 = zext i1 %and_ln412_133

]]></Node>
<StgValue><ssdm name="zext_ln415_133"/></StgValue>
</operation>

<operation id="2816" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1878 %add_ln415_133 = add i36 %trunc_ln717_131, i36 %zext_ln415_133

]]></Node>
<StgValue><ssdm name="add_ln415_133"/></StgValue>
</operation>

<operation id="2817" st_id="123" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1882 %mul_ln1171_134 = mul i54 %sext_ln1171_134, i54 %zext_ln1171_119_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_134"/></StgValue>
</operation>

<operation id="2818" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="18" op_0_bw="54">
<![CDATA[
.split:1889 %trunc_ln727_134 = trunc i54 %mul_ln1171_134

]]></Node>
<StgValue><ssdm name="trunc_ln727_134"/></StgValue>
</operation>

<operation id="2819" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="54" op_0_bw="19">
<![CDATA[
.split:1897 %sext_ln1171_135 = sext i19 %firstDense_f_V_7_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_135"/></StgValue>
</operation>

<operation id="2820" st_id="123" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1898 %mul_ln1171_135 = mul i54 %sext_ln1171_135, i54 %zext_ln1171_120_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_135"/></StgValue>
</operation>

<operation id="2821" st_id="123" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="19" op_0_bw="4">
<![CDATA[
.split:1912 %firstDense_f_V_7_9_load = load i4 %firstDense_f_V_7_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_9_load"/></StgValue>
</operation>

<operation id="2822" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1927 %firstDense_f_V_7_10_addr = getelementptr i19 %firstDense_f_V_7_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_10_addr"/></StgValue>
</operation>

<operation id="2823" st_id="123" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="19" op_0_bw="4">
<![CDATA[
.split:1928 %firstDense_f_V_7_10_load = load i4 %firstDense_f_V_7_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_10_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="2824" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1883 %shl_ln737_132 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_133, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_132"/></StgValue>
</operation>

<operation id="2825" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="55" op_0_bw="54">
<![CDATA[
.split:1884 %sext_ln1245_89 = sext i54 %mul_ln1171_134

]]></Node>
<StgValue><ssdm name="sext_ln1245_89"/></StgValue>
</operation>

<operation id="2826" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1885 %add_ln1245_134 = add i55 %shl_ln737_132, i55 %sext_ln1245_89

]]></Node>
<StgValue><ssdm name="add_ln1245_134"/></StgValue>
</operation>

<operation id="2827" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1886 %trunc_ln717_132 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_134, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_132"/></StgValue>
</operation>

<operation id="2828" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1887 %tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_134, i32 19

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2829" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1888 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_134, i32 18

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2830" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1890 %icmp_ln727_134 = icmp_ne  i18 %trunc_ln727_134, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_134"/></StgValue>
</operation>

<operation id="2831" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1891 %or_ln412_134 = or i1 %tmp_288, i1 %icmp_ln727_134

]]></Node>
<StgValue><ssdm name="or_ln412_134"/></StgValue>
</operation>

<operation id="2832" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1892 %and_ln412_134 = and i1 %or_ln412_134, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln412_134"/></StgValue>
</operation>

<operation id="2833" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="36" op_0_bw="1">
<![CDATA[
.split:1893 %zext_ln415_134 = zext i1 %and_ln412_134

]]></Node>
<StgValue><ssdm name="zext_ln415_134"/></StgValue>
</operation>

<operation id="2834" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1894 %add_ln415_134 = add i36 %trunc_ln717_132, i36 %zext_ln415_134

]]></Node>
<StgValue><ssdm name="add_ln415_134"/></StgValue>
</operation>

<operation id="2835" st_id="124" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1898 %mul_ln1171_135 = mul i54 %sext_ln1171_135, i54 %zext_ln1171_120_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_135"/></StgValue>
</operation>

<operation id="2836" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="18" op_0_bw="54">
<![CDATA[
.split:1905 %trunc_ln727_135 = trunc i54 %mul_ln1171_135

]]></Node>
<StgValue><ssdm name="trunc_ln727_135"/></StgValue>
</operation>

<operation id="2837" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="54" op_0_bw="19">
<![CDATA[
.split:1913 %sext_ln1171_136 = sext i19 %firstDense_f_V_7_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_136"/></StgValue>
</operation>

<operation id="2838" st_id="124" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1914 %mul_ln1171_136 = mul i54 %sext_ln1171_136, i54 %zext_ln1171_121_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_136"/></StgValue>
</operation>

<operation id="2839" st_id="124" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="19" op_0_bw="4">
<![CDATA[
.split:1928 %firstDense_f_V_7_10_load = load i4 %firstDense_f_V_7_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_10_load"/></StgValue>
</operation>

<operation id="2840" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1943 %firstDense_f_V_7_11_addr = getelementptr i18 %firstDense_f_V_7_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_11_addr"/></StgValue>
</operation>

<operation id="2841" st_id="124" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="18" op_0_bw="4">
<![CDATA[
.split:1944 %firstDense_f_V_7_11_load = load i4 %firstDense_f_V_7_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_11_load"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="2842" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1899 %shl_ln737_133 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_134, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_133"/></StgValue>
</operation>

<operation id="2843" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="55" op_0_bw="54">
<![CDATA[
.split:1900 %sext_ln1245_90 = sext i54 %mul_ln1171_135

]]></Node>
<StgValue><ssdm name="sext_ln1245_90"/></StgValue>
</operation>

<operation id="2844" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1901 %add_ln1245_135 = add i55 %shl_ln737_133, i55 %sext_ln1245_90

]]></Node>
<StgValue><ssdm name="add_ln1245_135"/></StgValue>
</operation>

<operation id="2845" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1902 %trunc_ln717_133 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_135, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_133"/></StgValue>
</operation>

<operation id="2846" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1903 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_135, i32 19

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2847" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1904 %tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_135, i32 18

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2848" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1906 %icmp_ln727_135 = icmp_ne  i18 %trunc_ln727_135, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_135"/></StgValue>
</operation>

<operation id="2849" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1907 %or_ln412_135 = or i1 %tmp_290, i1 %icmp_ln727_135

]]></Node>
<StgValue><ssdm name="or_ln412_135"/></StgValue>
</operation>

<operation id="2850" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1908 %and_ln412_135 = and i1 %or_ln412_135, i1 %tmp_291

]]></Node>
<StgValue><ssdm name="and_ln412_135"/></StgValue>
</operation>

<operation id="2851" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="36" op_0_bw="1">
<![CDATA[
.split:1909 %zext_ln415_135 = zext i1 %and_ln412_135

]]></Node>
<StgValue><ssdm name="zext_ln415_135"/></StgValue>
</operation>

<operation id="2852" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1910 %add_ln415_135 = add i36 %trunc_ln717_133, i36 %zext_ln415_135

]]></Node>
<StgValue><ssdm name="add_ln415_135"/></StgValue>
</operation>

<operation id="2853" st_id="125" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1914 %mul_ln1171_136 = mul i54 %sext_ln1171_136, i54 %zext_ln1171_121_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_136"/></StgValue>
</operation>

<operation id="2854" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="18" op_0_bw="54">
<![CDATA[
.split:1921 %trunc_ln727_136 = trunc i54 %mul_ln1171_136

]]></Node>
<StgValue><ssdm name="trunc_ln727_136"/></StgValue>
</operation>

<operation id="2855" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="54" op_0_bw="19">
<![CDATA[
.split:1929 %sext_ln1171_137 = sext i19 %firstDense_f_V_7_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_137"/></StgValue>
</operation>

<operation id="2856" st_id="125" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1930 %mul_ln1171_137 = mul i54 %sext_ln1171_137, i54 %zext_ln1171_122_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_137"/></StgValue>
</operation>

<operation id="2857" st_id="125" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="18" op_0_bw="4">
<![CDATA[
.split:1944 %firstDense_f_V_7_11_load = load i4 %firstDense_f_V_7_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_11_load"/></StgValue>
</operation>

<operation id="2858" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1959 %firstDense_f_V_7_12_addr = getelementptr i19 %firstDense_f_V_7_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_12_addr"/></StgValue>
</operation>

<operation id="2859" st_id="125" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="19" op_0_bw="4">
<![CDATA[
.split:1960 %firstDense_f_V_7_12_load = load i4 %firstDense_f_V_7_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_12_load"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="2860" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1915 %shl_ln737_134 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_135, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_134"/></StgValue>
</operation>

<operation id="2861" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="55" op_0_bw="54">
<![CDATA[
.split:1916 %sext_ln1245_91 = sext i54 %mul_ln1171_136

]]></Node>
<StgValue><ssdm name="sext_ln1245_91"/></StgValue>
</operation>

<operation id="2862" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1917 %add_ln1245_136 = add i55 %shl_ln737_134, i55 %sext_ln1245_91

]]></Node>
<StgValue><ssdm name="add_ln1245_136"/></StgValue>
</operation>

<operation id="2863" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1918 %trunc_ln717_134 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_136, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_134"/></StgValue>
</operation>

<operation id="2864" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1919 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_136, i32 19

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2865" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1920 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_136, i32 18

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2866" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1922 %icmp_ln727_136 = icmp_ne  i18 %trunc_ln727_136, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_136"/></StgValue>
</operation>

<operation id="2867" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1923 %or_ln412_136 = or i1 %tmp_292, i1 %icmp_ln727_136

]]></Node>
<StgValue><ssdm name="or_ln412_136"/></StgValue>
</operation>

<operation id="2868" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1924 %and_ln412_136 = and i1 %or_ln412_136, i1 %tmp_293

]]></Node>
<StgValue><ssdm name="and_ln412_136"/></StgValue>
</operation>

<operation id="2869" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="36" op_0_bw="1">
<![CDATA[
.split:1925 %zext_ln415_136 = zext i1 %and_ln412_136

]]></Node>
<StgValue><ssdm name="zext_ln415_136"/></StgValue>
</operation>

<operation id="2870" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1926 %add_ln415_136 = add i36 %trunc_ln717_134, i36 %zext_ln415_136

]]></Node>
<StgValue><ssdm name="add_ln415_136"/></StgValue>
</operation>

<operation id="2871" st_id="126" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1930 %mul_ln1171_137 = mul i54 %sext_ln1171_137, i54 %zext_ln1171_122_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_137"/></StgValue>
</operation>

<operation id="2872" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="18" op_0_bw="54">
<![CDATA[
.split:1937 %trunc_ln727_137 = trunc i54 %mul_ln1171_137

]]></Node>
<StgValue><ssdm name="trunc_ln727_137"/></StgValue>
</operation>

<operation id="2873" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="53" op_0_bw="18">
<![CDATA[
.split:1945 %sext_ln1171_138 = sext i18 %firstDense_f_V_7_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_138"/></StgValue>
</operation>

<operation id="2874" st_id="126" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1946 %mul_ln1171_138 = mul i53 %sext_ln1171_138, i53 %zext_ln1171_123_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_138"/></StgValue>
</operation>

<operation id="2875" st_id="126" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="19" op_0_bw="4">
<![CDATA[
.split:1960 %firstDense_f_V_7_12_load = load i4 %firstDense_f_V_7_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_12_load"/></StgValue>
</operation>

<operation id="2876" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1975 %firstDense_f_V_7_13_addr = getelementptr i19 %firstDense_f_V_7_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_13_addr"/></StgValue>
</operation>

<operation id="2877" st_id="126" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="19" op_0_bw="4">
<![CDATA[
.split:1976 %firstDense_f_V_7_13_load = load i4 %firstDense_f_V_7_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_13_load"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="2878" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1931 %shl_ln737_135 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_136, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_135"/></StgValue>
</operation>

<operation id="2879" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="55" op_0_bw="54">
<![CDATA[
.split:1932 %sext_ln1245_92 = sext i54 %mul_ln1171_137

]]></Node>
<StgValue><ssdm name="sext_ln1245_92"/></StgValue>
</operation>

<operation id="2880" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1933 %add_ln1245_137 = add i55 %shl_ln737_135, i55 %sext_ln1245_92

]]></Node>
<StgValue><ssdm name="add_ln1245_137"/></StgValue>
</operation>

<operation id="2881" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1934 %trunc_ln717_135 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_137, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_135"/></StgValue>
</operation>

<operation id="2882" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1935 %tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_137, i32 19

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2883" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1936 %tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_137, i32 18

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2884" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1938 %icmp_ln727_137 = icmp_ne  i18 %trunc_ln727_137, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_137"/></StgValue>
</operation>

<operation id="2885" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1939 %or_ln412_137 = or i1 %tmp_294, i1 %icmp_ln727_137

]]></Node>
<StgValue><ssdm name="or_ln412_137"/></StgValue>
</operation>

<operation id="2886" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1940 %and_ln412_137 = and i1 %or_ln412_137, i1 %tmp_295

]]></Node>
<StgValue><ssdm name="and_ln412_137"/></StgValue>
</operation>

<operation id="2887" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="36" op_0_bw="1">
<![CDATA[
.split:1941 %zext_ln415_137 = zext i1 %and_ln412_137

]]></Node>
<StgValue><ssdm name="zext_ln415_137"/></StgValue>
</operation>

<operation id="2888" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1942 %add_ln415_137 = add i36 %trunc_ln717_135, i36 %zext_ln415_137

]]></Node>
<StgValue><ssdm name="add_ln415_137"/></StgValue>
</operation>

<operation id="2889" st_id="127" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:1946 %mul_ln1171_138 = mul i53 %sext_ln1171_138, i53 %zext_ln1171_123_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_138"/></StgValue>
</operation>

<operation id="2890" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="18" op_0_bw="53">
<![CDATA[
.split:1953 %trunc_ln727_138 = trunc i53 %mul_ln1171_138

]]></Node>
<StgValue><ssdm name="trunc_ln727_138"/></StgValue>
</operation>

<operation id="2891" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="54" op_0_bw="19">
<![CDATA[
.split:1961 %sext_ln1171_139 = sext i19 %firstDense_f_V_7_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_139"/></StgValue>
</operation>

<operation id="2892" st_id="127" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1962 %mul_ln1171_139 = mul i54 %sext_ln1171_139, i54 %zext_ln1171_124_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_139"/></StgValue>
</operation>

<operation id="2893" st_id="127" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="19" op_0_bw="4">
<![CDATA[
.split:1976 %firstDense_f_V_7_13_load = load i4 %firstDense_f_V_7_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_13_load"/></StgValue>
</operation>

<operation id="2894" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1991 %firstDense_f_V_7_14_addr = getelementptr i19 %firstDense_f_V_7_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_14_addr"/></StgValue>
</operation>

<operation id="2895" st_id="127" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="19" op_0_bw="4">
<![CDATA[
.split:1992 %firstDense_f_V_7_14_load = load i4 %firstDense_f_V_7_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_14_load"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="2896" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1947 %shl_ln737_136 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_137, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_136"/></StgValue>
</operation>

<operation id="2897" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="55" op_0_bw="53">
<![CDATA[
.split:1948 %sext_ln1245_93 = sext i53 %mul_ln1171_138

]]></Node>
<StgValue><ssdm name="sext_ln1245_93"/></StgValue>
</operation>

<operation id="2898" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1949 %add_ln1245_138 = add i55 %shl_ln737_136, i55 %sext_ln1245_93

]]></Node>
<StgValue><ssdm name="add_ln1245_138"/></StgValue>
</operation>

<operation id="2899" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1950 %trunc_ln717_136 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_138, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_136"/></StgValue>
</operation>

<operation id="2900" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1951 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_138, i32 19

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2901" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:1952 %tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_138, i32 18

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2902" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1954 %icmp_ln727_138 = icmp_ne  i18 %trunc_ln727_138, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_138"/></StgValue>
</operation>

<operation id="2903" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1955 %or_ln412_138 = or i1 %tmp_296, i1 %icmp_ln727_138

]]></Node>
<StgValue><ssdm name="or_ln412_138"/></StgValue>
</operation>

<operation id="2904" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1956 %and_ln412_138 = and i1 %or_ln412_138, i1 %tmp_297

]]></Node>
<StgValue><ssdm name="and_ln412_138"/></StgValue>
</operation>

<operation id="2905" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="36" op_0_bw="1">
<![CDATA[
.split:1957 %zext_ln415_138 = zext i1 %and_ln412_138

]]></Node>
<StgValue><ssdm name="zext_ln415_138"/></StgValue>
</operation>

<operation id="2906" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1958 %add_ln415_138 = add i36 %trunc_ln717_136, i36 %zext_ln415_138

]]></Node>
<StgValue><ssdm name="add_ln415_138"/></StgValue>
</operation>

<operation id="2907" st_id="128" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1962 %mul_ln1171_139 = mul i54 %sext_ln1171_139, i54 %zext_ln1171_124_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_139"/></StgValue>
</operation>

<operation id="2908" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="18" op_0_bw="54">
<![CDATA[
.split:1969 %trunc_ln727_139 = trunc i54 %mul_ln1171_139

]]></Node>
<StgValue><ssdm name="trunc_ln727_139"/></StgValue>
</operation>

<operation id="2909" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="54" op_0_bw="19">
<![CDATA[
.split:1977 %sext_ln1171_140 = sext i19 %firstDense_f_V_7_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_140"/></StgValue>
</operation>

<operation id="2910" st_id="128" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1978 %mul_ln1171_140 = mul i54 %sext_ln1171_140, i54 %zext_ln1171_125_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_140"/></StgValue>
</operation>

<operation id="2911" st_id="128" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="19" op_0_bw="4">
<![CDATA[
.split:1992 %firstDense_f_V_7_14_load = load i4 %firstDense_f_V_7_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_14_load"/></StgValue>
</operation>

<operation id="2912" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2007 %firstDense_f_V_7_15_addr = getelementptr i19 %firstDense_f_V_7_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_15_addr"/></StgValue>
</operation>

<operation id="2913" st_id="128" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="19" op_0_bw="4">
<![CDATA[
.split:2008 %firstDense_f_V_7_15_load = load i4 %firstDense_f_V_7_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_15_load"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="2914" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1963 %shl_ln737_137 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_138, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_137"/></StgValue>
</operation>

<operation id="2915" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="55" op_0_bw="54">
<![CDATA[
.split:1964 %sext_ln1245_94 = sext i54 %mul_ln1171_139

]]></Node>
<StgValue><ssdm name="sext_ln1245_94"/></StgValue>
</operation>

<operation id="2916" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1965 %add_ln1245_139 = add i55 %shl_ln737_137, i55 %sext_ln1245_94

]]></Node>
<StgValue><ssdm name="add_ln1245_139"/></StgValue>
</operation>

<operation id="2917" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1966 %trunc_ln717_137 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_139, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_137"/></StgValue>
</operation>

<operation id="2918" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1967 %tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_139, i32 19

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2919" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1968 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_139, i32 18

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2920" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1970 %icmp_ln727_139 = icmp_ne  i18 %trunc_ln727_139, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_139"/></StgValue>
</operation>

<operation id="2921" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1971 %or_ln412_139 = or i1 %tmp_298, i1 %icmp_ln727_139

]]></Node>
<StgValue><ssdm name="or_ln412_139"/></StgValue>
</operation>

<operation id="2922" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1972 %and_ln412_139 = and i1 %or_ln412_139, i1 %tmp_299

]]></Node>
<StgValue><ssdm name="and_ln412_139"/></StgValue>
</operation>

<operation id="2923" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="36" op_0_bw="1">
<![CDATA[
.split:1973 %zext_ln415_139 = zext i1 %and_ln412_139

]]></Node>
<StgValue><ssdm name="zext_ln415_139"/></StgValue>
</operation>

<operation id="2924" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1974 %add_ln415_139 = add i36 %trunc_ln717_137, i36 %zext_ln415_139

]]></Node>
<StgValue><ssdm name="add_ln415_139"/></StgValue>
</operation>

<operation id="2925" st_id="129" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1978 %mul_ln1171_140 = mul i54 %sext_ln1171_140, i54 %zext_ln1171_125_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_140"/></StgValue>
</operation>

<operation id="2926" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="18" op_0_bw="54">
<![CDATA[
.split:1985 %trunc_ln727_140 = trunc i54 %mul_ln1171_140

]]></Node>
<StgValue><ssdm name="trunc_ln727_140"/></StgValue>
</operation>

<operation id="2927" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="54" op_0_bw="19">
<![CDATA[
.split:1993 %sext_ln1171_141 = sext i19 %firstDense_f_V_7_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_141"/></StgValue>
</operation>

<operation id="2928" st_id="129" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1994 %mul_ln1171_141 = mul i54 %sext_ln1171_141, i54 %zext_ln1171_126_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_141"/></StgValue>
</operation>

<operation id="2929" st_id="129" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="19" op_0_bw="4">
<![CDATA[
.split:2008 %firstDense_f_V_7_15_load = load i4 %firstDense_f_V_7_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_7_15_load"/></StgValue>
</operation>

<operation id="2930" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2023 %firstDense_f_V_8_0_addr = getelementptr i19 %firstDense_f_V_8_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_0_addr"/></StgValue>
</operation>

<operation id="2931" st_id="129" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="19" op_0_bw="4">
<![CDATA[
.split:2024 %firstDense_f_V_8_0_load = load i4 %firstDense_f_V_8_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_0_load"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="2932" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1979 %shl_ln737_138 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_139, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_138"/></StgValue>
</operation>

<operation id="2933" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="55" op_0_bw="54">
<![CDATA[
.split:1980 %sext_ln1245_95 = sext i54 %mul_ln1171_140

]]></Node>
<StgValue><ssdm name="sext_ln1245_95"/></StgValue>
</operation>

<operation id="2934" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1981 %add_ln1245_140 = add i55 %shl_ln737_138, i55 %sext_ln1245_95

]]></Node>
<StgValue><ssdm name="add_ln1245_140"/></StgValue>
</operation>

<operation id="2935" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1982 %trunc_ln717_138 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_140, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_138"/></StgValue>
</operation>

<operation id="2936" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1983 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_140, i32 19

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2937" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:1984 %tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_140, i32 18

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2938" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1986 %icmp_ln727_140 = icmp_ne  i18 %trunc_ln727_140, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_140"/></StgValue>
</operation>

<operation id="2939" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1987 %or_ln412_140 = or i1 %tmp_300, i1 %icmp_ln727_140

]]></Node>
<StgValue><ssdm name="or_ln412_140"/></StgValue>
</operation>

<operation id="2940" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:1988 %and_ln412_140 = and i1 %or_ln412_140, i1 %tmp_301

]]></Node>
<StgValue><ssdm name="and_ln412_140"/></StgValue>
</operation>

<operation id="2941" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="36" op_0_bw="1">
<![CDATA[
.split:1989 %zext_ln415_140 = zext i1 %and_ln412_140

]]></Node>
<StgValue><ssdm name="zext_ln415_140"/></StgValue>
</operation>

<operation id="2942" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:1990 %add_ln415_140 = add i36 %trunc_ln717_138, i36 %zext_ln415_140

]]></Node>
<StgValue><ssdm name="add_ln415_140"/></StgValue>
</operation>

<operation id="2943" st_id="130" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:1994 %mul_ln1171_141 = mul i54 %sext_ln1171_141, i54 %zext_ln1171_126_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_141"/></StgValue>
</operation>

<operation id="2944" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="18" op_0_bw="54">
<![CDATA[
.split:2001 %trunc_ln727_141 = trunc i54 %mul_ln1171_141

]]></Node>
<StgValue><ssdm name="trunc_ln727_141"/></StgValue>
</operation>

<operation id="2945" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="54" op_0_bw="19">
<![CDATA[
.split:2009 %sext_ln1171_142 = sext i19 %firstDense_f_V_7_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_142"/></StgValue>
</operation>

<operation id="2946" st_id="130" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2010 %mul_ln1171_142 = mul i54 %sext_ln1171_142, i54 %zext_ln1171_127_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_142"/></StgValue>
</operation>

<operation id="2947" st_id="130" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="19" op_0_bw="4">
<![CDATA[
.split:2024 %firstDense_f_V_8_0_load = load i4 %firstDense_f_V_8_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_0_load"/></StgValue>
</operation>

<operation id="2948" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2039 %firstDense_f_V_8_1_addr = getelementptr i18 %firstDense_f_V_8_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_1_addr"/></StgValue>
</operation>

<operation id="2949" st_id="130" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="18" op_0_bw="4">
<![CDATA[
.split:2040 %firstDense_f_V_8_1_load = load i4 %firstDense_f_V_8_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_1_load"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="2950" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:1995 %shl_ln737_139 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_140, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_139"/></StgValue>
</operation>

<operation id="2951" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="55" op_0_bw="54">
<![CDATA[
.split:1996 %sext_ln1245_96 = sext i54 %mul_ln1171_141

]]></Node>
<StgValue><ssdm name="sext_ln1245_96"/></StgValue>
</operation>

<operation id="2952" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:1997 %add_ln1245_141 = add i55 %shl_ln737_139, i55 %sext_ln1245_96

]]></Node>
<StgValue><ssdm name="add_ln1245_141"/></StgValue>
</operation>

<operation id="2953" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1998 %trunc_ln717_139 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_141, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_139"/></StgValue>
</operation>

<operation id="2954" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:1999 %tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_141, i32 19

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2955" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2000 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_141, i32 18

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2956" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2002 %icmp_ln727_141 = icmp_ne  i18 %trunc_ln727_141, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_141"/></StgValue>
</operation>

<operation id="2957" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2003 %or_ln412_141 = or i1 %tmp_302, i1 %icmp_ln727_141

]]></Node>
<StgValue><ssdm name="or_ln412_141"/></StgValue>
</operation>

<operation id="2958" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2004 %and_ln412_141 = and i1 %or_ln412_141, i1 %tmp_303

]]></Node>
<StgValue><ssdm name="and_ln412_141"/></StgValue>
</operation>

<operation id="2959" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="36" op_0_bw="1">
<![CDATA[
.split:2005 %zext_ln415_141 = zext i1 %and_ln412_141

]]></Node>
<StgValue><ssdm name="zext_ln415_141"/></StgValue>
</operation>

<operation id="2960" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2006 %add_ln415_141 = add i36 %trunc_ln717_139, i36 %zext_ln415_141

]]></Node>
<StgValue><ssdm name="add_ln415_141"/></StgValue>
</operation>

<operation id="2961" st_id="131" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2010 %mul_ln1171_142 = mul i54 %sext_ln1171_142, i54 %zext_ln1171_127_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_142"/></StgValue>
</operation>

<operation id="2962" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="18" op_0_bw="54">
<![CDATA[
.split:2017 %trunc_ln727_142 = trunc i54 %mul_ln1171_142

]]></Node>
<StgValue><ssdm name="trunc_ln727_142"/></StgValue>
</operation>

<operation id="2963" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="54" op_0_bw="19">
<![CDATA[
.split:2025 %sext_ln1171_143 = sext i19 %firstDense_f_V_8_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_143"/></StgValue>
</operation>

<operation id="2964" st_id="131" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2026 %mul_ln1171_143 = mul i54 %sext_ln1171_143, i54 %zext_ln1171_128_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_143"/></StgValue>
</operation>

<operation id="2965" st_id="131" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="18" op_0_bw="4">
<![CDATA[
.split:2040 %firstDense_f_V_8_1_load = load i4 %firstDense_f_V_8_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_1_load"/></StgValue>
</operation>

<operation id="2966" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2055 %firstDense_f_V_8_2_addr = getelementptr i19 %firstDense_f_V_8_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_2_addr"/></StgValue>
</operation>

<operation id="2967" st_id="131" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="19" op_0_bw="4">
<![CDATA[
.split:2056 %firstDense_f_V_8_2_load = load i4 %firstDense_f_V_8_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_2_load"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="2968" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2011 %shl_ln737_140 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_141, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_140"/></StgValue>
</operation>

<operation id="2969" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="55" op_0_bw="54">
<![CDATA[
.split:2012 %sext_ln1245_97 = sext i54 %mul_ln1171_142

]]></Node>
<StgValue><ssdm name="sext_ln1245_97"/></StgValue>
</operation>

<operation id="2970" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2013 %add_ln1245_142 = add i55 %shl_ln737_140, i55 %sext_ln1245_97

]]></Node>
<StgValue><ssdm name="add_ln1245_142"/></StgValue>
</operation>

<operation id="2971" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2014 %trunc_ln717_140 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_142, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_140"/></StgValue>
</operation>

<operation id="2972" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2015 %tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_142, i32 19

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2973" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2016 %tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_142, i32 18

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2974" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2018 %icmp_ln727_142 = icmp_ne  i18 %trunc_ln727_142, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_142"/></StgValue>
</operation>

<operation id="2975" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2019 %or_ln412_142 = or i1 %tmp_304, i1 %icmp_ln727_142

]]></Node>
<StgValue><ssdm name="or_ln412_142"/></StgValue>
</operation>

<operation id="2976" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2020 %and_ln412_142 = and i1 %or_ln412_142, i1 %tmp_305

]]></Node>
<StgValue><ssdm name="and_ln412_142"/></StgValue>
</operation>

<operation id="2977" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="36" op_0_bw="1">
<![CDATA[
.split:2021 %zext_ln415_142 = zext i1 %and_ln412_142

]]></Node>
<StgValue><ssdm name="zext_ln415_142"/></StgValue>
</operation>

<operation id="2978" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2022 %add_ln415_142 = add i36 %trunc_ln717_140, i36 %zext_ln415_142

]]></Node>
<StgValue><ssdm name="add_ln415_142"/></StgValue>
</operation>

<operation id="2979" st_id="132" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2026 %mul_ln1171_143 = mul i54 %sext_ln1171_143, i54 %zext_ln1171_128_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_143"/></StgValue>
</operation>

<operation id="2980" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="18" op_0_bw="54">
<![CDATA[
.split:2033 %trunc_ln727_143 = trunc i54 %mul_ln1171_143

]]></Node>
<StgValue><ssdm name="trunc_ln727_143"/></StgValue>
</operation>

<operation id="2981" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="53" op_0_bw="18">
<![CDATA[
.split:2041 %sext_ln1171_144 = sext i18 %firstDense_f_V_8_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_144"/></StgValue>
</operation>

<operation id="2982" st_id="132" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2042 %mul_ln1171_144 = mul i53 %sext_ln1171_144, i53 %zext_ln1171_129_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_144"/></StgValue>
</operation>

<operation id="2983" st_id="132" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="19" op_0_bw="4">
<![CDATA[
.split:2056 %firstDense_f_V_8_2_load = load i4 %firstDense_f_V_8_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_2_load"/></StgValue>
</operation>

<operation id="2984" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2071 %firstDense_f_V_8_3_addr = getelementptr i19 %firstDense_f_V_8_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_3_addr"/></StgValue>
</operation>

<operation id="2985" st_id="132" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="19" op_0_bw="4">
<![CDATA[
.split:2072 %firstDense_f_V_8_3_load = load i4 %firstDense_f_V_8_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_3_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="2986" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2027 %shl_ln737_141 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_142, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_141"/></StgValue>
</operation>

<operation id="2987" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="55" op_0_bw="54">
<![CDATA[
.split:2028 %sext_ln1245_98 = sext i54 %mul_ln1171_143

]]></Node>
<StgValue><ssdm name="sext_ln1245_98"/></StgValue>
</operation>

<operation id="2988" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2029 %add_ln1245_143 = add i55 %shl_ln737_141, i55 %sext_ln1245_98

]]></Node>
<StgValue><ssdm name="add_ln1245_143"/></StgValue>
</operation>

<operation id="2989" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2030 %trunc_ln717_141 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_143, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_141"/></StgValue>
</operation>

<operation id="2990" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2031 %tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_143, i32 19

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2991" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2032 %tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_143, i32 18

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2992" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2034 %icmp_ln727_143 = icmp_ne  i18 %trunc_ln727_143, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_143"/></StgValue>
</operation>

<operation id="2993" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2035 %or_ln412_143 = or i1 %tmp_306, i1 %icmp_ln727_143

]]></Node>
<StgValue><ssdm name="or_ln412_143"/></StgValue>
</operation>

<operation id="2994" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2036 %and_ln412_143 = and i1 %or_ln412_143, i1 %tmp_307

]]></Node>
<StgValue><ssdm name="and_ln412_143"/></StgValue>
</operation>

<operation id="2995" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="36" op_0_bw="1">
<![CDATA[
.split:2037 %zext_ln415_143 = zext i1 %and_ln412_143

]]></Node>
<StgValue><ssdm name="zext_ln415_143"/></StgValue>
</operation>

<operation id="2996" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2038 %add_ln415_143 = add i36 %trunc_ln717_141, i36 %zext_ln415_143

]]></Node>
<StgValue><ssdm name="add_ln415_143"/></StgValue>
</operation>

<operation id="2997" st_id="133" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2042 %mul_ln1171_144 = mul i53 %sext_ln1171_144, i53 %zext_ln1171_129_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_144"/></StgValue>
</operation>

<operation id="2998" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="18" op_0_bw="53">
<![CDATA[
.split:2049 %trunc_ln727_144 = trunc i53 %mul_ln1171_144

]]></Node>
<StgValue><ssdm name="trunc_ln727_144"/></StgValue>
</operation>

<operation id="2999" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="54" op_0_bw="19">
<![CDATA[
.split:2057 %sext_ln1171_145 = sext i19 %firstDense_f_V_8_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_145"/></StgValue>
</operation>

<operation id="3000" st_id="133" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2058 %mul_ln1171_145 = mul i54 %sext_ln1171_145, i54 %zext_ln1171_130_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_145"/></StgValue>
</operation>

<operation id="3001" st_id="133" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="19" op_0_bw="4">
<![CDATA[
.split:2072 %firstDense_f_V_8_3_load = load i4 %firstDense_f_V_8_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_3_load"/></StgValue>
</operation>

<operation id="3002" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2087 %firstDense_f_V_8_4_addr = getelementptr i19 %firstDense_f_V_8_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_4_addr"/></StgValue>
</operation>

<operation id="3003" st_id="133" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="19" op_0_bw="4">
<![CDATA[
.split:2088 %firstDense_f_V_8_4_load = load i4 %firstDense_f_V_8_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_4_load"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="3004" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2043 %shl_ln737_142 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_143, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_142"/></StgValue>
</operation>

<operation id="3005" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="55" op_0_bw="53">
<![CDATA[
.split:2044 %sext_ln1245_99 = sext i53 %mul_ln1171_144

]]></Node>
<StgValue><ssdm name="sext_ln1245_99"/></StgValue>
</operation>

<operation id="3006" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2045 %add_ln1245_144 = add i55 %shl_ln737_142, i55 %sext_ln1245_99

]]></Node>
<StgValue><ssdm name="add_ln1245_144"/></StgValue>
</operation>

<operation id="3007" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2046 %trunc_ln717_142 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_144, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_142"/></StgValue>
</operation>

<operation id="3008" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2047 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_144, i32 19

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="3009" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2048 %tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_144, i32 18

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="3010" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2050 %icmp_ln727_144 = icmp_ne  i18 %trunc_ln727_144, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_144"/></StgValue>
</operation>

<operation id="3011" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2051 %or_ln412_144 = or i1 %tmp_308, i1 %icmp_ln727_144

]]></Node>
<StgValue><ssdm name="or_ln412_144"/></StgValue>
</operation>

<operation id="3012" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2052 %and_ln412_144 = and i1 %or_ln412_144, i1 %tmp_309

]]></Node>
<StgValue><ssdm name="and_ln412_144"/></StgValue>
</operation>

<operation id="3013" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="36" op_0_bw="1">
<![CDATA[
.split:2053 %zext_ln415_144 = zext i1 %and_ln412_144

]]></Node>
<StgValue><ssdm name="zext_ln415_144"/></StgValue>
</operation>

<operation id="3014" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2054 %add_ln415_144 = add i36 %trunc_ln717_142, i36 %zext_ln415_144

]]></Node>
<StgValue><ssdm name="add_ln415_144"/></StgValue>
</operation>

<operation id="3015" st_id="134" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2058 %mul_ln1171_145 = mul i54 %sext_ln1171_145, i54 %zext_ln1171_130_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_145"/></StgValue>
</operation>

<operation id="3016" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="18" op_0_bw="54">
<![CDATA[
.split:2065 %trunc_ln727_145 = trunc i54 %mul_ln1171_145

]]></Node>
<StgValue><ssdm name="trunc_ln727_145"/></StgValue>
</operation>

<operation id="3017" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="54" op_0_bw="19">
<![CDATA[
.split:2073 %sext_ln1171_146 = sext i19 %firstDense_f_V_8_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_146"/></StgValue>
</operation>

<operation id="3018" st_id="134" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2074 %mul_ln1171_146 = mul i54 %sext_ln1171_146, i54 %zext_ln1171_131_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_146"/></StgValue>
</operation>

<operation id="3019" st_id="134" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="19" op_0_bw="4">
<![CDATA[
.split:2088 %firstDense_f_V_8_4_load = load i4 %firstDense_f_V_8_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_4_load"/></StgValue>
</operation>

<operation id="3020" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2103 %firstDense_f_V_8_5_addr = getelementptr i19 %firstDense_f_V_8_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_5_addr"/></StgValue>
</operation>

<operation id="3021" st_id="134" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="19" op_0_bw="4">
<![CDATA[
.split:2104 %firstDense_f_V_8_5_load = load i4 %firstDense_f_V_8_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_5_load"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="3022" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2059 %shl_ln737_143 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_144, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_143"/></StgValue>
</operation>

<operation id="3023" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="55" op_0_bw="54">
<![CDATA[
.split:2060 %sext_ln1245_100 = sext i54 %mul_ln1171_145

]]></Node>
<StgValue><ssdm name="sext_ln1245_100"/></StgValue>
</operation>

<operation id="3024" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2061 %add_ln1245_145 = add i55 %shl_ln737_143, i55 %sext_ln1245_100

]]></Node>
<StgValue><ssdm name="add_ln1245_145"/></StgValue>
</operation>

<operation id="3025" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2062 %trunc_ln717_143 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_145, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_143"/></StgValue>
</operation>

<operation id="3026" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2063 %tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_145, i32 19

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="3027" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2064 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_145, i32 18

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="3028" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2066 %icmp_ln727_145 = icmp_ne  i18 %trunc_ln727_145, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_145"/></StgValue>
</operation>

<operation id="3029" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2067 %or_ln412_145 = or i1 %tmp_310, i1 %icmp_ln727_145

]]></Node>
<StgValue><ssdm name="or_ln412_145"/></StgValue>
</operation>

<operation id="3030" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2068 %and_ln412_145 = and i1 %or_ln412_145, i1 %tmp_311

]]></Node>
<StgValue><ssdm name="and_ln412_145"/></StgValue>
</operation>

<operation id="3031" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="36" op_0_bw="1">
<![CDATA[
.split:2069 %zext_ln415_145 = zext i1 %and_ln412_145

]]></Node>
<StgValue><ssdm name="zext_ln415_145"/></StgValue>
</operation>

<operation id="3032" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2070 %add_ln415_145 = add i36 %trunc_ln717_143, i36 %zext_ln415_145

]]></Node>
<StgValue><ssdm name="add_ln415_145"/></StgValue>
</operation>

<operation id="3033" st_id="135" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2074 %mul_ln1171_146 = mul i54 %sext_ln1171_146, i54 %zext_ln1171_131_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_146"/></StgValue>
</operation>

<operation id="3034" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="18" op_0_bw="54">
<![CDATA[
.split:2081 %trunc_ln727_146 = trunc i54 %mul_ln1171_146

]]></Node>
<StgValue><ssdm name="trunc_ln727_146"/></StgValue>
</operation>

<operation id="3035" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="54" op_0_bw="19">
<![CDATA[
.split:2089 %sext_ln1171_147 = sext i19 %firstDense_f_V_8_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_147"/></StgValue>
</operation>

<operation id="3036" st_id="135" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2090 %mul_ln1171_147 = mul i54 %sext_ln1171_147, i54 %zext_ln1171_132_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_147"/></StgValue>
</operation>

<operation id="3037" st_id="135" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="19" op_0_bw="4">
<![CDATA[
.split:2104 %firstDense_f_V_8_5_load = load i4 %firstDense_f_V_8_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_5_load"/></StgValue>
</operation>

<operation id="3038" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2119 %firstDense_f_V_8_6_addr = getelementptr i19 %firstDense_f_V_8_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_6_addr"/></StgValue>
</operation>

<operation id="3039" st_id="135" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="19" op_0_bw="4">
<![CDATA[
.split:2120 %firstDense_f_V_8_6_load = load i4 %firstDense_f_V_8_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_6_load"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="3040" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2075 %shl_ln737_144 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_145, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_144"/></StgValue>
</operation>

<operation id="3041" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="55" op_0_bw="54">
<![CDATA[
.split:2076 %sext_ln1245_101 = sext i54 %mul_ln1171_146

]]></Node>
<StgValue><ssdm name="sext_ln1245_101"/></StgValue>
</operation>

<operation id="3042" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2077 %add_ln1245_146 = add i55 %shl_ln737_144, i55 %sext_ln1245_101

]]></Node>
<StgValue><ssdm name="add_ln1245_146"/></StgValue>
</operation>

<operation id="3043" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2078 %trunc_ln717_144 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_146, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_144"/></StgValue>
</operation>

<operation id="3044" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2079 %tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_146, i32 19

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="3045" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2080 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_146, i32 18

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="3046" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2082 %icmp_ln727_146 = icmp_ne  i18 %trunc_ln727_146, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_146"/></StgValue>
</operation>

<operation id="3047" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2083 %or_ln412_146 = or i1 %tmp_312, i1 %icmp_ln727_146

]]></Node>
<StgValue><ssdm name="or_ln412_146"/></StgValue>
</operation>

<operation id="3048" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2084 %and_ln412_146 = and i1 %or_ln412_146, i1 %tmp_313

]]></Node>
<StgValue><ssdm name="and_ln412_146"/></StgValue>
</operation>

<operation id="3049" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="36" op_0_bw="1">
<![CDATA[
.split:2085 %zext_ln415_146 = zext i1 %and_ln412_146

]]></Node>
<StgValue><ssdm name="zext_ln415_146"/></StgValue>
</operation>

<operation id="3050" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2086 %add_ln415_146 = add i36 %trunc_ln717_144, i36 %zext_ln415_146

]]></Node>
<StgValue><ssdm name="add_ln415_146"/></StgValue>
</operation>

<operation id="3051" st_id="136" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2090 %mul_ln1171_147 = mul i54 %sext_ln1171_147, i54 %zext_ln1171_132_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_147"/></StgValue>
</operation>

<operation id="3052" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="18" op_0_bw="54">
<![CDATA[
.split:2097 %trunc_ln727_147 = trunc i54 %mul_ln1171_147

]]></Node>
<StgValue><ssdm name="trunc_ln727_147"/></StgValue>
</operation>

<operation id="3053" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="54" op_0_bw="19">
<![CDATA[
.split:2105 %sext_ln1171_148 = sext i19 %firstDense_f_V_8_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_148"/></StgValue>
</operation>

<operation id="3054" st_id="136" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2106 %mul_ln1171_148 = mul i54 %sext_ln1171_148, i54 %zext_ln1171_133_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_148"/></StgValue>
</operation>

<operation id="3055" st_id="136" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="19" op_0_bw="4">
<![CDATA[
.split:2120 %firstDense_f_V_8_6_load = load i4 %firstDense_f_V_8_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_6_load"/></StgValue>
</operation>

<operation id="3056" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2135 %firstDense_f_V_8_7_addr = getelementptr i19 %firstDense_f_V_8_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_7_addr"/></StgValue>
</operation>

<operation id="3057" st_id="136" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="19" op_0_bw="4">
<![CDATA[
.split:2136 %firstDense_f_V_8_7_load = load i4 %firstDense_f_V_8_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_7_load"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="3058" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2091 %shl_ln737_145 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_146, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_145"/></StgValue>
</operation>

<operation id="3059" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="55" op_0_bw="54">
<![CDATA[
.split:2092 %sext_ln1245_102 = sext i54 %mul_ln1171_147

]]></Node>
<StgValue><ssdm name="sext_ln1245_102"/></StgValue>
</operation>

<operation id="3060" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2093 %add_ln1245_147 = add i55 %shl_ln737_145, i55 %sext_ln1245_102

]]></Node>
<StgValue><ssdm name="add_ln1245_147"/></StgValue>
</operation>

<operation id="3061" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2094 %trunc_ln717_145 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_147, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_145"/></StgValue>
</operation>

<operation id="3062" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2095 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_147, i32 19

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="3063" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2096 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_147, i32 18

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="3064" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2098 %icmp_ln727_147 = icmp_ne  i18 %trunc_ln727_147, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_147"/></StgValue>
</operation>

<operation id="3065" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2099 %or_ln412_147 = or i1 %tmp_314, i1 %icmp_ln727_147

]]></Node>
<StgValue><ssdm name="or_ln412_147"/></StgValue>
</operation>

<operation id="3066" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2100 %and_ln412_147 = and i1 %or_ln412_147, i1 %tmp_315

]]></Node>
<StgValue><ssdm name="and_ln412_147"/></StgValue>
</operation>

<operation id="3067" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="36" op_0_bw="1">
<![CDATA[
.split:2101 %zext_ln415_147 = zext i1 %and_ln412_147

]]></Node>
<StgValue><ssdm name="zext_ln415_147"/></StgValue>
</operation>

<operation id="3068" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2102 %add_ln415_147 = add i36 %trunc_ln717_145, i36 %zext_ln415_147

]]></Node>
<StgValue><ssdm name="add_ln415_147"/></StgValue>
</operation>

<operation id="3069" st_id="137" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2106 %mul_ln1171_148 = mul i54 %sext_ln1171_148, i54 %zext_ln1171_133_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_148"/></StgValue>
</operation>

<operation id="3070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="18" op_0_bw="54">
<![CDATA[
.split:2113 %trunc_ln727_148 = trunc i54 %mul_ln1171_148

]]></Node>
<StgValue><ssdm name="trunc_ln727_148"/></StgValue>
</operation>

<operation id="3071" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="54" op_0_bw="19">
<![CDATA[
.split:2121 %sext_ln1171_149 = sext i19 %firstDense_f_V_8_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_149"/></StgValue>
</operation>

<operation id="3072" st_id="137" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2122 %mul_ln1171_149 = mul i54 %sext_ln1171_149, i54 %zext_ln1171_134_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_149"/></StgValue>
</operation>

<operation id="3073" st_id="137" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="19" op_0_bw="4">
<![CDATA[
.split:2136 %firstDense_f_V_8_7_load = load i4 %firstDense_f_V_8_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_7_load"/></StgValue>
</operation>

<operation id="3074" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2151 %firstDense_f_V_8_8_addr = getelementptr i19 %firstDense_f_V_8_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_8_addr"/></StgValue>
</operation>

<operation id="3075" st_id="137" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="19" op_0_bw="4">
<![CDATA[
.split:2152 %firstDense_f_V_8_8_load = load i4 %firstDense_f_V_8_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_8_load"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="3076" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2107 %shl_ln737_146 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_147, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_146"/></StgValue>
</operation>

<operation id="3077" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="55" op_0_bw="54">
<![CDATA[
.split:2108 %sext_ln1245_103 = sext i54 %mul_ln1171_148

]]></Node>
<StgValue><ssdm name="sext_ln1245_103"/></StgValue>
</operation>

<operation id="3078" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2109 %add_ln1245_148 = add i55 %shl_ln737_146, i55 %sext_ln1245_103

]]></Node>
<StgValue><ssdm name="add_ln1245_148"/></StgValue>
</operation>

<operation id="3079" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2110 %trunc_ln717_146 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_148, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_146"/></StgValue>
</operation>

<operation id="3080" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2111 %tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_148, i32 19

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="3081" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2112 %tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_148, i32 18

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="3082" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2114 %icmp_ln727_148 = icmp_ne  i18 %trunc_ln727_148, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_148"/></StgValue>
</operation>

<operation id="3083" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2115 %or_ln412_148 = or i1 %tmp_316, i1 %icmp_ln727_148

]]></Node>
<StgValue><ssdm name="or_ln412_148"/></StgValue>
</operation>

<operation id="3084" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2116 %and_ln412_148 = and i1 %or_ln412_148, i1 %tmp_317

]]></Node>
<StgValue><ssdm name="and_ln412_148"/></StgValue>
</operation>

<operation id="3085" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="36" op_0_bw="1">
<![CDATA[
.split:2117 %zext_ln415_148 = zext i1 %and_ln412_148

]]></Node>
<StgValue><ssdm name="zext_ln415_148"/></StgValue>
</operation>

<operation id="3086" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2118 %add_ln415_148 = add i36 %trunc_ln717_146, i36 %zext_ln415_148

]]></Node>
<StgValue><ssdm name="add_ln415_148"/></StgValue>
</operation>

<operation id="3087" st_id="138" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2122 %mul_ln1171_149 = mul i54 %sext_ln1171_149, i54 %zext_ln1171_134_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_149"/></StgValue>
</operation>

<operation id="3088" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="18" op_0_bw="54">
<![CDATA[
.split:2129 %trunc_ln727_149 = trunc i54 %mul_ln1171_149

]]></Node>
<StgValue><ssdm name="trunc_ln727_149"/></StgValue>
</operation>

<operation id="3089" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="54" op_0_bw="19">
<![CDATA[
.split:2137 %sext_ln1171_150 = sext i19 %firstDense_f_V_8_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_150"/></StgValue>
</operation>

<operation id="3090" st_id="138" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2138 %mul_ln1171_150 = mul i54 %sext_ln1171_150, i54 %zext_ln1171_135_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_150"/></StgValue>
</operation>

<operation id="3091" st_id="138" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="19" op_0_bw="4">
<![CDATA[
.split:2152 %firstDense_f_V_8_8_load = load i4 %firstDense_f_V_8_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_8_load"/></StgValue>
</operation>

<operation id="3092" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2167 %firstDense_f_V_8_9_addr = getelementptr i19 %firstDense_f_V_8_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_9_addr"/></StgValue>
</operation>

<operation id="3093" st_id="138" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="19" op_0_bw="4">
<![CDATA[
.split:2168 %firstDense_f_V_8_9_load = load i4 %firstDense_f_V_8_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_9_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="3094" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2123 %shl_ln737_147 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_148, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_147"/></StgValue>
</operation>

<operation id="3095" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="55" op_0_bw="54">
<![CDATA[
.split:2124 %sext_ln1245_104 = sext i54 %mul_ln1171_149

]]></Node>
<StgValue><ssdm name="sext_ln1245_104"/></StgValue>
</operation>

<operation id="3096" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2125 %add_ln1245_149 = add i55 %shl_ln737_147, i55 %sext_ln1245_104

]]></Node>
<StgValue><ssdm name="add_ln1245_149"/></StgValue>
</operation>

<operation id="3097" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2126 %trunc_ln717_147 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_149, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_147"/></StgValue>
</operation>

<operation id="3098" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2127 %tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_149, i32 19

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="3099" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2128 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_149, i32 18

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3100" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2130 %icmp_ln727_149 = icmp_ne  i18 %trunc_ln727_149, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_149"/></StgValue>
</operation>

<operation id="3101" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2131 %or_ln412_149 = or i1 %tmp_318, i1 %icmp_ln727_149

]]></Node>
<StgValue><ssdm name="or_ln412_149"/></StgValue>
</operation>

<operation id="3102" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2132 %and_ln412_149 = and i1 %or_ln412_149, i1 %tmp_319

]]></Node>
<StgValue><ssdm name="and_ln412_149"/></StgValue>
</operation>

<operation id="3103" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="36" op_0_bw="1">
<![CDATA[
.split:2133 %zext_ln415_149 = zext i1 %and_ln412_149

]]></Node>
<StgValue><ssdm name="zext_ln415_149"/></StgValue>
</operation>

<operation id="3104" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2134 %add_ln415_149 = add i36 %trunc_ln717_147, i36 %zext_ln415_149

]]></Node>
<StgValue><ssdm name="add_ln415_149"/></StgValue>
</operation>

<operation id="3105" st_id="139" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2138 %mul_ln1171_150 = mul i54 %sext_ln1171_150, i54 %zext_ln1171_135_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_150"/></StgValue>
</operation>

<operation id="3106" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="18" op_0_bw="54">
<![CDATA[
.split:2145 %trunc_ln727_150 = trunc i54 %mul_ln1171_150

]]></Node>
<StgValue><ssdm name="trunc_ln727_150"/></StgValue>
</operation>

<operation id="3107" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="54" op_0_bw="19">
<![CDATA[
.split:2153 %sext_ln1171_151 = sext i19 %firstDense_f_V_8_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_151"/></StgValue>
</operation>

<operation id="3108" st_id="139" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2154 %mul_ln1171_151 = mul i54 %sext_ln1171_151, i54 %zext_ln1171_136_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_151"/></StgValue>
</operation>

<operation id="3109" st_id="139" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="19" op_0_bw="4">
<![CDATA[
.split:2168 %firstDense_f_V_8_9_load = load i4 %firstDense_f_V_8_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_9_load"/></StgValue>
</operation>

<operation id="3110" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2183 %firstDense_f_V_8_10_addr = getelementptr i19 %firstDense_f_V_8_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_10_addr"/></StgValue>
</operation>

<operation id="3111" st_id="139" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="19" op_0_bw="4">
<![CDATA[
.split:2184 %firstDense_f_V_8_10_load = load i4 %firstDense_f_V_8_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_10_load"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="3112" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2139 %shl_ln737_148 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_149, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_148"/></StgValue>
</operation>

<operation id="3113" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="55" op_0_bw="54">
<![CDATA[
.split:2140 %sext_ln1245_105 = sext i54 %mul_ln1171_150

]]></Node>
<StgValue><ssdm name="sext_ln1245_105"/></StgValue>
</operation>

<operation id="3114" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2141 %add_ln1245_150 = add i55 %shl_ln737_148, i55 %sext_ln1245_105

]]></Node>
<StgValue><ssdm name="add_ln1245_150"/></StgValue>
</operation>

<operation id="3115" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2142 %trunc_ln717_148 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_150, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_148"/></StgValue>
</operation>

<operation id="3116" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2143 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_150, i32 19

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="3117" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2144 %tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_150, i32 18

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3118" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2146 %icmp_ln727_150 = icmp_ne  i18 %trunc_ln727_150, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_150"/></StgValue>
</operation>

<operation id="3119" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2147 %or_ln412_150 = or i1 %tmp_320, i1 %icmp_ln727_150

]]></Node>
<StgValue><ssdm name="or_ln412_150"/></StgValue>
</operation>

<operation id="3120" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2148 %and_ln412_150 = and i1 %or_ln412_150, i1 %tmp_321

]]></Node>
<StgValue><ssdm name="and_ln412_150"/></StgValue>
</operation>

<operation id="3121" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="36" op_0_bw="1">
<![CDATA[
.split:2149 %zext_ln415_150 = zext i1 %and_ln412_150

]]></Node>
<StgValue><ssdm name="zext_ln415_150"/></StgValue>
</operation>

<operation id="3122" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2150 %add_ln415_150 = add i36 %trunc_ln717_148, i36 %zext_ln415_150

]]></Node>
<StgValue><ssdm name="add_ln415_150"/></StgValue>
</operation>

<operation id="3123" st_id="140" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2154 %mul_ln1171_151 = mul i54 %sext_ln1171_151, i54 %zext_ln1171_136_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_151"/></StgValue>
</operation>

<operation id="3124" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="18" op_0_bw="54">
<![CDATA[
.split:2161 %trunc_ln727_151 = trunc i54 %mul_ln1171_151

]]></Node>
<StgValue><ssdm name="trunc_ln727_151"/></StgValue>
</operation>

<operation id="3125" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="54" op_0_bw="19">
<![CDATA[
.split:2169 %sext_ln1171_152 = sext i19 %firstDense_f_V_8_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_152"/></StgValue>
</operation>

<operation id="3126" st_id="140" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2170 %mul_ln1171_152 = mul i54 %sext_ln1171_152, i54 %zext_ln1171_137_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_152"/></StgValue>
</operation>

<operation id="3127" st_id="140" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="19" op_0_bw="4">
<![CDATA[
.split:2184 %firstDense_f_V_8_10_load = load i4 %firstDense_f_V_8_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_10_load"/></StgValue>
</operation>

<operation id="3128" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2199 %firstDense_f_V_8_11_addr = getelementptr i18 %firstDense_f_V_8_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_11_addr"/></StgValue>
</operation>

<operation id="3129" st_id="140" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="18" op_0_bw="4">
<![CDATA[
.split:2200 %firstDense_f_V_8_11_load = load i4 %firstDense_f_V_8_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_11_load"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="3130" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2155 %shl_ln737_149 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_150, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_149"/></StgValue>
</operation>

<operation id="3131" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="55" op_0_bw="54">
<![CDATA[
.split:2156 %sext_ln1245_106 = sext i54 %mul_ln1171_151

]]></Node>
<StgValue><ssdm name="sext_ln1245_106"/></StgValue>
</operation>

<operation id="3132" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2157 %add_ln1245_151 = add i55 %shl_ln737_149, i55 %sext_ln1245_106

]]></Node>
<StgValue><ssdm name="add_ln1245_151"/></StgValue>
</operation>

<operation id="3133" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2158 %trunc_ln717_149 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_151, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_149"/></StgValue>
</operation>

<operation id="3134" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2159 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_151, i32 19

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="3135" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2160 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_151, i32 18

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3136" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2162 %icmp_ln727_151 = icmp_ne  i18 %trunc_ln727_151, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_151"/></StgValue>
</operation>

<operation id="3137" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2163 %or_ln412_151 = or i1 %tmp_322, i1 %icmp_ln727_151

]]></Node>
<StgValue><ssdm name="or_ln412_151"/></StgValue>
</operation>

<operation id="3138" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2164 %and_ln412_151 = and i1 %or_ln412_151, i1 %tmp_323

]]></Node>
<StgValue><ssdm name="and_ln412_151"/></StgValue>
</operation>

<operation id="3139" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="36" op_0_bw="1">
<![CDATA[
.split:2165 %zext_ln415_151 = zext i1 %and_ln412_151

]]></Node>
<StgValue><ssdm name="zext_ln415_151"/></StgValue>
</operation>

<operation id="3140" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2166 %add_ln415_151 = add i36 %trunc_ln717_149, i36 %zext_ln415_151

]]></Node>
<StgValue><ssdm name="add_ln415_151"/></StgValue>
</operation>

<operation id="3141" st_id="141" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2170 %mul_ln1171_152 = mul i54 %sext_ln1171_152, i54 %zext_ln1171_137_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_152"/></StgValue>
</operation>

<operation id="3142" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="18" op_0_bw="54">
<![CDATA[
.split:2177 %trunc_ln727_152 = trunc i54 %mul_ln1171_152

]]></Node>
<StgValue><ssdm name="trunc_ln727_152"/></StgValue>
</operation>

<operation id="3143" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="54" op_0_bw="19">
<![CDATA[
.split:2185 %sext_ln1171_153 = sext i19 %firstDense_f_V_8_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_153"/></StgValue>
</operation>

<operation id="3144" st_id="141" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2186 %mul_ln1171_153 = mul i54 %sext_ln1171_153, i54 %zext_ln1171_138_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_153"/></StgValue>
</operation>

<operation id="3145" st_id="141" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="18" op_0_bw="4">
<![CDATA[
.split:2200 %firstDense_f_V_8_11_load = load i4 %firstDense_f_V_8_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_11_load"/></StgValue>
</operation>

<operation id="3146" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2215 %firstDense_f_V_8_12_addr = getelementptr i19 %firstDense_f_V_8_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_12_addr"/></StgValue>
</operation>

<operation id="3147" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="19" op_0_bw="4">
<![CDATA[
.split:2216 %firstDense_f_V_8_12_load = load i4 %firstDense_f_V_8_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_12_load"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="3148" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2171 %shl_ln737_150 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_151, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_150"/></StgValue>
</operation>

<operation id="3149" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="55" op_0_bw="54">
<![CDATA[
.split:2172 %sext_ln1245_107 = sext i54 %mul_ln1171_152

]]></Node>
<StgValue><ssdm name="sext_ln1245_107"/></StgValue>
</operation>

<operation id="3150" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2173 %add_ln1245_152 = add i55 %shl_ln737_150, i55 %sext_ln1245_107

]]></Node>
<StgValue><ssdm name="add_ln1245_152"/></StgValue>
</operation>

<operation id="3151" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2174 %trunc_ln717_150 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_152, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_150"/></StgValue>
</operation>

<operation id="3152" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2175 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_152, i32 19

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="3153" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2176 %tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_152, i32 18

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="3154" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2178 %icmp_ln727_152 = icmp_ne  i18 %trunc_ln727_152, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_152"/></StgValue>
</operation>

<operation id="3155" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2179 %or_ln412_152 = or i1 %tmp_324, i1 %icmp_ln727_152

]]></Node>
<StgValue><ssdm name="or_ln412_152"/></StgValue>
</operation>

<operation id="3156" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2180 %and_ln412_152 = and i1 %or_ln412_152, i1 %tmp_325

]]></Node>
<StgValue><ssdm name="and_ln412_152"/></StgValue>
</operation>

<operation id="3157" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="36" op_0_bw="1">
<![CDATA[
.split:2181 %zext_ln415_152 = zext i1 %and_ln412_152

]]></Node>
<StgValue><ssdm name="zext_ln415_152"/></StgValue>
</operation>

<operation id="3158" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2182 %add_ln415_152 = add i36 %trunc_ln717_150, i36 %zext_ln415_152

]]></Node>
<StgValue><ssdm name="add_ln415_152"/></StgValue>
</operation>

<operation id="3159" st_id="142" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2186 %mul_ln1171_153 = mul i54 %sext_ln1171_153, i54 %zext_ln1171_138_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_153"/></StgValue>
</operation>

<operation id="3160" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="18" op_0_bw="54">
<![CDATA[
.split:2193 %trunc_ln727_153 = trunc i54 %mul_ln1171_153

]]></Node>
<StgValue><ssdm name="trunc_ln727_153"/></StgValue>
</operation>

<operation id="3161" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="53" op_0_bw="18">
<![CDATA[
.split:2201 %sext_ln1171_154 = sext i18 %firstDense_f_V_8_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_154"/></StgValue>
</operation>

<operation id="3162" st_id="142" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2202 %mul_ln1171_154 = mul i53 %sext_ln1171_154, i53 %zext_ln1171_139_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_154"/></StgValue>
</operation>

<operation id="3163" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="19" op_0_bw="4">
<![CDATA[
.split:2216 %firstDense_f_V_8_12_load = load i4 %firstDense_f_V_8_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_12_load"/></StgValue>
</operation>

<operation id="3164" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2231 %firstDense_f_V_8_13_addr = getelementptr i20 %firstDense_f_V_8_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_13_addr"/></StgValue>
</operation>

<operation id="3165" st_id="142" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="20" op_0_bw="4">
<![CDATA[
.split:2232 %firstDense_f_V_8_13_load = load i4 %firstDense_f_V_8_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_13_load"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="3166" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2187 %shl_ln737_151 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_152, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_151"/></StgValue>
</operation>

<operation id="3167" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="55" op_0_bw="54">
<![CDATA[
.split:2188 %sext_ln1245_108 = sext i54 %mul_ln1171_153

]]></Node>
<StgValue><ssdm name="sext_ln1245_108"/></StgValue>
</operation>

<operation id="3168" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2189 %add_ln1245_153 = add i55 %shl_ln737_151, i55 %sext_ln1245_108

]]></Node>
<StgValue><ssdm name="add_ln1245_153"/></StgValue>
</operation>

<operation id="3169" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2190 %trunc_ln717_151 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_153, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_151"/></StgValue>
</operation>

<operation id="3170" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2191 %tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_153, i32 19

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="3171" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2192 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_153, i32 18

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="3172" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2194 %icmp_ln727_153 = icmp_ne  i18 %trunc_ln727_153, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_153"/></StgValue>
</operation>

<operation id="3173" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2195 %or_ln412_153 = or i1 %tmp_326, i1 %icmp_ln727_153

]]></Node>
<StgValue><ssdm name="or_ln412_153"/></StgValue>
</operation>

<operation id="3174" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2196 %and_ln412_153 = and i1 %or_ln412_153, i1 %tmp_327

]]></Node>
<StgValue><ssdm name="and_ln412_153"/></StgValue>
</operation>

<operation id="3175" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="36" op_0_bw="1">
<![CDATA[
.split:2197 %zext_ln415_153 = zext i1 %and_ln412_153

]]></Node>
<StgValue><ssdm name="zext_ln415_153"/></StgValue>
</operation>

<operation id="3176" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2198 %add_ln415_153 = add i36 %trunc_ln717_151, i36 %zext_ln415_153

]]></Node>
<StgValue><ssdm name="add_ln415_153"/></StgValue>
</operation>

<operation id="3177" st_id="143" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2202 %mul_ln1171_154 = mul i53 %sext_ln1171_154, i53 %zext_ln1171_139_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_154"/></StgValue>
</operation>

<operation id="3178" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="18" op_0_bw="53">
<![CDATA[
.split:2209 %trunc_ln727_154 = trunc i53 %mul_ln1171_154

]]></Node>
<StgValue><ssdm name="trunc_ln727_154"/></StgValue>
</operation>

<operation id="3179" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="54" op_0_bw="19">
<![CDATA[
.split:2217 %sext_ln1171_155 = sext i19 %firstDense_f_V_8_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_155"/></StgValue>
</operation>

<operation id="3180" st_id="143" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2218 %mul_ln1171_155 = mul i54 %sext_ln1171_155, i54 %zext_ln1171_140_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_155"/></StgValue>
</operation>

<operation id="3181" st_id="143" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="20" op_0_bw="4">
<![CDATA[
.split:2232 %firstDense_f_V_8_13_load = load i4 %firstDense_f_V_8_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_13_load"/></StgValue>
</operation>

<operation id="3182" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2246 %firstDense_f_V_8_14_addr = getelementptr i19 %firstDense_f_V_8_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_14_addr"/></StgValue>
</operation>

<operation id="3183" st_id="143" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="19" op_0_bw="4">
<![CDATA[
.split:2247 %firstDense_f_V_8_14_load = load i4 %firstDense_f_V_8_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_14_load"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="3184" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2203 %shl_ln737_152 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_153, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_152"/></StgValue>
</operation>

<operation id="3185" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="55" op_0_bw="53">
<![CDATA[
.split:2204 %sext_ln1245_109 = sext i53 %mul_ln1171_154

]]></Node>
<StgValue><ssdm name="sext_ln1245_109"/></StgValue>
</operation>

<operation id="3186" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2205 %add_ln1245_154 = add i55 %shl_ln737_152, i55 %sext_ln1245_109

]]></Node>
<StgValue><ssdm name="add_ln1245_154"/></StgValue>
</operation>

<operation id="3187" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2206 %trunc_ln717_152 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_154, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_152"/></StgValue>
</operation>

<operation id="3188" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2207 %tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_154, i32 19

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="3189" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2208 %tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_154, i32 18

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="3190" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2210 %icmp_ln727_154 = icmp_ne  i18 %trunc_ln727_154, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_154"/></StgValue>
</operation>

<operation id="3191" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2211 %or_ln412_154 = or i1 %tmp_328, i1 %icmp_ln727_154

]]></Node>
<StgValue><ssdm name="or_ln412_154"/></StgValue>
</operation>

<operation id="3192" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2212 %and_ln412_154 = and i1 %or_ln412_154, i1 %tmp_329

]]></Node>
<StgValue><ssdm name="and_ln412_154"/></StgValue>
</operation>

<operation id="3193" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="36" op_0_bw="1">
<![CDATA[
.split:2213 %zext_ln415_154 = zext i1 %and_ln412_154

]]></Node>
<StgValue><ssdm name="zext_ln415_154"/></StgValue>
</operation>

<operation id="3194" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2214 %add_ln415_154 = add i36 %trunc_ln717_152, i36 %zext_ln415_154

]]></Node>
<StgValue><ssdm name="add_ln415_154"/></StgValue>
</operation>

<operation id="3195" st_id="144" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2218 %mul_ln1171_155 = mul i54 %sext_ln1171_155, i54 %zext_ln1171_140_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_155"/></StgValue>
</operation>

<operation id="3196" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="18" op_0_bw="54">
<![CDATA[
.split:2225 %trunc_ln727_155 = trunc i54 %mul_ln1171_155

]]></Node>
<StgValue><ssdm name="trunc_ln727_155"/></StgValue>
</operation>

<operation id="3197" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="55" op_0_bw="20">
<![CDATA[
.split:2233 %sext_ln1171_156 = sext i20 %firstDense_f_V_8_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_156"/></StgValue>
</operation>

<operation id="3198" st_id="144" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2234 %mul_ln1171_156 = mul i55 %sext_ln1171_156, i55 %zext_ln1171_141_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_156"/></StgValue>
</operation>

<operation id="3199" st_id="144" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="19" op_0_bw="4">
<![CDATA[
.split:2247 %firstDense_f_V_8_14_load = load i4 %firstDense_f_V_8_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_14_load"/></StgValue>
</operation>

<operation id="3200" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2262 %firstDense_f_V_8_15_addr = getelementptr i19 %firstDense_f_V_8_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_15_addr"/></StgValue>
</operation>

<operation id="3201" st_id="144" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="19" op_0_bw="4">
<![CDATA[
.split:2263 %firstDense_f_V_8_15_load = load i4 %firstDense_f_V_8_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_15_load"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="3202" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2219 %shl_ln737_153 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_154, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_153"/></StgValue>
</operation>

<operation id="3203" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="55" op_0_bw="54">
<![CDATA[
.split:2220 %sext_ln1245_110 = sext i54 %mul_ln1171_155

]]></Node>
<StgValue><ssdm name="sext_ln1245_110"/></StgValue>
</operation>

<operation id="3204" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2221 %add_ln1245_155 = add i55 %shl_ln737_153, i55 %sext_ln1245_110

]]></Node>
<StgValue><ssdm name="add_ln1245_155"/></StgValue>
</operation>

<operation id="3205" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2222 %trunc_ln717_153 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_155, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_153"/></StgValue>
</operation>

<operation id="3206" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2223 %tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_155, i32 19

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="3207" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2224 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_155, i32 18

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="3208" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2226 %icmp_ln727_155 = icmp_ne  i18 %trunc_ln727_155, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_155"/></StgValue>
</operation>

<operation id="3209" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2227 %or_ln412_155 = or i1 %tmp_330, i1 %icmp_ln727_155

]]></Node>
<StgValue><ssdm name="or_ln412_155"/></StgValue>
</operation>

<operation id="3210" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2228 %and_ln412_155 = and i1 %or_ln412_155, i1 %tmp_331

]]></Node>
<StgValue><ssdm name="and_ln412_155"/></StgValue>
</operation>

<operation id="3211" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="36" op_0_bw="1">
<![CDATA[
.split:2229 %zext_ln415_155 = zext i1 %and_ln412_155

]]></Node>
<StgValue><ssdm name="zext_ln415_155"/></StgValue>
</operation>

<operation id="3212" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2230 %add_ln415_155 = add i36 %trunc_ln717_153, i36 %zext_ln415_155

]]></Node>
<StgValue><ssdm name="add_ln415_155"/></StgValue>
</operation>

<operation id="3213" st_id="145" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2234 %mul_ln1171_156 = mul i55 %sext_ln1171_156, i55 %zext_ln1171_141_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_156"/></StgValue>
</operation>

<operation id="3214" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="18" op_0_bw="55">
<![CDATA[
.split:2240 %trunc_ln727_156 = trunc i55 %mul_ln1171_156

]]></Node>
<StgValue><ssdm name="trunc_ln727_156"/></StgValue>
</operation>

<operation id="3215" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="54" op_0_bw="19">
<![CDATA[
.split:2248 %sext_ln1171_157 = sext i19 %firstDense_f_V_8_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_157"/></StgValue>
</operation>

<operation id="3216" st_id="145" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2249 %mul_ln1171_157 = mul i54 %sext_ln1171_157, i54 %zext_ln1171_142_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_157"/></StgValue>
</operation>

<operation id="3217" st_id="145" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="19" op_0_bw="4">
<![CDATA[
.split:2263 %firstDense_f_V_8_15_load = load i4 %firstDense_f_V_8_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_8_15_load"/></StgValue>
</operation>

<operation id="3218" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2278 %firstDense_f_V_9_0_addr = getelementptr i19 %firstDense_f_V_9_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_0_addr"/></StgValue>
</operation>

<operation id="3219" st_id="145" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="19" op_0_bw="4">
<![CDATA[
.split:2279 %firstDense_f_V_9_0_load = load i4 %firstDense_f_V_9_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_0_load"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="3220" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2235 %shl_ln737_154 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_155, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_154"/></StgValue>
</operation>

<operation id="3221" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2236 %add_ln1245_156 = add i55 %shl_ln737_154, i55 %mul_ln1171_156

]]></Node>
<StgValue><ssdm name="add_ln1245_156"/></StgValue>
</operation>

<operation id="3222" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2237 %trunc_ln717_154 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_156, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_154"/></StgValue>
</operation>

<operation id="3223" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2238 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_156, i32 19

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="3224" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2239 %tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_156, i32 18

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="3225" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2241 %icmp_ln727_156 = icmp_ne  i18 %trunc_ln727_156, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_156"/></StgValue>
</operation>

<operation id="3226" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2242 %or_ln412_156 = or i1 %tmp_332, i1 %icmp_ln727_156

]]></Node>
<StgValue><ssdm name="or_ln412_156"/></StgValue>
</operation>

<operation id="3227" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2243 %and_ln412_156 = and i1 %or_ln412_156, i1 %tmp_333

]]></Node>
<StgValue><ssdm name="and_ln412_156"/></StgValue>
</operation>

<operation id="3228" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="36" op_0_bw="1">
<![CDATA[
.split:2244 %zext_ln415_156 = zext i1 %and_ln412_156

]]></Node>
<StgValue><ssdm name="zext_ln415_156"/></StgValue>
</operation>

<operation id="3229" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2245 %add_ln415_156 = add i36 %trunc_ln717_154, i36 %zext_ln415_156

]]></Node>
<StgValue><ssdm name="add_ln415_156"/></StgValue>
</operation>

<operation id="3230" st_id="146" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2249 %mul_ln1171_157 = mul i54 %sext_ln1171_157, i54 %zext_ln1171_142_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_157"/></StgValue>
</operation>

<operation id="3231" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="18" op_0_bw="54">
<![CDATA[
.split:2256 %trunc_ln727_157 = trunc i54 %mul_ln1171_157

]]></Node>
<StgValue><ssdm name="trunc_ln727_157"/></StgValue>
</operation>

<operation id="3232" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="54" op_0_bw="19">
<![CDATA[
.split:2264 %sext_ln1171_158 = sext i19 %firstDense_f_V_8_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_158"/></StgValue>
</operation>

<operation id="3233" st_id="146" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2265 %mul_ln1171_158 = mul i54 %sext_ln1171_158, i54 %zext_ln1171_143_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_158"/></StgValue>
</operation>

<operation id="3234" st_id="146" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="19" op_0_bw="4">
<![CDATA[
.split:2279 %firstDense_f_V_9_0_load = load i4 %firstDense_f_V_9_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_0_load"/></StgValue>
</operation>

<operation id="3235" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2294 %firstDense_f_V_9_1_addr = getelementptr i18 %firstDense_f_V_9_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_1_addr"/></StgValue>
</operation>

<operation id="3236" st_id="146" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="18" op_0_bw="4">
<![CDATA[
.split:2295 %firstDense_f_V_9_1_load = load i4 %firstDense_f_V_9_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_1_load"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="3237" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2250 %shl_ln737_155 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_156, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_155"/></StgValue>
</operation>

<operation id="3238" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="55" op_0_bw="54">
<![CDATA[
.split:2251 %sext_ln1245_111 = sext i54 %mul_ln1171_157

]]></Node>
<StgValue><ssdm name="sext_ln1245_111"/></StgValue>
</operation>

<operation id="3239" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2252 %add_ln1245_157 = add i55 %shl_ln737_155, i55 %sext_ln1245_111

]]></Node>
<StgValue><ssdm name="add_ln1245_157"/></StgValue>
</operation>

<operation id="3240" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2253 %trunc_ln717_155 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_157, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_155"/></StgValue>
</operation>

<operation id="3241" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2254 %tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_157, i32 19

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="3242" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2255 %tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_157, i32 18

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="3243" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2257 %icmp_ln727_157 = icmp_ne  i18 %trunc_ln727_157, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_157"/></StgValue>
</operation>

<operation id="3244" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2258 %or_ln412_157 = or i1 %tmp_334, i1 %icmp_ln727_157

]]></Node>
<StgValue><ssdm name="or_ln412_157"/></StgValue>
</operation>

<operation id="3245" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2259 %and_ln412_157 = and i1 %or_ln412_157, i1 %tmp_335

]]></Node>
<StgValue><ssdm name="and_ln412_157"/></StgValue>
</operation>

<operation id="3246" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="36" op_0_bw="1">
<![CDATA[
.split:2260 %zext_ln415_157 = zext i1 %and_ln412_157

]]></Node>
<StgValue><ssdm name="zext_ln415_157"/></StgValue>
</operation>

<operation id="3247" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2261 %add_ln415_157 = add i36 %trunc_ln717_155, i36 %zext_ln415_157

]]></Node>
<StgValue><ssdm name="add_ln415_157"/></StgValue>
</operation>

<operation id="3248" st_id="147" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2265 %mul_ln1171_158 = mul i54 %sext_ln1171_158, i54 %zext_ln1171_143_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_158"/></StgValue>
</operation>

<operation id="3249" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="18" op_0_bw="54">
<![CDATA[
.split:2272 %trunc_ln727_158 = trunc i54 %mul_ln1171_158

]]></Node>
<StgValue><ssdm name="trunc_ln727_158"/></StgValue>
</operation>

<operation id="3250" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="54" op_0_bw="19">
<![CDATA[
.split:2280 %sext_ln1171_159 = sext i19 %firstDense_f_V_9_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_159"/></StgValue>
</operation>

<operation id="3251" st_id="147" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2281 %mul_ln1171_159 = mul i54 %sext_ln1171_159, i54 %zext_ln1171_144_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_159"/></StgValue>
</operation>

<operation id="3252" st_id="147" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="18" op_0_bw="4">
<![CDATA[
.split:2295 %firstDense_f_V_9_1_load = load i4 %firstDense_f_V_9_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_1_load"/></StgValue>
</operation>

<operation id="3253" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2310 %firstDense_f_V_9_2_addr = getelementptr i19 %firstDense_f_V_9_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_2_addr"/></StgValue>
</operation>

<operation id="3254" st_id="147" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="19" op_0_bw="4">
<![CDATA[
.split:2311 %firstDense_f_V_9_2_load = load i4 %firstDense_f_V_9_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_2_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="3255" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2266 %shl_ln737_156 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_157, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_156"/></StgValue>
</operation>

<operation id="3256" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="55" op_0_bw="54">
<![CDATA[
.split:2267 %sext_ln1245_112 = sext i54 %mul_ln1171_158

]]></Node>
<StgValue><ssdm name="sext_ln1245_112"/></StgValue>
</operation>

<operation id="3257" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2268 %add_ln1245_158 = add i55 %shl_ln737_156, i55 %sext_ln1245_112

]]></Node>
<StgValue><ssdm name="add_ln1245_158"/></StgValue>
</operation>

<operation id="3258" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2269 %trunc_ln717_156 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_158, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_156"/></StgValue>
</operation>

<operation id="3259" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2270 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_158, i32 19

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="3260" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2271 %tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_158, i32 18

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3261" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2273 %icmp_ln727_158 = icmp_ne  i18 %trunc_ln727_158, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_158"/></StgValue>
</operation>

<operation id="3262" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2274 %or_ln412_158 = or i1 %tmp_336, i1 %icmp_ln727_158

]]></Node>
<StgValue><ssdm name="or_ln412_158"/></StgValue>
</operation>

<operation id="3263" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2275 %and_ln412_158 = and i1 %or_ln412_158, i1 %tmp_337

]]></Node>
<StgValue><ssdm name="and_ln412_158"/></StgValue>
</operation>

<operation id="3264" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="36" op_0_bw="1">
<![CDATA[
.split:2276 %zext_ln415_158 = zext i1 %and_ln412_158

]]></Node>
<StgValue><ssdm name="zext_ln415_158"/></StgValue>
</operation>

<operation id="3265" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2277 %add_ln415_158 = add i36 %trunc_ln717_156, i36 %zext_ln415_158

]]></Node>
<StgValue><ssdm name="add_ln415_158"/></StgValue>
</operation>

<operation id="3266" st_id="148" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2281 %mul_ln1171_159 = mul i54 %sext_ln1171_159, i54 %zext_ln1171_144_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_159"/></StgValue>
</operation>

<operation id="3267" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="18" op_0_bw="54">
<![CDATA[
.split:2288 %trunc_ln727_159 = trunc i54 %mul_ln1171_159

]]></Node>
<StgValue><ssdm name="trunc_ln727_159"/></StgValue>
</operation>

<operation id="3268" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="53" op_0_bw="18">
<![CDATA[
.split:2296 %sext_ln1171_160 = sext i18 %firstDense_f_V_9_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_160"/></StgValue>
</operation>

<operation id="3269" st_id="148" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2297 %mul_ln1171_160 = mul i53 %sext_ln1171_160, i53 %zext_ln1171_145_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_160"/></StgValue>
</operation>

<operation id="3270" st_id="148" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="19" op_0_bw="4">
<![CDATA[
.split:2311 %firstDense_f_V_9_2_load = load i4 %firstDense_f_V_9_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_2_load"/></StgValue>
</operation>

<operation id="3271" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2326 %firstDense_f_V_9_3_addr = getelementptr i19 %firstDense_f_V_9_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_3_addr"/></StgValue>
</operation>

<operation id="3272" st_id="148" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="19" op_0_bw="4">
<![CDATA[
.split:2327 %firstDense_f_V_9_3_load = load i4 %firstDense_f_V_9_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_3_load"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="3273" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2282 %shl_ln737_157 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_158, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_157"/></StgValue>
</operation>

<operation id="3274" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="55" op_0_bw="54">
<![CDATA[
.split:2283 %sext_ln1245_113 = sext i54 %mul_ln1171_159

]]></Node>
<StgValue><ssdm name="sext_ln1245_113"/></StgValue>
</operation>

<operation id="3275" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2284 %add_ln1245_159 = add i55 %shl_ln737_157, i55 %sext_ln1245_113

]]></Node>
<StgValue><ssdm name="add_ln1245_159"/></StgValue>
</operation>

<operation id="3276" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2285 %trunc_ln717_157 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_159, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_157"/></StgValue>
</operation>

<operation id="3277" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2286 %tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_159, i32 19

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="3278" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2287 %tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_159, i32 18

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3279" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2289 %icmp_ln727_159 = icmp_ne  i18 %trunc_ln727_159, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_159"/></StgValue>
</operation>

<operation id="3280" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2290 %or_ln412_159 = or i1 %tmp_338, i1 %icmp_ln727_159

]]></Node>
<StgValue><ssdm name="or_ln412_159"/></StgValue>
</operation>

<operation id="3281" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2291 %and_ln412_159 = and i1 %or_ln412_159, i1 %tmp_339

]]></Node>
<StgValue><ssdm name="and_ln412_159"/></StgValue>
</operation>

<operation id="3282" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="36" op_0_bw="1">
<![CDATA[
.split:2292 %zext_ln415_159 = zext i1 %and_ln412_159

]]></Node>
<StgValue><ssdm name="zext_ln415_159"/></StgValue>
</operation>

<operation id="3283" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2293 %add_ln415_159 = add i36 %trunc_ln717_157, i36 %zext_ln415_159

]]></Node>
<StgValue><ssdm name="add_ln415_159"/></StgValue>
</operation>

<operation id="3284" st_id="149" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2297 %mul_ln1171_160 = mul i53 %sext_ln1171_160, i53 %zext_ln1171_145_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_160"/></StgValue>
</operation>

<operation id="3285" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="18" op_0_bw="53">
<![CDATA[
.split:2304 %trunc_ln727_160 = trunc i53 %mul_ln1171_160

]]></Node>
<StgValue><ssdm name="trunc_ln727_160"/></StgValue>
</operation>

<operation id="3286" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="54" op_0_bw="19">
<![CDATA[
.split:2312 %sext_ln1171_161 = sext i19 %firstDense_f_V_9_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_161"/></StgValue>
</operation>

<operation id="3287" st_id="149" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2313 %mul_ln1171_161 = mul i54 %sext_ln1171_161, i54 %zext_ln1171_146_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_161"/></StgValue>
</operation>

<operation id="3288" st_id="149" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="19" op_0_bw="4">
<![CDATA[
.split:2327 %firstDense_f_V_9_3_load = load i4 %firstDense_f_V_9_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_3_load"/></StgValue>
</operation>

<operation id="3289" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2342 %firstDense_f_V_9_4_addr = getelementptr i19 %firstDense_f_V_9_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_4_addr"/></StgValue>
</operation>

<operation id="3290" st_id="149" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="19" op_0_bw="4">
<![CDATA[
.split:2343 %firstDense_f_V_9_4_load = load i4 %firstDense_f_V_9_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_4_load"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="3291" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2298 %shl_ln737_158 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_159, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_158"/></StgValue>
</operation>

<operation id="3292" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="55" op_0_bw="53">
<![CDATA[
.split:2299 %sext_ln1245_114 = sext i53 %mul_ln1171_160

]]></Node>
<StgValue><ssdm name="sext_ln1245_114"/></StgValue>
</operation>

<operation id="3293" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2300 %add_ln1245_160 = add i55 %shl_ln737_158, i55 %sext_ln1245_114

]]></Node>
<StgValue><ssdm name="add_ln1245_160"/></StgValue>
</operation>

<operation id="3294" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2301 %trunc_ln717_158 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_160, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_158"/></StgValue>
</operation>

<operation id="3295" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2302 %tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_160, i32 19

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="3296" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2303 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_160, i32 18

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3297" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2305 %icmp_ln727_160 = icmp_ne  i18 %trunc_ln727_160, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_160"/></StgValue>
</operation>

<operation id="3298" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2306 %or_ln412_160 = or i1 %tmp_340, i1 %icmp_ln727_160

]]></Node>
<StgValue><ssdm name="or_ln412_160"/></StgValue>
</operation>

<operation id="3299" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2307 %and_ln412_160 = and i1 %or_ln412_160, i1 %tmp_341

]]></Node>
<StgValue><ssdm name="and_ln412_160"/></StgValue>
</operation>

<operation id="3300" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="36" op_0_bw="1">
<![CDATA[
.split:2308 %zext_ln415_160 = zext i1 %and_ln412_160

]]></Node>
<StgValue><ssdm name="zext_ln415_160"/></StgValue>
</operation>

<operation id="3301" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2309 %add_ln415_160 = add i36 %trunc_ln717_158, i36 %zext_ln415_160

]]></Node>
<StgValue><ssdm name="add_ln415_160"/></StgValue>
</operation>

<operation id="3302" st_id="150" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2313 %mul_ln1171_161 = mul i54 %sext_ln1171_161, i54 %zext_ln1171_146_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_161"/></StgValue>
</operation>

<operation id="3303" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="18" op_0_bw="54">
<![CDATA[
.split:2320 %trunc_ln727_161 = trunc i54 %mul_ln1171_161

]]></Node>
<StgValue><ssdm name="trunc_ln727_161"/></StgValue>
</operation>

<operation id="3304" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="54" op_0_bw="19">
<![CDATA[
.split:2328 %sext_ln1171_162 = sext i19 %firstDense_f_V_9_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_162"/></StgValue>
</operation>

<operation id="3305" st_id="150" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2329 %mul_ln1171_162 = mul i54 %sext_ln1171_162, i54 %zext_ln1171_147_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_162"/></StgValue>
</operation>

<operation id="3306" st_id="150" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="19" op_0_bw="4">
<![CDATA[
.split:2343 %firstDense_f_V_9_4_load = load i4 %firstDense_f_V_9_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_4_load"/></StgValue>
</operation>

<operation id="3307" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2358 %firstDense_f_V_9_5_addr = getelementptr i19 %firstDense_f_V_9_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_5_addr"/></StgValue>
</operation>

<operation id="3308" st_id="150" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="19" op_0_bw="4">
<![CDATA[
.split:2359 %firstDense_f_V_9_5_load = load i4 %firstDense_f_V_9_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_5_load"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="3309" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2314 %shl_ln737_159 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_160, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_159"/></StgValue>
</operation>

<operation id="3310" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="55" op_0_bw="54">
<![CDATA[
.split:2315 %sext_ln1245_115 = sext i54 %mul_ln1171_161

]]></Node>
<StgValue><ssdm name="sext_ln1245_115"/></StgValue>
</operation>

<operation id="3311" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2316 %add_ln1245_161 = add i55 %shl_ln737_159, i55 %sext_ln1245_115

]]></Node>
<StgValue><ssdm name="add_ln1245_161"/></StgValue>
</operation>

<operation id="3312" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2317 %trunc_ln717_159 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_161, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_159"/></StgValue>
</operation>

<operation id="3313" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2318 %tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_161, i32 19

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="3314" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2319 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_161, i32 18

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="3315" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2321 %icmp_ln727_161 = icmp_ne  i18 %trunc_ln727_161, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_161"/></StgValue>
</operation>

<operation id="3316" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2322 %or_ln412_161 = or i1 %tmp_342, i1 %icmp_ln727_161

]]></Node>
<StgValue><ssdm name="or_ln412_161"/></StgValue>
</operation>

<operation id="3317" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2323 %and_ln412_161 = and i1 %or_ln412_161, i1 %tmp_343

]]></Node>
<StgValue><ssdm name="and_ln412_161"/></StgValue>
</operation>

<operation id="3318" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="36" op_0_bw="1">
<![CDATA[
.split:2324 %zext_ln415_161 = zext i1 %and_ln412_161

]]></Node>
<StgValue><ssdm name="zext_ln415_161"/></StgValue>
</operation>

<operation id="3319" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2325 %add_ln415_161 = add i36 %trunc_ln717_159, i36 %zext_ln415_161

]]></Node>
<StgValue><ssdm name="add_ln415_161"/></StgValue>
</operation>

<operation id="3320" st_id="151" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2329 %mul_ln1171_162 = mul i54 %sext_ln1171_162, i54 %zext_ln1171_147_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_162"/></StgValue>
</operation>

<operation id="3321" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="18" op_0_bw="54">
<![CDATA[
.split:2336 %trunc_ln727_162 = trunc i54 %mul_ln1171_162

]]></Node>
<StgValue><ssdm name="trunc_ln727_162"/></StgValue>
</operation>

<operation id="3322" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="54" op_0_bw="19">
<![CDATA[
.split:2344 %sext_ln1171_163 = sext i19 %firstDense_f_V_9_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_163"/></StgValue>
</operation>

<operation id="3323" st_id="151" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2345 %mul_ln1171_163 = mul i54 %sext_ln1171_163, i54 %zext_ln1171_148_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_163"/></StgValue>
</operation>

<operation id="3324" st_id="151" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="19" op_0_bw="4">
<![CDATA[
.split:2359 %firstDense_f_V_9_5_load = load i4 %firstDense_f_V_9_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_5_load"/></StgValue>
</operation>

<operation id="3325" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2374 %firstDense_f_V_9_6_addr = getelementptr i20 %firstDense_f_V_9_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_6_addr"/></StgValue>
</operation>

<operation id="3326" st_id="151" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="20" op_0_bw="4">
<![CDATA[
.split:2375 %firstDense_f_V_9_6_load = load i4 %firstDense_f_V_9_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_6_load"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="3327" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2330 %shl_ln737_160 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_161, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_160"/></StgValue>
</operation>

<operation id="3328" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="55" op_0_bw="54">
<![CDATA[
.split:2331 %sext_ln1245_116 = sext i54 %mul_ln1171_162

]]></Node>
<StgValue><ssdm name="sext_ln1245_116"/></StgValue>
</operation>

<operation id="3329" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2332 %add_ln1245_162 = add i55 %shl_ln737_160, i55 %sext_ln1245_116

]]></Node>
<StgValue><ssdm name="add_ln1245_162"/></StgValue>
</operation>

<operation id="3330" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2333 %trunc_ln717_160 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_162, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_160"/></StgValue>
</operation>

<operation id="3331" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2334 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_162, i32 19

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="3332" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2335 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_162, i32 18

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="3333" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2337 %icmp_ln727_162 = icmp_ne  i18 %trunc_ln727_162, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_162"/></StgValue>
</operation>

<operation id="3334" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2338 %or_ln412_162 = or i1 %tmp_344, i1 %icmp_ln727_162

]]></Node>
<StgValue><ssdm name="or_ln412_162"/></StgValue>
</operation>

<operation id="3335" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2339 %and_ln412_162 = and i1 %or_ln412_162, i1 %tmp_345

]]></Node>
<StgValue><ssdm name="and_ln412_162"/></StgValue>
</operation>

<operation id="3336" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="36" op_0_bw="1">
<![CDATA[
.split:2340 %zext_ln415_162 = zext i1 %and_ln412_162

]]></Node>
<StgValue><ssdm name="zext_ln415_162"/></StgValue>
</operation>

<operation id="3337" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2341 %add_ln415_162 = add i36 %trunc_ln717_160, i36 %zext_ln415_162

]]></Node>
<StgValue><ssdm name="add_ln415_162"/></StgValue>
</operation>

<operation id="3338" st_id="152" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2345 %mul_ln1171_163 = mul i54 %sext_ln1171_163, i54 %zext_ln1171_148_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_163"/></StgValue>
</operation>

<operation id="3339" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="18" op_0_bw="54">
<![CDATA[
.split:2352 %trunc_ln727_163 = trunc i54 %mul_ln1171_163

]]></Node>
<StgValue><ssdm name="trunc_ln727_163"/></StgValue>
</operation>

<operation id="3340" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="54" op_0_bw="19">
<![CDATA[
.split:2360 %sext_ln1171_164 = sext i19 %firstDense_f_V_9_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_164"/></StgValue>
</operation>

<operation id="3341" st_id="152" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2361 %mul_ln1171_164 = mul i54 %sext_ln1171_164, i54 %zext_ln1171_149_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_164"/></StgValue>
</operation>

<operation id="3342" st_id="152" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="20" op_0_bw="4">
<![CDATA[
.split:2375 %firstDense_f_V_9_6_load = load i4 %firstDense_f_V_9_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_6_load"/></StgValue>
</operation>

<operation id="3343" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2389 %firstDense_f_V_9_7_addr = getelementptr i18 %firstDense_f_V_9_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_7_addr"/></StgValue>
</operation>

<operation id="3344" st_id="152" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="18" op_0_bw="4">
<![CDATA[
.split:2390 %firstDense_f_V_9_7_load = load i4 %firstDense_f_V_9_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_7_load"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="3345" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2346 %shl_ln737_161 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_162, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_161"/></StgValue>
</operation>

<operation id="3346" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="55" op_0_bw="54">
<![CDATA[
.split:2347 %sext_ln1245_117 = sext i54 %mul_ln1171_163

]]></Node>
<StgValue><ssdm name="sext_ln1245_117"/></StgValue>
</operation>

<operation id="3347" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2348 %add_ln1245_163 = add i55 %shl_ln737_161, i55 %sext_ln1245_117

]]></Node>
<StgValue><ssdm name="add_ln1245_163"/></StgValue>
</operation>

<operation id="3348" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2349 %trunc_ln717_161 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_163, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_161"/></StgValue>
</operation>

<operation id="3349" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2350 %tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_163, i32 19

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="3350" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2351 %tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_163, i32 18

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="3351" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2353 %icmp_ln727_163 = icmp_ne  i18 %trunc_ln727_163, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_163"/></StgValue>
</operation>

<operation id="3352" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2354 %or_ln412_163 = or i1 %tmp_346, i1 %icmp_ln727_163

]]></Node>
<StgValue><ssdm name="or_ln412_163"/></StgValue>
</operation>

<operation id="3353" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2355 %and_ln412_163 = and i1 %or_ln412_163, i1 %tmp_347

]]></Node>
<StgValue><ssdm name="and_ln412_163"/></StgValue>
</operation>

<operation id="3354" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="36" op_0_bw="1">
<![CDATA[
.split:2356 %zext_ln415_163 = zext i1 %and_ln412_163

]]></Node>
<StgValue><ssdm name="zext_ln415_163"/></StgValue>
</operation>

<operation id="3355" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2357 %add_ln415_163 = add i36 %trunc_ln717_161, i36 %zext_ln415_163

]]></Node>
<StgValue><ssdm name="add_ln415_163"/></StgValue>
</operation>

<operation id="3356" st_id="153" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2361 %mul_ln1171_164 = mul i54 %sext_ln1171_164, i54 %zext_ln1171_149_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_164"/></StgValue>
</operation>

<operation id="3357" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="18" op_0_bw="54">
<![CDATA[
.split:2368 %trunc_ln727_164 = trunc i54 %mul_ln1171_164

]]></Node>
<StgValue><ssdm name="trunc_ln727_164"/></StgValue>
</operation>

<operation id="3358" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="55" op_0_bw="20">
<![CDATA[
.split:2376 %sext_ln1171_165 = sext i20 %firstDense_f_V_9_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_165"/></StgValue>
</operation>

<operation id="3359" st_id="153" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2377 %mul_ln1171_165 = mul i55 %sext_ln1171_165, i55 %zext_ln1171_150_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_165"/></StgValue>
</operation>

<operation id="3360" st_id="153" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="18" op_0_bw="4">
<![CDATA[
.split:2390 %firstDense_f_V_9_7_load = load i4 %firstDense_f_V_9_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_7_load"/></StgValue>
</operation>

<operation id="3361" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2405 %firstDense_f_V_9_8_addr = getelementptr i19 %firstDense_f_V_9_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_8_addr"/></StgValue>
</operation>

<operation id="3362" st_id="153" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="19" op_0_bw="4">
<![CDATA[
.split:2406 %firstDense_f_V_9_8_load = load i4 %firstDense_f_V_9_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_8_load"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="3363" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2362 %shl_ln737_162 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_163, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_162"/></StgValue>
</operation>

<operation id="3364" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="55" op_0_bw="54">
<![CDATA[
.split:2363 %sext_ln1245_118 = sext i54 %mul_ln1171_164

]]></Node>
<StgValue><ssdm name="sext_ln1245_118"/></StgValue>
</operation>

<operation id="3365" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2364 %add_ln1245_164 = add i55 %shl_ln737_162, i55 %sext_ln1245_118

]]></Node>
<StgValue><ssdm name="add_ln1245_164"/></StgValue>
</operation>

<operation id="3366" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2365 %trunc_ln717_162 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_164, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_162"/></StgValue>
</operation>

<operation id="3367" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2366 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_164, i32 19

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="3368" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2367 %tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_164, i32 18

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="3369" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2369 %icmp_ln727_164 = icmp_ne  i18 %trunc_ln727_164, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_164"/></StgValue>
</operation>

<operation id="3370" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2370 %or_ln412_164 = or i1 %tmp_348, i1 %icmp_ln727_164

]]></Node>
<StgValue><ssdm name="or_ln412_164"/></StgValue>
</operation>

<operation id="3371" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2371 %and_ln412_164 = and i1 %or_ln412_164, i1 %tmp_349

]]></Node>
<StgValue><ssdm name="and_ln412_164"/></StgValue>
</operation>

<operation id="3372" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="36" op_0_bw="1">
<![CDATA[
.split:2372 %zext_ln415_164 = zext i1 %and_ln412_164

]]></Node>
<StgValue><ssdm name="zext_ln415_164"/></StgValue>
</operation>

<operation id="3373" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2373 %add_ln415_164 = add i36 %trunc_ln717_162, i36 %zext_ln415_164

]]></Node>
<StgValue><ssdm name="add_ln415_164"/></StgValue>
</operation>

<operation id="3374" st_id="154" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2377 %mul_ln1171_165 = mul i55 %sext_ln1171_165, i55 %zext_ln1171_150_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_165"/></StgValue>
</operation>

<operation id="3375" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="18" op_0_bw="55">
<![CDATA[
.split:2383 %trunc_ln727_165 = trunc i55 %mul_ln1171_165

]]></Node>
<StgValue><ssdm name="trunc_ln727_165"/></StgValue>
</operation>

<operation id="3376" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="53" op_0_bw="18">
<![CDATA[
.split:2391 %sext_ln1171_166 = sext i18 %firstDense_f_V_9_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_166"/></StgValue>
</operation>

<operation id="3377" st_id="154" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2392 %mul_ln1171_166 = mul i53 %sext_ln1171_166, i53 %zext_ln1171_151_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_166"/></StgValue>
</operation>

<operation id="3378" st_id="154" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="19" op_0_bw="4">
<![CDATA[
.split:2406 %firstDense_f_V_9_8_load = load i4 %firstDense_f_V_9_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_8_load"/></StgValue>
</operation>

<operation id="3379" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2421 %firstDense_f_V_9_9_addr = getelementptr i19 %firstDense_f_V_9_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_9_addr"/></StgValue>
</operation>

<operation id="3380" st_id="154" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="19" op_0_bw="4">
<![CDATA[
.split:2422 %firstDense_f_V_9_9_load = load i4 %firstDense_f_V_9_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_9_load"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="3381" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2378 %shl_ln737_163 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_164, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_163"/></StgValue>
</operation>

<operation id="3382" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2379 %add_ln1245_165 = add i55 %shl_ln737_163, i55 %mul_ln1171_165

]]></Node>
<StgValue><ssdm name="add_ln1245_165"/></StgValue>
</operation>

<operation id="3383" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2380 %trunc_ln717_163 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_165, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_163"/></StgValue>
</operation>

<operation id="3384" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2381 %tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_165, i32 19

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="3385" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2382 %tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_165, i32 18

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3386" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2384 %icmp_ln727_165 = icmp_ne  i18 %trunc_ln727_165, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_165"/></StgValue>
</operation>

<operation id="3387" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2385 %or_ln412_165 = or i1 %tmp_350, i1 %icmp_ln727_165

]]></Node>
<StgValue><ssdm name="or_ln412_165"/></StgValue>
</operation>

<operation id="3388" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2386 %and_ln412_165 = and i1 %or_ln412_165, i1 %tmp_351

]]></Node>
<StgValue><ssdm name="and_ln412_165"/></StgValue>
</operation>

<operation id="3389" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="36" op_0_bw="1">
<![CDATA[
.split:2387 %zext_ln415_165 = zext i1 %and_ln412_165

]]></Node>
<StgValue><ssdm name="zext_ln415_165"/></StgValue>
</operation>

<operation id="3390" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2388 %add_ln415_165 = add i36 %trunc_ln717_163, i36 %zext_ln415_165

]]></Node>
<StgValue><ssdm name="add_ln415_165"/></StgValue>
</operation>

<operation id="3391" st_id="155" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2392 %mul_ln1171_166 = mul i53 %sext_ln1171_166, i53 %zext_ln1171_151_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_166"/></StgValue>
</operation>

<operation id="3392" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="18" op_0_bw="53">
<![CDATA[
.split:2399 %trunc_ln727_166 = trunc i53 %mul_ln1171_166

]]></Node>
<StgValue><ssdm name="trunc_ln727_166"/></StgValue>
</operation>

<operation id="3393" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="54" op_0_bw="19">
<![CDATA[
.split:2407 %sext_ln1171_167 = sext i19 %firstDense_f_V_9_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_167"/></StgValue>
</operation>

<operation id="3394" st_id="155" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2408 %mul_ln1171_167 = mul i54 %sext_ln1171_167, i54 %zext_ln1171_152_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_167"/></StgValue>
</operation>

<operation id="3395" st_id="155" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="19" op_0_bw="4">
<![CDATA[
.split:2422 %firstDense_f_V_9_9_load = load i4 %firstDense_f_V_9_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_9_load"/></StgValue>
</operation>

<operation id="3396" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2437 %firstDense_f_V_9_10_addr = getelementptr i19 %firstDense_f_V_9_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_10_addr"/></StgValue>
</operation>

<operation id="3397" st_id="155" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="19" op_0_bw="4">
<![CDATA[
.split:2438 %firstDense_f_V_9_10_load = load i4 %firstDense_f_V_9_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_10_load"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="3398" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2393 %shl_ln737_164 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_165, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_164"/></StgValue>
</operation>

<operation id="3399" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="55" op_0_bw="53">
<![CDATA[
.split:2394 %sext_ln1245_119 = sext i53 %mul_ln1171_166

]]></Node>
<StgValue><ssdm name="sext_ln1245_119"/></StgValue>
</operation>

<operation id="3400" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2395 %add_ln1245_166 = add i55 %shl_ln737_164, i55 %sext_ln1245_119

]]></Node>
<StgValue><ssdm name="add_ln1245_166"/></StgValue>
</operation>

<operation id="3401" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2396 %trunc_ln717_164 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_166, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_164"/></StgValue>
</operation>

<operation id="3402" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2397 %tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_166, i32 19

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3403" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2398 %tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_166, i32 18

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3404" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2400 %icmp_ln727_166 = icmp_ne  i18 %trunc_ln727_166, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_166"/></StgValue>
</operation>

<operation id="3405" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2401 %or_ln412_166 = or i1 %tmp_352, i1 %icmp_ln727_166

]]></Node>
<StgValue><ssdm name="or_ln412_166"/></StgValue>
</operation>

<operation id="3406" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2402 %and_ln412_166 = and i1 %or_ln412_166, i1 %tmp_353

]]></Node>
<StgValue><ssdm name="and_ln412_166"/></StgValue>
</operation>

<operation id="3407" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="36" op_0_bw="1">
<![CDATA[
.split:2403 %zext_ln415_166 = zext i1 %and_ln412_166

]]></Node>
<StgValue><ssdm name="zext_ln415_166"/></StgValue>
</operation>

<operation id="3408" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2404 %add_ln415_166 = add i36 %trunc_ln717_164, i36 %zext_ln415_166

]]></Node>
<StgValue><ssdm name="add_ln415_166"/></StgValue>
</operation>

<operation id="3409" st_id="156" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2408 %mul_ln1171_167 = mul i54 %sext_ln1171_167, i54 %zext_ln1171_152_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_167"/></StgValue>
</operation>

<operation id="3410" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="18" op_0_bw="54">
<![CDATA[
.split:2415 %trunc_ln727_167 = trunc i54 %mul_ln1171_167

]]></Node>
<StgValue><ssdm name="trunc_ln727_167"/></StgValue>
</operation>

<operation id="3411" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="54" op_0_bw="19">
<![CDATA[
.split:2423 %sext_ln1171_168 = sext i19 %firstDense_f_V_9_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_168"/></StgValue>
</operation>

<operation id="3412" st_id="156" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2424 %mul_ln1171_168 = mul i54 %sext_ln1171_168, i54 %zext_ln1171_153_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_168"/></StgValue>
</operation>

<operation id="3413" st_id="156" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="19" op_0_bw="4">
<![CDATA[
.split:2438 %firstDense_f_V_9_10_load = load i4 %firstDense_f_V_9_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_10_load"/></StgValue>
</operation>

<operation id="3414" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2453 %firstDense_f_V_9_11_addr = getelementptr i19 %firstDense_f_V_9_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_11_addr"/></StgValue>
</operation>

<operation id="3415" st_id="156" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="19" op_0_bw="4">
<![CDATA[
.split:2454 %firstDense_f_V_9_11_load = load i4 %firstDense_f_V_9_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_11_load"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="3416" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2409 %shl_ln737_165 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_166, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_165"/></StgValue>
</operation>

<operation id="3417" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="55" op_0_bw="54">
<![CDATA[
.split:2410 %sext_ln1245_120 = sext i54 %mul_ln1171_167

]]></Node>
<StgValue><ssdm name="sext_ln1245_120"/></StgValue>
</operation>

<operation id="3418" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2411 %add_ln1245_167 = add i55 %shl_ln737_165, i55 %sext_ln1245_120

]]></Node>
<StgValue><ssdm name="add_ln1245_167"/></StgValue>
</operation>

<operation id="3419" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2412 %trunc_ln717_165 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_167, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_165"/></StgValue>
</operation>

<operation id="3420" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2413 %tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_167, i32 19

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3421" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2414 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_167, i32 18

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3422" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2416 %icmp_ln727_167 = icmp_ne  i18 %trunc_ln727_167, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_167"/></StgValue>
</operation>

<operation id="3423" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2417 %or_ln412_167 = or i1 %tmp_354, i1 %icmp_ln727_167

]]></Node>
<StgValue><ssdm name="or_ln412_167"/></StgValue>
</operation>

<operation id="3424" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2418 %and_ln412_167 = and i1 %or_ln412_167, i1 %tmp_355

]]></Node>
<StgValue><ssdm name="and_ln412_167"/></StgValue>
</operation>

<operation id="3425" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="36" op_0_bw="1">
<![CDATA[
.split:2419 %zext_ln415_167 = zext i1 %and_ln412_167

]]></Node>
<StgValue><ssdm name="zext_ln415_167"/></StgValue>
</operation>

<operation id="3426" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2420 %add_ln415_167 = add i36 %trunc_ln717_165, i36 %zext_ln415_167

]]></Node>
<StgValue><ssdm name="add_ln415_167"/></StgValue>
</operation>

<operation id="3427" st_id="157" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2424 %mul_ln1171_168 = mul i54 %sext_ln1171_168, i54 %zext_ln1171_153_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_168"/></StgValue>
</operation>

<operation id="3428" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="18" op_0_bw="54">
<![CDATA[
.split:2431 %trunc_ln727_168 = trunc i54 %mul_ln1171_168

]]></Node>
<StgValue><ssdm name="trunc_ln727_168"/></StgValue>
</operation>

<operation id="3429" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="54" op_0_bw="19">
<![CDATA[
.split:2439 %sext_ln1171_169 = sext i19 %firstDense_f_V_9_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_169"/></StgValue>
</operation>

<operation id="3430" st_id="157" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2440 %mul_ln1171_169 = mul i54 %sext_ln1171_169, i54 %zext_ln1171_154_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_169"/></StgValue>
</operation>

<operation id="3431" st_id="157" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="19" op_0_bw="4">
<![CDATA[
.split:2454 %firstDense_f_V_9_11_load = load i4 %firstDense_f_V_9_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_11_load"/></StgValue>
</operation>

<operation id="3432" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2469 %firstDense_f_V_9_12_addr = getelementptr i19 %firstDense_f_V_9_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_12_addr"/></StgValue>
</operation>

<operation id="3433" st_id="157" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="19" op_0_bw="4">
<![CDATA[
.split:2470 %firstDense_f_V_9_12_load = load i4 %firstDense_f_V_9_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_12_load"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="3434" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2425 %shl_ln737_166 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_167, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_166"/></StgValue>
</operation>

<operation id="3435" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="55" op_0_bw="54">
<![CDATA[
.split:2426 %sext_ln1245_121 = sext i54 %mul_ln1171_168

]]></Node>
<StgValue><ssdm name="sext_ln1245_121"/></StgValue>
</operation>

<operation id="3436" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2427 %add_ln1245_168 = add i55 %shl_ln737_166, i55 %sext_ln1245_121

]]></Node>
<StgValue><ssdm name="add_ln1245_168"/></StgValue>
</operation>

<operation id="3437" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2428 %trunc_ln717_166 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_168, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_166"/></StgValue>
</operation>

<operation id="3438" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2429 %tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_168, i32 19

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3439" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2430 %tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_168, i32 18

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="3440" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2432 %icmp_ln727_168 = icmp_ne  i18 %trunc_ln727_168, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_168"/></StgValue>
</operation>

<operation id="3441" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2433 %or_ln412_168 = or i1 %tmp_356, i1 %icmp_ln727_168

]]></Node>
<StgValue><ssdm name="or_ln412_168"/></StgValue>
</operation>

<operation id="3442" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2434 %and_ln412_168 = and i1 %or_ln412_168, i1 %tmp_357

]]></Node>
<StgValue><ssdm name="and_ln412_168"/></StgValue>
</operation>

<operation id="3443" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="36" op_0_bw="1">
<![CDATA[
.split:2435 %zext_ln415_168 = zext i1 %and_ln412_168

]]></Node>
<StgValue><ssdm name="zext_ln415_168"/></StgValue>
</operation>

<operation id="3444" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2436 %add_ln415_168 = add i36 %trunc_ln717_166, i36 %zext_ln415_168

]]></Node>
<StgValue><ssdm name="add_ln415_168"/></StgValue>
</operation>

<operation id="3445" st_id="158" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2440 %mul_ln1171_169 = mul i54 %sext_ln1171_169, i54 %zext_ln1171_154_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_169"/></StgValue>
</operation>

<operation id="3446" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="18" op_0_bw="54">
<![CDATA[
.split:2447 %trunc_ln727_169 = trunc i54 %mul_ln1171_169

]]></Node>
<StgValue><ssdm name="trunc_ln727_169"/></StgValue>
</operation>

<operation id="3447" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="54" op_0_bw="19">
<![CDATA[
.split:2455 %sext_ln1171_170 = sext i19 %firstDense_f_V_9_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_170"/></StgValue>
</operation>

<operation id="3448" st_id="158" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2456 %mul_ln1171_170 = mul i54 %sext_ln1171_170, i54 %zext_ln1171_155_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_170"/></StgValue>
</operation>

<operation id="3449" st_id="158" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="19" op_0_bw="4">
<![CDATA[
.split:2470 %firstDense_f_V_9_12_load = load i4 %firstDense_f_V_9_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_12_load"/></StgValue>
</operation>

<operation id="3450" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2485 %firstDense_f_V_9_13_addr = getelementptr i19 %firstDense_f_V_9_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_13_addr"/></StgValue>
</operation>

<operation id="3451" st_id="158" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="19" op_0_bw="4">
<![CDATA[
.split:2486 %firstDense_f_V_9_13_load = load i4 %firstDense_f_V_9_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_13_load"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="3452" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2441 %shl_ln737_167 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_168, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_167"/></StgValue>
</operation>

<operation id="3453" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="55" op_0_bw="54">
<![CDATA[
.split:2442 %sext_ln1245_122 = sext i54 %mul_ln1171_169

]]></Node>
<StgValue><ssdm name="sext_ln1245_122"/></StgValue>
</operation>

<operation id="3454" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2443 %add_ln1245_169 = add i55 %shl_ln737_167, i55 %sext_ln1245_122

]]></Node>
<StgValue><ssdm name="add_ln1245_169"/></StgValue>
</operation>

<operation id="3455" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2444 %trunc_ln717_167 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_169, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_167"/></StgValue>
</operation>

<operation id="3456" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2445 %tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_169, i32 19

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3457" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2446 %tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_169, i32 18

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="3458" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2448 %icmp_ln727_169 = icmp_ne  i18 %trunc_ln727_169, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_169"/></StgValue>
</operation>

<operation id="3459" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2449 %or_ln412_169 = or i1 %tmp_358, i1 %icmp_ln727_169

]]></Node>
<StgValue><ssdm name="or_ln412_169"/></StgValue>
</operation>

<operation id="3460" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2450 %and_ln412_169 = and i1 %or_ln412_169, i1 %tmp_359

]]></Node>
<StgValue><ssdm name="and_ln412_169"/></StgValue>
</operation>

<operation id="3461" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="36" op_0_bw="1">
<![CDATA[
.split:2451 %zext_ln415_169 = zext i1 %and_ln412_169

]]></Node>
<StgValue><ssdm name="zext_ln415_169"/></StgValue>
</operation>

<operation id="3462" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2452 %add_ln415_169 = add i36 %trunc_ln717_167, i36 %zext_ln415_169

]]></Node>
<StgValue><ssdm name="add_ln415_169"/></StgValue>
</operation>

<operation id="3463" st_id="159" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2456 %mul_ln1171_170 = mul i54 %sext_ln1171_170, i54 %zext_ln1171_155_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_170"/></StgValue>
</operation>

<operation id="3464" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="18" op_0_bw="54">
<![CDATA[
.split:2463 %trunc_ln727_170 = trunc i54 %mul_ln1171_170

]]></Node>
<StgValue><ssdm name="trunc_ln727_170"/></StgValue>
</operation>

<operation id="3465" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="54" op_0_bw="19">
<![CDATA[
.split:2471 %sext_ln1171_171 = sext i19 %firstDense_f_V_9_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_171"/></StgValue>
</operation>

<operation id="3466" st_id="159" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2472 %mul_ln1171_171 = mul i54 %sext_ln1171_171, i54 %zext_ln1171_156_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_171"/></StgValue>
</operation>

<operation id="3467" st_id="159" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="19" op_0_bw="4">
<![CDATA[
.split:2486 %firstDense_f_V_9_13_load = load i4 %firstDense_f_V_9_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_13_load"/></StgValue>
</operation>

<operation id="3468" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2501 %firstDense_f_V_9_14_addr = getelementptr i20 %firstDense_f_V_9_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_14_addr"/></StgValue>
</operation>

<operation id="3469" st_id="159" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="20" op_0_bw="4">
<![CDATA[
.split:2502 %firstDense_f_V_9_14_load = load i4 %firstDense_f_V_9_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_14_load"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="3470" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2457 %shl_ln737_168 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_169, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_168"/></StgValue>
</operation>

<operation id="3471" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="55" op_0_bw="54">
<![CDATA[
.split:2458 %sext_ln1245_123 = sext i54 %mul_ln1171_170

]]></Node>
<StgValue><ssdm name="sext_ln1245_123"/></StgValue>
</operation>

<operation id="3472" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2459 %add_ln1245_170 = add i55 %shl_ln737_168, i55 %sext_ln1245_123

]]></Node>
<StgValue><ssdm name="add_ln1245_170"/></StgValue>
</operation>

<operation id="3473" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2460 %trunc_ln717_168 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_170, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_168"/></StgValue>
</operation>

<operation id="3474" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2461 %tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_170, i32 19

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="3475" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2462 %tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_170, i32 18

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="3476" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2464 %icmp_ln727_170 = icmp_ne  i18 %trunc_ln727_170, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_170"/></StgValue>
</operation>

<operation id="3477" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2465 %or_ln412_170 = or i1 %tmp_360, i1 %icmp_ln727_170

]]></Node>
<StgValue><ssdm name="or_ln412_170"/></StgValue>
</operation>

<operation id="3478" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2466 %and_ln412_170 = and i1 %or_ln412_170, i1 %tmp_361

]]></Node>
<StgValue><ssdm name="and_ln412_170"/></StgValue>
</operation>

<operation id="3479" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="36" op_0_bw="1">
<![CDATA[
.split:2467 %zext_ln415_170 = zext i1 %and_ln412_170

]]></Node>
<StgValue><ssdm name="zext_ln415_170"/></StgValue>
</operation>

<operation id="3480" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2468 %add_ln415_170 = add i36 %trunc_ln717_168, i36 %zext_ln415_170

]]></Node>
<StgValue><ssdm name="add_ln415_170"/></StgValue>
</operation>

<operation id="3481" st_id="160" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2472 %mul_ln1171_171 = mul i54 %sext_ln1171_171, i54 %zext_ln1171_156_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_171"/></StgValue>
</operation>

<operation id="3482" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="18" op_0_bw="54">
<![CDATA[
.split:2479 %trunc_ln727_171 = trunc i54 %mul_ln1171_171

]]></Node>
<StgValue><ssdm name="trunc_ln727_171"/></StgValue>
</operation>

<operation id="3483" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="54" op_0_bw="19">
<![CDATA[
.split:2487 %sext_ln1171_172 = sext i19 %firstDense_f_V_9_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_172"/></StgValue>
</operation>

<operation id="3484" st_id="160" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2488 %mul_ln1171_172 = mul i54 %sext_ln1171_172, i54 %zext_ln1171_157_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_172"/></StgValue>
</operation>

<operation id="3485" st_id="160" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="20" op_0_bw="4">
<![CDATA[
.split:2502 %firstDense_f_V_9_14_load = load i4 %firstDense_f_V_9_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_14_load"/></StgValue>
</operation>

<operation id="3486" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2516 %firstDense_f_V_9_15_addr = getelementptr i20 %firstDense_f_V_9_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_15_addr"/></StgValue>
</operation>

<operation id="3487" st_id="160" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="20" op_0_bw="4">
<![CDATA[
.split:2517 %firstDense_f_V_9_15_load = load i4 %firstDense_f_V_9_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_15_load"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="3488" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2473 %shl_ln737_169 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_170, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_169"/></StgValue>
</operation>

<operation id="3489" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="55" op_0_bw="54">
<![CDATA[
.split:2474 %sext_ln1245_124 = sext i54 %mul_ln1171_171

]]></Node>
<StgValue><ssdm name="sext_ln1245_124"/></StgValue>
</operation>

<operation id="3490" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2475 %add_ln1245_171 = add i55 %shl_ln737_169, i55 %sext_ln1245_124

]]></Node>
<StgValue><ssdm name="add_ln1245_171"/></StgValue>
</operation>

<operation id="3491" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2476 %trunc_ln717_169 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_171, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_169"/></StgValue>
</operation>

<operation id="3492" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2477 %tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_171, i32 19

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="3493" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2478 %tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_171, i32 18

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3494" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2480 %icmp_ln727_171 = icmp_ne  i18 %trunc_ln727_171, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_171"/></StgValue>
</operation>

<operation id="3495" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2481 %or_ln412_171 = or i1 %tmp_362, i1 %icmp_ln727_171

]]></Node>
<StgValue><ssdm name="or_ln412_171"/></StgValue>
</operation>

<operation id="3496" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2482 %and_ln412_171 = and i1 %or_ln412_171, i1 %tmp_363

]]></Node>
<StgValue><ssdm name="and_ln412_171"/></StgValue>
</operation>

<operation id="3497" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="36" op_0_bw="1">
<![CDATA[
.split:2483 %zext_ln415_171 = zext i1 %and_ln412_171

]]></Node>
<StgValue><ssdm name="zext_ln415_171"/></StgValue>
</operation>

<operation id="3498" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2484 %add_ln415_171 = add i36 %trunc_ln717_169, i36 %zext_ln415_171

]]></Node>
<StgValue><ssdm name="add_ln415_171"/></StgValue>
</operation>

<operation id="3499" st_id="161" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2488 %mul_ln1171_172 = mul i54 %sext_ln1171_172, i54 %zext_ln1171_157_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_172"/></StgValue>
</operation>

<operation id="3500" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="18" op_0_bw="54">
<![CDATA[
.split:2495 %trunc_ln727_172 = trunc i54 %mul_ln1171_172

]]></Node>
<StgValue><ssdm name="trunc_ln727_172"/></StgValue>
</operation>

<operation id="3501" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="55" op_0_bw="20">
<![CDATA[
.split:2503 %sext_ln1171_173 = sext i20 %firstDense_f_V_9_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_173"/></StgValue>
</operation>

<operation id="3502" st_id="161" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2504 %mul_ln1171_173 = mul i55 %sext_ln1171_173, i55 %zext_ln1171_158_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_173"/></StgValue>
</operation>

<operation id="3503" st_id="161" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="20" op_0_bw="4">
<![CDATA[
.split:2517 %firstDense_f_V_9_15_load = load i4 %firstDense_f_V_9_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_9_15_load"/></StgValue>
</operation>

<operation id="3504" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2531 %firstDense_f_V_10_0_addr = getelementptr i19 %firstDense_f_V_10_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_0_addr"/></StgValue>
</operation>

<operation id="3505" st_id="161" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="19" op_0_bw="4">
<![CDATA[
.split:2532 %firstDense_f_V_10_0_load = load i4 %firstDense_f_V_10_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_0_load"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="3506" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2489 %shl_ln737_170 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_171, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_170"/></StgValue>
</operation>

<operation id="3507" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="55" op_0_bw="54">
<![CDATA[
.split:2490 %sext_ln1245_125 = sext i54 %mul_ln1171_172

]]></Node>
<StgValue><ssdm name="sext_ln1245_125"/></StgValue>
</operation>

<operation id="3508" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2491 %add_ln1245_172 = add i55 %shl_ln737_170, i55 %sext_ln1245_125

]]></Node>
<StgValue><ssdm name="add_ln1245_172"/></StgValue>
</operation>

<operation id="3509" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2492 %trunc_ln717_170 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_172, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_170"/></StgValue>
</operation>

<operation id="3510" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2493 %tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_172, i32 19

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="3511" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2494 %tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_172, i32 18

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3512" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2496 %icmp_ln727_172 = icmp_ne  i18 %trunc_ln727_172, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_172"/></StgValue>
</operation>

<operation id="3513" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2497 %or_ln412_172 = or i1 %tmp_364, i1 %icmp_ln727_172

]]></Node>
<StgValue><ssdm name="or_ln412_172"/></StgValue>
</operation>

<operation id="3514" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2498 %and_ln412_172 = and i1 %or_ln412_172, i1 %tmp_365

]]></Node>
<StgValue><ssdm name="and_ln412_172"/></StgValue>
</operation>

<operation id="3515" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="36" op_0_bw="1">
<![CDATA[
.split:2499 %zext_ln415_172 = zext i1 %and_ln412_172

]]></Node>
<StgValue><ssdm name="zext_ln415_172"/></StgValue>
</operation>

<operation id="3516" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2500 %add_ln415_172 = add i36 %trunc_ln717_170, i36 %zext_ln415_172

]]></Node>
<StgValue><ssdm name="add_ln415_172"/></StgValue>
</operation>

<operation id="3517" st_id="162" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2504 %mul_ln1171_173 = mul i55 %sext_ln1171_173, i55 %zext_ln1171_158_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_173"/></StgValue>
</operation>

<operation id="3518" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="18" op_0_bw="55">
<![CDATA[
.split:2510 %trunc_ln727_173 = trunc i55 %mul_ln1171_173

]]></Node>
<StgValue><ssdm name="trunc_ln727_173"/></StgValue>
</operation>

<operation id="3519" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="55" op_0_bw="20">
<![CDATA[
.split:2518 %sext_ln1171_174 = sext i20 %firstDense_f_V_9_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_174"/></StgValue>
</operation>

<operation id="3520" st_id="162" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2519 %mul_ln1171_174 = mul i55 %sext_ln1171_174, i55 %zext_ln1171_159_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_174"/></StgValue>
</operation>

<operation id="3521" st_id="162" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="19" op_0_bw="4">
<![CDATA[
.split:2532 %firstDense_f_V_10_0_load = load i4 %firstDense_f_V_10_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_0_load"/></StgValue>
</operation>

<operation id="3522" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2547 %firstDense_f_V_10_1_addr = getelementptr i18 %firstDense_f_V_10_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_1_addr"/></StgValue>
</operation>

<operation id="3523" st_id="162" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="18" op_0_bw="4">
<![CDATA[
.split:2548 %firstDense_f_V_10_1_load = load i4 %firstDense_f_V_10_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_1_load"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="3524" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2505 %shl_ln737_171 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_172, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_171"/></StgValue>
</operation>

<operation id="3525" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2506 %add_ln1245_173 = add i55 %shl_ln737_171, i55 %mul_ln1171_173

]]></Node>
<StgValue><ssdm name="add_ln1245_173"/></StgValue>
</operation>

<operation id="3526" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2507 %trunc_ln717_171 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_173, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_171"/></StgValue>
</operation>

<operation id="3527" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2508 %tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_173, i32 19

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="3528" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2509 %tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_173, i32 18

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3529" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2511 %icmp_ln727_173 = icmp_ne  i18 %trunc_ln727_173, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_173"/></StgValue>
</operation>

<operation id="3530" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2512 %or_ln412_173 = or i1 %tmp_366, i1 %icmp_ln727_173

]]></Node>
<StgValue><ssdm name="or_ln412_173"/></StgValue>
</operation>

<operation id="3531" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2513 %and_ln412_173 = and i1 %or_ln412_173, i1 %tmp_367

]]></Node>
<StgValue><ssdm name="and_ln412_173"/></StgValue>
</operation>

<operation id="3532" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="36" op_0_bw="1">
<![CDATA[
.split:2514 %zext_ln415_173 = zext i1 %and_ln412_173

]]></Node>
<StgValue><ssdm name="zext_ln415_173"/></StgValue>
</operation>

<operation id="3533" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2515 %add_ln415_173 = add i36 %trunc_ln717_171, i36 %zext_ln415_173

]]></Node>
<StgValue><ssdm name="add_ln415_173"/></StgValue>
</operation>

<operation id="3534" st_id="163" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2519 %mul_ln1171_174 = mul i55 %sext_ln1171_174, i55 %zext_ln1171_159_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_174"/></StgValue>
</operation>

<operation id="3535" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="18" op_0_bw="55">
<![CDATA[
.split:2525 %trunc_ln727_174 = trunc i55 %mul_ln1171_174

]]></Node>
<StgValue><ssdm name="trunc_ln727_174"/></StgValue>
</operation>

<operation id="3536" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="54" op_0_bw="19">
<![CDATA[
.split:2533 %sext_ln1171_175 = sext i19 %firstDense_f_V_10_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_175"/></StgValue>
</operation>

<operation id="3537" st_id="163" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2534 %mul_ln1171_175 = mul i54 %sext_ln1171_175, i54 %zext_ln1171_160_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_175"/></StgValue>
</operation>

<operation id="3538" st_id="163" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="18" op_0_bw="4">
<![CDATA[
.split:2548 %firstDense_f_V_10_1_load = load i4 %firstDense_f_V_10_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_1_load"/></StgValue>
</operation>

<operation id="3539" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2563 %firstDense_f_V_10_2_addr = getelementptr i19 %firstDense_f_V_10_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_2_addr"/></StgValue>
</operation>

<operation id="3540" st_id="163" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="19" op_0_bw="4">
<![CDATA[
.split:2564 %firstDense_f_V_10_2_load = load i4 %firstDense_f_V_10_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_2_load"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="3541" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2520 %shl_ln737_172 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_173, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_172"/></StgValue>
</operation>

<operation id="3542" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2521 %add_ln1245_174 = add i55 %shl_ln737_172, i55 %mul_ln1171_174

]]></Node>
<StgValue><ssdm name="add_ln1245_174"/></StgValue>
</operation>

<operation id="3543" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2522 %trunc_ln717_172 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_174, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_172"/></StgValue>
</operation>

<operation id="3544" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2523 %tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_174, i32 19

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="3545" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2524 %tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_174, i32 18

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3546" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2526 %icmp_ln727_174 = icmp_ne  i18 %trunc_ln727_174, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_174"/></StgValue>
</operation>

<operation id="3547" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2527 %or_ln412_174 = or i1 %tmp_368, i1 %icmp_ln727_174

]]></Node>
<StgValue><ssdm name="or_ln412_174"/></StgValue>
</operation>

<operation id="3548" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2528 %and_ln412_174 = and i1 %or_ln412_174, i1 %tmp_369

]]></Node>
<StgValue><ssdm name="and_ln412_174"/></StgValue>
</operation>

<operation id="3549" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="36" op_0_bw="1">
<![CDATA[
.split:2529 %zext_ln415_174 = zext i1 %and_ln412_174

]]></Node>
<StgValue><ssdm name="zext_ln415_174"/></StgValue>
</operation>

<operation id="3550" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2530 %add_ln415_174 = add i36 %trunc_ln717_172, i36 %zext_ln415_174

]]></Node>
<StgValue><ssdm name="add_ln415_174"/></StgValue>
</operation>

<operation id="3551" st_id="164" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2534 %mul_ln1171_175 = mul i54 %sext_ln1171_175, i54 %zext_ln1171_160_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_175"/></StgValue>
</operation>

<operation id="3552" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="18" op_0_bw="54">
<![CDATA[
.split:2541 %trunc_ln727_175 = trunc i54 %mul_ln1171_175

]]></Node>
<StgValue><ssdm name="trunc_ln727_175"/></StgValue>
</operation>

<operation id="3553" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="53" op_0_bw="18">
<![CDATA[
.split:2549 %sext_ln1171_176 = sext i18 %firstDense_f_V_10_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_176"/></StgValue>
</operation>

<operation id="3554" st_id="164" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2550 %mul_ln1171_176 = mul i53 %sext_ln1171_176, i53 %zext_ln1171_161_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_176"/></StgValue>
</operation>

<operation id="3555" st_id="164" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="19" op_0_bw="4">
<![CDATA[
.split:2564 %firstDense_f_V_10_2_load = load i4 %firstDense_f_V_10_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_2_load"/></StgValue>
</operation>

<operation id="3556" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2579 %firstDense_f_V_10_3_addr = getelementptr i19 %firstDense_f_V_10_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_3_addr"/></StgValue>
</operation>

<operation id="3557" st_id="164" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="19" op_0_bw="4">
<![CDATA[
.split:2580 %firstDense_f_V_10_3_load = load i4 %firstDense_f_V_10_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_3_load"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="3558" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2535 %shl_ln737_173 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_174, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_173"/></StgValue>
</operation>

<operation id="3559" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="55" op_0_bw="54">
<![CDATA[
.split:2536 %sext_ln1245_126 = sext i54 %mul_ln1171_175

]]></Node>
<StgValue><ssdm name="sext_ln1245_126"/></StgValue>
</operation>

<operation id="3560" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2537 %add_ln1245_175 = add i55 %shl_ln737_173, i55 %sext_ln1245_126

]]></Node>
<StgValue><ssdm name="add_ln1245_175"/></StgValue>
</operation>

<operation id="3561" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2538 %trunc_ln717_173 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_175, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_173"/></StgValue>
</operation>

<operation id="3562" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2539 %tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_175, i32 19

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="3563" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2540 %tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_175, i32 18

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="3564" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2542 %icmp_ln727_175 = icmp_ne  i18 %trunc_ln727_175, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_175"/></StgValue>
</operation>

<operation id="3565" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2543 %or_ln412_175 = or i1 %tmp_370, i1 %icmp_ln727_175

]]></Node>
<StgValue><ssdm name="or_ln412_175"/></StgValue>
</operation>

<operation id="3566" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2544 %and_ln412_175 = and i1 %or_ln412_175, i1 %tmp_371

]]></Node>
<StgValue><ssdm name="and_ln412_175"/></StgValue>
</operation>

<operation id="3567" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="36" op_0_bw="1">
<![CDATA[
.split:2545 %zext_ln415_175 = zext i1 %and_ln412_175

]]></Node>
<StgValue><ssdm name="zext_ln415_175"/></StgValue>
</operation>

<operation id="3568" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2546 %add_ln415_175 = add i36 %trunc_ln717_173, i36 %zext_ln415_175

]]></Node>
<StgValue><ssdm name="add_ln415_175"/></StgValue>
</operation>

<operation id="3569" st_id="165" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2550 %mul_ln1171_176 = mul i53 %sext_ln1171_176, i53 %zext_ln1171_161_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_176"/></StgValue>
</operation>

<operation id="3570" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="18" op_0_bw="53">
<![CDATA[
.split:2557 %trunc_ln727_176 = trunc i53 %mul_ln1171_176

]]></Node>
<StgValue><ssdm name="trunc_ln727_176"/></StgValue>
</operation>

<operation id="3571" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="54" op_0_bw="19">
<![CDATA[
.split:2565 %sext_ln1171_177 = sext i19 %firstDense_f_V_10_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_177"/></StgValue>
</operation>

<operation id="3572" st_id="165" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2566 %mul_ln1171_177 = mul i54 %sext_ln1171_177, i54 %zext_ln1171_162_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_177"/></StgValue>
</operation>

<operation id="3573" st_id="165" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="19" op_0_bw="4">
<![CDATA[
.split:2580 %firstDense_f_V_10_3_load = load i4 %firstDense_f_V_10_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_3_load"/></StgValue>
</operation>

<operation id="3574" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2595 %firstDense_f_V_10_4_addr = getelementptr i19 %firstDense_f_V_10_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_4_addr"/></StgValue>
</operation>

<operation id="3575" st_id="165" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="19" op_0_bw="4">
<![CDATA[
.split:2596 %firstDense_f_V_10_4_load = load i4 %firstDense_f_V_10_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_4_load"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="3576" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2551 %shl_ln737_174 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_175, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_174"/></StgValue>
</operation>

<operation id="3577" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="55" op_0_bw="53">
<![CDATA[
.split:2552 %sext_ln1245_127 = sext i53 %mul_ln1171_176

]]></Node>
<StgValue><ssdm name="sext_ln1245_127"/></StgValue>
</operation>

<operation id="3578" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2553 %add_ln1245_176 = add i55 %shl_ln737_174, i55 %sext_ln1245_127

]]></Node>
<StgValue><ssdm name="add_ln1245_176"/></StgValue>
</operation>

<operation id="3579" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2554 %trunc_ln717_174 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_176, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_174"/></StgValue>
</operation>

<operation id="3580" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2555 %tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_176, i32 19

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="3581" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2556 %tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_176, i32 18

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="3582" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2558 %icmp_ln727_176 = icmp_ne  i18 %trunc_ln727_176, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_176"/></StgValue>
</operation>

<operation id="3583" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2559 %or_ln412_176 = or i1 %tmp_372, i1 %icmp_ln727_176

]]></Node>
<StgValue><ssdm name="or_ln412_176"/></StgValue>
</operation>

<operation id="3584" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2560 %and_ln412_176 = and i1 %or_ln412_176, i1 %tmp_373

]]></Node>
<StgValue><ssdm name="and_ln412_176"/></StgValue>
</operation>

<operation id="3585" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="36" op_0_bw="1">
<![CDATA[
.split:2561 %zext_ln415_176 = zext i1 %and_ln412_176

]]></Node>
<StgValue><ssdm name="zext_ln415_176"/></StgValue>
</operation>

<operation id="3586" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2562 %add_ln415_176 = add i36 %trunc_ln717_174, i36 %zext_ln415_176

]]></Node>
<StgValue><ssdm name="add_ln415_176"/></StgValue>
</operation>

<operation id="3587" st_id="166" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2566 %mul_ln1171_177 = mul i54 %sext_ln1171_177, i54 %zext_ln1171_162_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_177"/></StgValue>
</operation>

<operation id="3588" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="18" op_0_bw="54">
<![CDATA[
.split:2573 %trunc_ln727_177 = trunc i54 %mul_ln1171_177

]]></Node>
<StgValue><ssdm name="trunc_ln727_177"/></StgValue>
</operation>

<operation id="3589" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="54" op_0_bw="19">
<![CDATA[
.split:2581 %sext_ln1171_178 = sext i19 %firstDense_f_V_10_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_178"/></StgValue>
</operation>

<operation id="3590" st_id="166" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2582 %mul_ln1171_178 = mul i54 %sext_ln1171_178, i54 %zext_ln1171_163_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_178"/></StgValue>
</operation>

<operation id="3591" st_id="166" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="19" op_0_bw="4">
<![CDATA[
.split:2596 %firstDense_f_V_10_4_load = load i4 %firstDense_f_V_10_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_4_load"/></StgValue>
</operation>

<operation id="3592" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2611 %firstDense_f_V_10_5_addr = getelementptr i20 %firstDense_f_V_10_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_5_addr"/></StgValue>
</operation>

<operation id="3593" st_id="166" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="20" op_0_bw="4">
<![CDATA[
.split:2612 %firstDense_f_V_10_5_load = load i4 %firstDense_f_V_10_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_5_load"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="3594" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2567 %shl_ln737_175 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_176, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_175"/></StgValue>
</operation>

<operation id="3595" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="55" op_0_bw="54">
<![CDATA[
.split:2568 %sext_ln1245_128 = sext i54 %mul_ln1171_177

]]></Node>
<StgValue><ssdm name="sext_ln1245_128"/></StgValue>
</operation>

<operation id="3596" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2569 %add_ln1245_177 = add i55 %shl_ln737_175, i55 %sext_ln1245_128

]]></Node>
<StgValue><ssdm name="add_ln1245_177"/></StgValue>
</operation>

<operation id="3597" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2570 %trunc_ln717_175 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_177, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_175"/></StgValue>
</operation>

<operation id="3598" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2571 %tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_177, i32 19

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="3599" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2572 %tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_177, i32 18

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="3600" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2574 %icmp_ln727_177 = icmp_ne  i18 %trunc_ln727_177, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_177"/></StgValue>
</operation>

<operation id="3601" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2575 %or_ln412_177 = or i1 %tmp_374, i1 %icmp_ln727_177

]]></Node>
<StgValue><ssdm name="or_ln412_177"/></StgValue>
</operation>

<operation id="3602" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2576 %and_ln412_177 = and i1 %or_ln412_177, i1 %tmp_375

]]></Node>
<StgValue><ssdm name="and_ln412_177"/></StgValue>
</operation>

<operation id="3603" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="36" op_0_bw="1">
<![CDATA[
.split:2577 %zext_ln415_177 = zext i1 %and_ln412_177

]]></Node>
<StgValue><ssdm name="zext_ln415_177"/></StgValue>
</operation>

<operation id="3604" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2578 %add_ln415_177 = add i36 %trunc_ln717_175, i36 %zext_ln415_177

]]></Node>
<StgValue><ssdm name="add_ln415_177"/></StgValue>
</operation>

<operation id="3605" st_id="167" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2582 %mul_ln1171_178 = mul i54 %sext_ln1171_178, i54 %zext_ln1171_163_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_178"/></StgValue>
</operation>

<operation id="3606" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="18" op_0_bw="54">
<![CDATA[
.split:2589 %trunc_ln727_178 = trunc i54 %mul_ln1171_178

]]></Node>
<StgValue><ssdm name="trunc_ln727_178"/></StgValue>
</operation>

<operation id="3607" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="54" op_0_bw="19">
<![CDATA[
.split:2597 %sext_ln1171_179 = sext i19 %firstDense_f_V_10_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_179"/></StgValue>
</operation>

<operation id="3608" st_id="167" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2598 %mul_ln1171_179 = mul i54 %sext_ln1171_179, i54 %zext_ln1171_164_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_179"/></StgValue>
</operation>

<operation id="3609" st_id="167" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="20" op_0_bw="4">
<![CDATA[
.split:2612 %firstDense_f_V_10_5_load = load i4 %firstDense_f_V_10_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_5_load"/></StgValue>
</operation>

<operation id="3610" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2626 %firstDense_f_V_10_6_addr = getelementptr i20 %firstDense_f_V_10_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_6_addr"/></StgValue>
</operation>

<operation id="3611" st_id="167" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="20" op_0_bw="4">
<![CDATA[
.split:2627 %firstDense_f_V_10_6_load = load i4 %firstDense_f_V_10_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_6_load"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="3612" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2583 %shl_ln737_176 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_177, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_176"/></StgValue>
</operation>

<operation id="3613" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="55" op_0_bw="54">
<![CDATA[
.split:2584 %sext_ln1245_129 = sext i54 %mul_ln1171_178

]]></Node>
<StgValue><ssdm name="sext_ln1245_129"/></StgValue>
</operation>

<operation id="3614" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2585 %add_ln1245_178 = add i55 %shl_ln737_176, i55 %sext_ln1245_129

]]></Node>
<StgValue><ssdm name="add_ln1245_178"/></StgValue>
</operation>

<operation id="3615" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2586 %trunc_ln717_176 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_178, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_176"/></StgValue>
</operation>

<operation id="3616" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2587 %tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_178, i32 19

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="3617" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2588 %tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_178, i32 18

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="3618" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2590 %icmp_ln727_178 = icmp_ne  i18 %trunc_ln727_178, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_178"/></StgValue>
</operation>

<operation id="3619" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2591 %or_ln412_178 = or i1 %tmp_376, i1 %icmp_ln727_178

]]></Node>
<StgValue><ssdm name="or_ln412_178"/></StgValue>
</operation>

<operation id="3620" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2592 %and_ln412_178 = and i1 %or_ln412_178, i1 %tmp_377

]]></Node>
<StgValue><ssdm name="and_ln412_178"/></StgValue>
</operation>

<operation id="3621" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="36" op_0_bw="1">
<![CDATA[
.split:2593 %zext_ln415_178 = zext i1 %and_ln412_178

]]></Node>
<StgValue><ssdm name="zext_ln415_178"/></StgValue>
</operation>

<operation id="3622" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2594 %add_ln415_178 = add i36 %trunc_ln717_176, i36 %zext_ln415_178

]]></Node>
<StgValue><ssdm name="add_ln415_178"/></StgValue>
</operation>

<operation id="3623" st_id="168" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2598 %mul_ln1171_179 = mul i54 %sext_ln1171_179, i54 %zext_ln1171_164_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_179"/></StgValue>
</operation>

<operation id="3624" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="18" op_0_bw="54">
<![CDATA[
.split:2605 %trunc_ln727_179 = trunc i54 %mul_ln1171_179

]]></Node>
<StgValue><ssdm name="trunc_ln727_179"/></StgValue>
</operation>

<operation id="3625" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="55" op_0_bw="20">
<![CDATA[
.split:2613 %sext_ln1171_180 = sext i20 %firstDense_f_V_10_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_180"/></StgValue>
</operation>

<operation id="3626" st_id="168" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2614 %mul_ln1171_180 = mul i55 %sext_ln1171_180, i55 %zext_ln1171_165_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_180"/></StgValue>
</operation>

<operation id="3627" st_id="168" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="20" op_0_bw="4">
<![CDATA[
.split:2627 %firstDense_f_V_10_6_load = load i4 %firstDense_f_V_10_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_6_load"/></StgValue>
</operation>

<operation id="3628" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2641 %firstDense_f_V_10_7_addr = getelementptr i19 %firstDense_f_V_10_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_7_addr"/></StgValue>
</operation>

<operation id="3629" st_id="168" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="19" op_0_bw="4">
<![CDATA[
.split:2642 %firstDense_f_V_10_7_load = load i4 %firstDense_f_V_10_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_7_load"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="3630" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2599 %shl_ln737_177 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_178, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_177"/></StgValue>
</operation>

<operation id="3631" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="55" op_0_bw="54">
<![CDATA[
.split:2600 %sext_ln1245_130 = sext i54 %mul_ln1171_179

]]></Node>
<StgValue><ssdm name="sext_ln1245_130"/></StgValue>
</operation>

<operation id="3632" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2601 %add_ln1245_179 = add i55 %shl_ln737_177, i55 %sext_ln1245_130

]]></Node>
<StgValue><ssdm name="add_ln1245_179"/></StgValue>
</operation>

<operation id="3633" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2602 %trunc_ln717_177 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_179, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_177"/></StgValue>
</operation>

<operation id="3634" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2603 %tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_179, i32 19

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3635" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2604 %tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_179, i32 18

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3636" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2606 %icmp_ln727_179 = icmp_ne  i18 %trunc_ln727_179, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_179"/></StgValue>
</operation>

<operation id="3637" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2607 %or_ln412_179 = or i1 %tmp_378, i1 %icmp_ln727_179

]]></Node>
<StgValue><ssdm name="or_ln412_179"/></StgValue>
</operation>

<operation id="3638" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2608 %and_ln412_179 = and i1 %or_ln412_179, i1 %tmp_379

]]></Node>
<StgValue><ssdm name="and_ln412_179"/></StgValue>
</operation>

<operation id="3639" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="36" op_0_bw="1">
<![CDATA[
.split:2609 %zext_ln415_179 = zext i1 %and_ln412_179

]]></Node>
<StgValue><ssdm name="zext_ln415_179"/></StgValue>
</operation>

<operation id="3640" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2610 %add_ln415_179 = add i36 %trunc_ln717_177, i36 %zext_ln415_179

]]></Node>
<StgValue><ssdm name="add_ln415_179"/></StgValue>
</operation>

<operation id="3641" st_id="169" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2614 %mul_ln1171_180 = mul i55 %sext_ln1171_180, i55 %zext_ln1171_165_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_180"/></StgValue>
</operation>

<operation id="3642" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="18" op_0_bw="55">
<![CDATA[
.split:2620 %trunc_ln727_180 = trunc i55 %mul_ln1171_180

]]></Node>
<StgValue><ssdm name="trunc_ln727_180"/></StgValue>
</operation>

<operation id="3643" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="55" op_0_bw="20">
<![CDATA[
.split:2628 %sext_ln1171_181 = sext i20 %firstDense_f_V_10_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_181"/></StgValue>
</operation>

<operation id="3644" st_id="169" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2629 %mul_ln1171_181 = mul i55 %sext_ln1171_181, i55 %zext_ln1171_166_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_181"/></StgValue>
</operation>

<operation id="3645" st_id="169" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="19" op_0_bw="4">
<![CDATA[
.split:2642 %firstDense_f_V_10_7_load = load i4 %firstDense_f_V_10_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_7_load"/></StgValue>
</operation>

<operation id="3646" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2657 %firstDense_f_V_10_8_addr = getelementptr i19 %firstDense_f_V_10_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_8_addr"/></StgValue>
</operation>

<operation id="3647" st_id="169" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="19" op_0_bw="4">
<![CDATA[
.split:2658 %firstDense_f_V_10_8_load = load i4 %firstDense_f_V_10_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_8_load"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="3648" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2615 %shl_ln737_178 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_179, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_178"/></StgValue>
</operation>

<operation id="3649" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2616 %add_ln1245_180 = add i55 %shl_ln737_178, i55 %mul_ln1171_180

]]></Node>
<StgValue><ssdm name="add_ln1245_180"/></StgValue>
</operation>

<operation id="3650" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2617 %trunc_ln717_178 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_180, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_178"/></StgValue>
</operation>

<operation id="3651" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2618 %tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_180, i32 19

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="3652" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2619 %tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_180, i32 18

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3653" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2621 %icmp_ln727_180 = icmp_ne  i18 %trunc_ln727_180, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_180"/></StgValue>
</operation>

<operation id="3654" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2622 %or_ln412_180 = or i1 %tmp_380, i1 %icmp_ln727_180

]]></Node>
<StgValue><ssdm name="or_ln412_180"/></StgValue>
</operation>

<operation id="3655" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2623 %and_ln412_180 = and i1 %or_ln412_180, i1 %tmp_381

]]></Node>
<StgValue><ssdm name="and_ln412_180"/></StgValue>
</operation>

<operation id="3656" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="36" op_0_bw="1">
<![CDATA[
.split:2624 %zext_ln415_180 = zext i1 %and_ln412_180

]]></Node>
<StgValue><ssdm name="zext_ln415_180"/></StgValue>
</operation>

<operation id="3657" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2625 %add_ln415_180 = add i36 %trunc_ln717_178, i36 %zext_ln415_180

]]></Node>
<StgValue><ssdm name="add_ln415_180"/></StgValue>
</operation>

<operation id="3658" st_id="170" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2629 %mul_ln1171_181 = mul i55 %sext_ln1171_181, i55 %zext_ln1171_166_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_181"/></StgValue>
</operation>

<operation id="3659" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="18" op_0_bw="55">
<![CDATA[
.split:2635 %trunc_ln727_181 = trunc i55 %mul_ln1171_181

]]></Node>
<StgValue><ssdm name="trunc_ln727_181"/></StgValue>
</operation>

<operation id="3660" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="54" op_0_bw="19">
<![CDATA[
.split:2643 %sext_ln1171_182 = sext i19 %firstDense_f_V_10_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_182"/></StgValue>
</operation>

<operation id="3661" st_id="170" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2644 %mul_ln1171_182 = mul i54 %sext_ln1171_182, i54 %zext_ln1171_167_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_182"/></StgValue>
</operation>

<operation id="3662" st_id="170" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="19" op_0_bw="4">
<![CDATA[
.split:2658 %firstDense_f_V_10_8_load = load i4 %firstDense_f_V_10_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_8_load"/></StgValue>
</operation>

<operation id="3663" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2673 %firstDense_f_V_10_9_addr = getelementptr i19 %firstDense_f_V_10_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_9_addr"/></StgValue>
</operation>

<operation id="3664" st_id="170" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="19" op_0_bw="4">
<![CDATA[
.split:2674 %firstDense_f_V_10_9_load = load i4 %firstDense_f_V_10_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_9_load"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="3665" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2630 %shl_ln737_179 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_180, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_179"/></StgValue>
</operation>

<operation id="3666" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2631 %add_ln1245_181 = add i55 %shl_ln737_179, i55 %mul_ln1171_181

]]></Node>
<StgValue><ssdm name="add_ln1245_181"/></StgValue>
</operation>

<operation id="3667" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2632 %trunc_ln717_179 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_181, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_179"/></StgValue>
</operation>

<operation id="3668" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2633 %tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_181, i32 19

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3669" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2634 %tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_181, i32 18

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3670" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2636 %icmp_ln727_181 = icmp_ne  i18 %trunc_ln727_181, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_181"/></StgValue>
</operation>

<operation id="3671" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2637 %or_ln412_181 = or i1 %tmp_382, i1 %icmp_ln727_181

]]></Node>
<StgValue><ssdm name="or_ln412_181"/></StgValue>
</operation>

<operation id="3672" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2638 %and_ln412_181 = and i1 %or_ln412_181, i1 %tmp_383

]]></Node>
<StgValue><ssdm name="and_ln412_181"/></StgValue>
</operation>

<operation id="3673" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="36" op_0_bw="1">
<![CDATA[
.split:2639 %zext_ln415_181 = zext i1 %and_ln412_181

]]></Node>
<StgValue><ssdm name="zext_ln415_181"/></StgValue>
</operation>

<operation id="3674" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2640 %add_ln415_181 = add i36 %trunc_ln717_179, i36 %zext_ln415_181

]]></Node>
<StgValue><ssdm name="add_ln415_181"/></StgValue>
</operation>

<operation id="3675" st_id="171" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2644 %mul_ln1171_182 = mul i54 %sext_ln1171_182, i54 %zext_ln1171_167_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_182"/></StgValue>
</operation>

<operation id="3676" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="18" op_0_bw="54">
<![CDATA[
.split:2651 %trunc_ln727_182 = trunc i54 %mul_ln1171_182

]]></Node>
<StgValue><ssdm name="trunc_ln727_182"/></StgValue>
</operation>

<operation id="3677" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="54" op_0_bw="19">
<![CDATA[
.split:2659 %sext_ln1171_183 = sext i19 %firstDense_f_V_10_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_183"/></StgValue>
</operation>

<operation id="3678" st_id="171" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2660 %mul_ln1171_183 = mul i54 %sext_ln1171_183, i54 %zext_ln1171_168_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_183"/></StgValue>
</operation>

<operation id="3679" st_id="171" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="19" op_0_bw="4">
<![CDATA[
.split:2674 %firstDense_f_V_10_9_load = load i4 %firstDense_f_V_10_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_9_load"/></StgValue>
</operation>

<operation id="3680" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2689 %firstDense_f_V_10_10_addr = getelementptr i18 %firstDense_f_V_10_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_10_addr"/></StgValue>
</operation>

<operation id="3681" st_id="171" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="18" op_0_bw="4">
<![CDATA[
.split:2690 %firstDense_f_V_10_10_load = load i4 %firstDense_f_V_10_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_10_load"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="3682" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2645 %shl_ln737_180 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_181, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_180"/></StgValue>
</operation>

<operation id="3683" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="55" op_0_bw="54">
<![CDATA[
.split:2646 %sext_ln1245_131 = sext i54 %mul_ln1171_182

]]></Node>
<StgValue><ssdm name="sext_ln1245_131"/></StgValue>
</operation>

<operation id="3684" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2647 %add_ln1245_182 = add i55 %shl_ln737_180, i55 %sext_ln1245_131

]]></Node>
<StgValue><ssdm name="add_ln1245_182"/></StgValue>
</operation>

<operation id="3685" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2648 %trunc_ln717_180 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_182, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_180"/></StgValue>
</operation>

<operation id="3686" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2649 %tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_182, i32 19

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="3687" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2650 %tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_182, i32 18

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3688" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2652 %icmp_ln727_182 = icmp_ne  i18 %trunc_ln727_182, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_182"/></StgValue>
</operation>

<operation id="3689" st_id="172" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2653 %or_ln412_182 = or i1 %tmp_384, i1 %icmp_ln727_182

]]></Node>
<StgValue><ssdm name="or_ln412_182"/></StgValue>
</operation>

<operation id="3690" st_id="172" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2654 %and_ln412_182 = and i1 %or_ln412_182, i1 %tmp_385

]]></Node>
<StgValue><ssdm name="and_ln412_182"/></StgValue>
</operation>

<operation id="3691" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="36" op_0_bw="1">
<![CDATA[
.split:2655 %zext_ln415_182 = zext i1 %and_ln412_182

]]></Node>
<StgValue><ssdm name="zext_ln415_182"/></StgValue>
</operation>

<operation id="3692" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2656 %add_ln415_182 = add i36 %trunc_ln717_180, i36 %zext_ln415_182

]]></Node>
<StgValue><ssdm name="add_ln415_182"/></StgValue>
</operation>

<operation id="3693" st_id="172" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2660 %mul_ln1171_183 = mul i54 %sext_ln1171_183, i54 %zext_ln1171_168_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_183"/></StgValue>
</operation>

<operation id="3694" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="18" op_0_bw="54">
<![CDATA[
.split:2667 %trunc_ln727_183 = trunc i54 %mul_ln1171_183

]]></Node>
<StgValue><ssdm name="trunc_ln727_183"/></StgValue>
</operation>

<operation id="3695" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="54" op_0_bw="19">
<![CDATA[
.split:2675 %sext_ln1171_184 = sext i19 %firstDense_f_V_10_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_184"/></StgValue>
</operation>

<operation id="3696" st_id="172" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2676 %mul_ln1171_184 = mul i54 %sext_ln1171_184, i54 %zext_ln1171_169_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_184"/></StgValue>
</operation>

<operation id="3697" st_id="172" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="18" op_0_bw="4">
<![CDATA[
.split:2690 %firstDense_f_V_10_10_load = load i4 %firstDense_f_V_10_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_10_load"/></StgValue>
</operation>

<operation id="3698" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2705 %firstDense_f_V_10_11_addr = getelementptr i19 %firstDense_f_V_10_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_11_addr"/></StgValue>
</operation>

<operation id="3699" st_id="172" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="19" op_0_bw="4">
<![CDATA[
.split:2706 %firstDense_f_V_10_11_load = load i4 %firstDense_f_V_10_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_11_load"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="3700" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2661 %shl_ln737_181 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_182, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_181"/></StgValue>
</operation>

<operation id="3701" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="55" op_0_bw="54">
<![CDATA[
.split:2662 %sext_ln1245_132 = sext i54 %mul_ln1171_183

]]></Node>
<StgValue><ssdm name="sext_ln1245_132"/></StgValue>
</operation>

<operation id="3702" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2663 %add_ln1245_183 = add i55 %shl_ln737_181, i55 %sext_ln1245_132

]]></Node>
<StgValue><ssdm name="add_ln1245_183"/></StgValue>
</operation>

<operation id="3703" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2664 %trunc_ln717_181 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_183, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_181"/></StgValue>
</operation>

<operation id="3704" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2665 %tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_183, i32 19

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="3705" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2666 %tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_183, i32 18

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="3706" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2668 %icmp_ln727_183 = icmp_ne  i18 %trunc_ln727_183, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_183"/></StgValue>
</operation>

<operation id="3707" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2669 %or_ln412_183 = or i1 %tmp_386, i1 %icmp_ln727_183

]]></Node>
<StgValue><ssdm name="or_ln412_183"/></StgValue>
</operation>

<operation id="3708" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2670 %and_ln412_183 = and i1 %or_ln412_183, i1 %tmp_387

]]></Node>
<StgValue><ssdm name="and_ln412_183"/></StgValue>
</operation>

<operation id="3709" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="36" op_0_bw="1">
<![CDATA[
.split:2671 %zext_ln415_183 = zext i1 %and_ln412_183

]]></Node>
<StgValue><ssdm name="zext_ln415_183"/></StgValue>
</operation>

<operation id="3710" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2672 %add_ln415_183 = add i36 %trunc_ln717_181, i36 %zext_ln415_183

]]></Node>
<StgValue><ssdm name="add_ln415_183"/></StgValue>
</operation>

<operation id="3711" st_id="173" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2676 %mul_ln1171_184 = mul i54 %sext_ln1171_184, i54 %zext_ln1171_169_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_184"/></StgValue>
</operation>

<operation id="3712" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="18" op_0_bw="54">
<![CDATA[
.split:2683 %trunc_ln727_184 = trunc i54 %mul_ln1171_184

]]></Node>
<StgValue><ssdm name="trunc_ln727_184"/></StgValue>
</operation>

<operation id="3713" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="53" op_0_bw="18">
<![CDATA[
.split:2691 %sext_ln1171_185 = sext i18 %firstDense_f_V_10_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_185"/></StgValue>
</operation>

<operation id="3714" st_id="173" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2692 %mul_ln1171_185 = mul i53 %sext_ln1171_185, i53 %zext_ln1171_170_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_185"/></StgValue>
</operation>

<operation id="3715" st_id="173" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="19" op_0_bw="4">
<![CDATA[
.split:2706 %firstDense_f_V_10_11_load = load i4 %firstDense_f_V_10_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_11_load"/></StgValue>
</operation>

<operation id="3716" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2721 %firstDense_f_V_10_12_addr = getelementptr i19 %firstDense_f_V_10_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_12_addr"/></StgValue>
</operation>

<operation id="3717" st_id="173" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="19" op_0_bw="4">
<![CDATA[
.split:2722 %firstDense_f_V_10_12_load = load i4 %firstDense_f_V_10_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_12_load"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="3718" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2677 %shl_ln737_182 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_183, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_182"/></StgValue>
</operation>

<operation id="3719" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="55" op_0_bw="54">
<![CDATA[
.split:2678 %sext_ln1245_133 = sext i54 %mul_ln1171_184

]]></Node>
<StgValue><ssdm name="sext_ln1245_133"/></StgValue>
</operation>

<operation id="3720" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2679 %add_ln1245_184 = add i55 %shl_ln737_182, i55 %sext_ln1245_133

]]></Node>
<StgValue><ssdm name="add_ln1245_184"/></StgValue>
</operation>

<operation id="3721" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2680 %trunc_ln717_182 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_184, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_182"/></StgValue>
</operation>

<operation id="3722" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2681 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_184, i32 19

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3723" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2682 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_184, i32 18

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="3724" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2684 %icmp_ln727_184 = icmp_ne  i18 %trunc_ln727_184, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_184"/></StgValue>
</operation>

<operation id="3725" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2685 %or_ln412_184 = or i1 %tmp_388, i1 %icmp_ln727_184

]]></Node>
<StgValue><ssdm name="or_ln412_184"/></StgValue>
</operation>

<operation id="3726" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2686 %and_ln412_184 = and i1 %or_ln412_184, i1 %tmp_389

]]></Node>
<StgValue><ssdm name="and_ln412_184"/></StgValue>
</operation>

<operation id="3727" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="36" op_0_bw="1">
<![CDATA[
.split:2687 %zext_ln415_184 = zext i1 %and_ln412_184

]]></Node>
<StgValue><ssdm name="zext_ln415_184"/></StgValue>
</operation>

<operation id="3728" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2688 %add_ln415_184 = add i36 %trunc_ln717_182, i36 %zext_ln415_184

]]></Node>
<StgValue><ssdm name="add_ln415_184"/></StgValue>
</operation>

<operation id="3729" st_id="174" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2692 %mul_ln1171_185 = mul i53 %sext_ln1171_185, i53 %zext_ln1171_170_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_185"/></StgValue>
</operation>

<operation id="3730" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="18" op_0_bw="53">
<![CDATA[
.split:2699 %trunc_ln727_185 = trunc i53 %mul_ln1171_185

]]></Node>
<StgValue><ssdm name="trunc_ln727_185"/></StgValue>
</operation>

<operation id="3731" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="54" op_0_bw="19">
<![CDATA[
.split:2707 %sext_ln1171_186 = sext i19 %firstDense_f_V_10_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_186"/></StgValue>
</operation>

<operation id="3732" st_id="174" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2708 %mul_ln1171_186 = mul i54 %sext_ln1171_186, i54 %zext_ln1171_171_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_186"/></StgValue>
</operation>

<operation id="3733" st_id="174" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="19" op_0_bw="4">
<![CDATA[
.split:2722 %firstDense_f_V_10_12_load = load i4 %firstDense_f_V_10_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_12_load"/></StgValue>
</operation>

<operation id="3734" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2737 %firstDense_f_V_10_13_addr = getelementptr i19 %firstDense_f_V_10_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_13_addr"/></StgValue>
</operation>

<operation id="3735" st_id="174" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="19" op_0_bw="4">
<![CDATA[
.split:2738 %firstDense_f_V_10_13_load = load i4 %firstDense_f_V_10_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_13_load"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="3736" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2693 %shl_ln737_183 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_184, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_183"/></StgValue>
</operation>

<operation id="3737" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="55" op_0_bw="53">
<![CDATA[
.split:2694 %sext_ln1245_134 = sext i53 %mul_ln1171_185

]]></Node>
<StgValue><ssdm name="sext_ln1245_134"/></StgValue>
</operation>

<operation id="3738" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2695 %add_ln1245_185 = add i55 %shl_ln737_183, i55 %sext_ln1245_134

]]></Node>
<StgValue><ssdm name="add_ln1245_185"/></StgValue>
</operation>

<operation id="3739" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2696 %trunc_ln717_183 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_185, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_183"/></StgValue>
</operation>

<operation id="3740" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2697 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_185, i32 19

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="3741" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2698 %tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_185, i32 18

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="3742" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2700 %icmp_ln727_185 = icmp_ne  i18 %trunc_ln727_185, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_185"/></StgValue>
</operation>

<operation id="3743" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2701 %or_ln412_185 = or i1 %tmp_390, i1 %icmp_ln727_185

]]></Node>
<StgValue><ssdm name="or_ln412_185"/></StgValue>
</operation>

<operation id="3744" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2702 %and_ln412_185 = and i1 %or_ln412_185, i1 %tmp_391

]]></Node>
<StgValue><ssdm name="and_ln412_185"/></StgValue>
</operation>

<operation id="3745" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="36" op_0_bw="1">
<![CDATA[
.split:2703 %zext_ln415_185 = zext i1 %and_ln412_185

]]></Node>
<StgValue><ssdm name="zext_ln415_185"/></StgValue>
</operation>

<operation id="3746" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2704 %add_ln415_185 = add i36 %trunc_ln717_183, i36 %zext_ln415_185

]]></Node>
<StgValue><ssdm name="add_ln415_185"/></StgValue>
</operation>

<operation id="3747" st_id="175" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2708 %mul_ln1171_186 = mul i54 %sext_ln1171_186, i54 %zext_ln1171_171_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_186"/></StgValue>
</operation>

<operation id="3748" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="18" op_0_bw="54">
<![CDATA[
.split:2715 %trunc_ln727_186 = trunc i54 %mul_ln1171_186

]]></Node>
<StgValue><ssdm name="trunc_ln727_186"/></StgValue>
</operation>

<operation id="3749" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="54" op_0_bw="19">
<![CDATA[
.split:2723 %sext_ln1171_187 = sext i19 %firstDense_f_V_10_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_187"/></StgValue>
</operation>

<operation id="3750" st_id="175" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2724 %mul_ln1171_187 = mul i54 %sext_ln1171_187, i54 %zext_ln1171_172_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_187"/></StgValue>
</operation>

<operation id="3751" st_id="175" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="19" op_0_bw="4">
<![CDATA[
.split:2738 %firstDense_f_V_10_13_load = load i4 %firstDense_f_V_10_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_13_load"/></StgValue>
</operation>

<operation id="3752" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2753 %firstDense_f_V_10_14_addr = getelementptr i20 %firstDense_f_V_10_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_14_addr"/></StgValue>
</operation>

<operation id="3753" st_id="175" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="20" op_0_bw="4">
<![CDATA[
.split:2754 %firstDense_f_V_10_14_load = load i4 %firstDense_f_V_10_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_14_load"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="3754" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2709 %shl_ln737_184 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_185, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_184"/></StgValue>
</operation>

<operation id="3755" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="55" op_0_bw="54">
<![CDATA[
.split:2710 %sext_ln1245_135 = sext i54 %mul_ln1171_186

]]></Node>
<StgValue><ssdm name="sext_ln1245_135"/></StgValue>
</operation>

<operation id="3756" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2711 %add_ln1245_186 = add i55 %shl_ln737_184, i55 %sext_ln1245_135

]]></Node>
<StgValue><ssdm name="add_ln1245_186"/></StgValue>
</operation>

<operation id="3757" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2712 %trunc_ln717_184 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_186, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_184"/></StgValue>
</operation>

<operation id="3758" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2713 %tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_186, i32 19

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="3759" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2714 %tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_186, i32 18

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3760" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2716 %icmp_ln727_186 = icmp_ne  i18 %trunc_ln727_186, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_186"/></StgValue>
</operation>

<operation id="3761" st_id="176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2717 %or_ln412_186 = or i1 %tmp_392, i1 %icmp_ln727_186

]]></Node>
<StgValue><ssdm name="or_ln412_186"/></StgValue>
</operation>

<operation id="3762" st_id="176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2718 %and_ln412_186 = and i1 %or_ln412_186, i1 %tmp_393

]]></Node>
<StgValue><ssdm name="and_ln412_186"/></StgValue>
</operation>

<operation id="3763" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="36" op_0_bw="1">
<![CDATA[
.split:2719 %zext_ln415_186 = zext i1 %and_ln412_186

]]></Node>
<StgValue><ssdm name="zext_ln415_186"/></StgValue>
</operation>

<operation id="3764" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2720 %add_ln415_186 = add i36 %trunc_ln717_184, i36 %zext_ln415_186

]]></Node>
<StgValue><ssdm name="add_ln415_186"/></StgValue>
</operation>

<operation id="3765" st_id="176" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2724 %mul_ln1171_187 = mul i54 %sext_ln1171_187, i54 %zext_ln1171_172_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_187"/></StgValue>
</operation>

<operation id="3766" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="18" op_0_bw="54">
<![CDATA[
.split:2731 %trunc_ln727_187 = trunc i54 %mul_ln1171_187

]]></Node>
<StgValue><ssdm name="trunc_ln727_187"/></StgValue>
</operation>

<operation id="3767" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="54" op_0_bw="19">
<![CDATA[
.split:2739 %sext_ln1171_188 = sext i19 %firstDense_f_V_10_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_188"/></StgValue>
</operation>

<operation id="3768" st_id="176" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2740 %mul_ln1171_188 = mul i54 %sext_ln1171_188, i54 %zext_ln1171_173_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_188"/></StgValue>
</operation>

<operation id="3769" st_id="176" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="20" op_0_bw="4">
<![CDATA[
.split:2754 %firstDense_f_V_10_14_load = load i4 %firstDense_f_V_10_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_14_load"/></StgValue>
</operation>

<operation id="3770" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2768 %firstDense_f_V_10_15_addr = getelementptr i19 %firstDense_f_V_10_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_15_addr"/></StgValue>
</operation>

<operation id="3771" st_id="176" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="19" op_0_bw="4">
<![CDATA[
.split:2769 %firstDense_f_V_10_15_load = load i4 %firstDense_f_V_10_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_15_load"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="3772" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2725 %shl_ln737_185 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_186, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_185"/></StgValue>
</operation>

<operation id="3773" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="55" op_0_bw="54">
<![CDATA[
.split:2726 %sext_ln1245_136 = sext i54 %mul_ln1171_187

]]></Node>
<StgValue><ssdm name="sext_ln1245_136"/></StgValue>
</operation>

<operation id="3774" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2727 %add_ln1245_187 = add i55 %shl_ln737_185, i55 %sext_ln1245_136

]]></Node>
<StgValue><ssdm name="add_ln1245_187"/></StgValue>
</operation>

<operation id="3775" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2728 %trunc_ln717_185 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_187, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_185"/></StgValue>
</operation>

<operation id="3776" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2729 %tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_187, i32 19

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3777" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2730 %tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_187, i32 18

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3778" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2732 %icmp_ln727_187 = icmp_ne  i18 %trunc_ln727_187, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_187"/></StgValue>
</operation>

<operation id="3779" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2733 %or_ln412_187 = or i1 %tmp_394, i1 %icmp_ln727_187

]]></Node>
<StgValue><ssdm name="or_ln412_187"/></StgValue>
</operation>

<operation id="3780" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2734 %and_ln412_187 = and i1 %or_ln412_187, i1 %tmp_395

]]></Node>
<StgValue><ssdm name="and_ln412_187"/></StgValue>
</operation>

<operation id="3781" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="36" op_0_bw="1">
<![CDATA[
.split:2735 %zext_ln415_187 = zext i1 %and_ln412_187

]]></Node>
<StgValue><ssdm name="zext_ln415_187"/></StgValue>
</operation>

<operation id="3782" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2736 %add_ln415_187 = add i36 %trunc_ln717_185, i36 %zext_ln415_187

]]></Node>
<StgValue><ssdm name="add_ln415_187"/></StgValue>
</operation>

<operation id="3783" st_id="177" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2740 %mul_ln1171_188 = mul i54 %sext_ln1171_188, i54 %zext_ln1171_173_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_188"/></StgValue>
</operation>

<operation id="3784" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="18" op_0_bw="54">
<![CDATA[
.split:2747 %trunc_ln727_188 = trunc i54 %mul_ln1171_188

]]></Node>
<StgValue><ssdm name="trunc_ln727_188"/></StgValue>
</operation>

<operation id="3785" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="55" op_0_bw="20">
<![CDATA[
.split:2755 %sext_ln1171_189 = sext i20 %firstDense_f_V_10_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_189"/></StgValue>
</operation>

<operation id="3786" st_id="177" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2756 %mul_ln1171_189 = mul i55 %sext_ln1171_189, i55 %zext_ln1171_174_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_189"/></StgValue>
</operation>

<operation id="3787" st_id="177" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="19" op_0_bw="4">
<![CDATA[
.split:2769 %firstDense_f_V_10_15_load = load i4 %firstDense_f_V_10_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_10_15_load"/></StgValue>
</operation>

<operation id="3788" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2784 %firstDense_f_V_11_0_addr = getelementptr i19 %firstDense_f_V_11_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_0_addr"/></StgValue>
</operation>

<operation id="3789" st_id="177" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="19" op_0_bw="4">
<![CDATA[
.split:2785 %firstDense_f_V_11_0_load = load i4 %firstDense_f_V_11_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_0_load"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="3790" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2741 %shl_ln737_186 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_187, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_186"/></StgValue>
</operation>

<operation id="3791" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="55" op_0_bw="54">
<![CDATA[
.split:2742 %sext_ln1245_137 = sext i54 %mul_ln1171_188

]]></Node>
<StgValue><ssdm name="sext_ln1245_137"/></StgValue>
</operation>

<operation id="3792" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2743 %add_ln1245_188 = add i55 %shl_ln737_186, i55 %sext_ln1245_137

]]></Node>
<StgValue><ssdm name="add_ln1245_188"/></StgValue>
</operation>

<operation id="3793" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2744 %trunc_ln717_186 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_188, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_186"/></StgValue>
</operation>

<operation id="3794" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2745 %tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_188, i32 19

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="3795" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2746 %tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_188, i32 18

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3796" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2748 %icmp_ln727_188 = icmp_ne  i18 %trunc_ln727_188, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_188"/></StgValue>
</operation>

<operation id="3797" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2749 %or_ln412_188 = or i1 %tmp_396, i1 %icmp_ln727_188

]]></Node>
<StgValue><ssdm name="or_ln412_188"/></StgValue>
</operation>

<operation id="3798" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2750 %and_ln412_188 = and i1 %or_ln412_188, i1 %tmp_397

]]></Node>
<StgValue><ssdm name="and_ln412_188"/></StgValue>
</operation>

<operation id="3799" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="36" op_0_bw="1">
<![CDATA[
.split:2751 %zext_ln415_188 = zext i1 %and_ln412_188

]]></Node>
<StgValue><ssdm name="zext_ln415_188"/></StgValue>
</operation>

<operation id="3800" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2752 %add_ln415_188 = add i36 %trunc_ln717_186, i36 %zext_ln415_188

]]></Node>
<StgValue><ssdm name="add_ln415_188"/></StgValue>
</operation>

<operation id="3801" st_id="178" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2756 %mul_ln1171_189 = mul i55 %sext_ln1171_189, i55 %zext_ln1171_174_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_189"/></StgValue>
</operation>

<operation id="3802" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="18" op_0_bw="55">
<![CDATA[
.split:2762 %trunc_ln727_189 = trunc i55 %mul_ln1171_189

]]></Node>
<StgValue><ssdm name="trunc_ln727_189"/></StgValue>
</operation>

<operation id="3803" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="54" op_0_bw="19">
<![CDATA[
.split:2770 %sext_ln1171_190 = sext i19 %firstDense_f_V_10_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_190"/></StgValue>
</operation>

<operation id="3804" st_id="178" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2771 %mul_ln1171_190 = mul i54 %sext_ln1171_190, i54 %zext_ln1171_175_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_190"/></StgValue>
</operation>

<operation id="3805" st_id="178" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="19" op_0_bw="4">
<![CDATA[
.split:2785 %firstDense_f_V_11_0_load = load i4 %firstDense_f_V_11_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_0_load"/></StgValue>
</operation>

<operation id="3806" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2800 %firstDense_f_V_11_1_addr = getelementptr i19 %firstDense_f_V_11_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_1_addr"/></StgValue>
</operation>

<operation id="3807" st_id="178" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="19" op_0_bw="4">
<![CDATA[
.split:2801 %firstDense_f_V_11_1_load = load i4 %firstDense_f_V_11_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_1_load"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="3808" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2757 %shl_ln737_187 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_188, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_187"/></StgValue>
</operation>

<operation id="3809" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2758 %add_ln1245_189 = add i55 %shl_ln737_187, i55 %mul_ln1171_189

]]></Node>
<StgValue><ssdm name="add_ln1245_189"/></StgValue>
</operation>

<operation id="3810" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2759 %trunc_ln717_187 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_189, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_187"/></StgValue>
</operation>

<operation id="3811" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2760 %tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_189, i32 19

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="3812" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2761 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_189, i32 18

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3813" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2763 %icmp_ln727_189 = icmp_ne  i18 %trunc_ln727_189, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_189"/></StgValue>
</operation>

<operation id="3814" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2764 %or_ln412_189 = or i1 %tmp_398, i1 %icmp_ln727_189

]]></Node>
<StgValue><ssdm name="or_ln412_189"/></StgValue>
</operation>

<operation id="3815" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2765 %and_ln412_189 = and i1 %or_ln412_189, i1 %tmp_399

]]></Node>
<StgValue><ssdm name="and_ln412_189"/></StgValue>
</operation>

<operation id="3816" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="36" op_0_bw="1">
<![CDATA[
.split:2766 %zext_ln415_189 = zext i1 %and_ln412_189

]]></Node>
<StgValue><ssdm name="zext_ln415_189"/></StgValue>
</operation>

<operation id="3817" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2767 %add_ln415_189 = add i36 %trunc_ln717_187, i36 %zext_ln415_189

]]></Node>
<StgValue><ssdm name="add_ln415_189"/></StgValue>
</operation>

<operation id="3818" st_id="179" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2771 %mul_ln1171_190 = mul i54 %sext_ln1171_190, i54 %zext_ln1171_175_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_190"/></StgValue>
</operation>

<operation id="3819" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="18" op_0_bw="54">
<![CDATA[
.split:2778 %trunc_ln727_190 = trunc i54 %mul_ln1171_190

]]></Node>
<StgValue><ssdm name="trunc_ln727_190"/></StgValue>
</operation>

<operation id="3820" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="54" op_0_bw="19">
<![CDATA[
.split:2786 %sext_ln1171_191 = sext i19 %firstDense_f_V_11_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_191"/></StgValue>
</operation>

<operation id="3821" st_id="179" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2787 %mul_ln1171_191 = mul i54 %sext_ln1171_191, i54 %zext_ln1171_176_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_191"/></StgValue>
</operation>

<operation id="3822" st_id="179" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="19" op_0_bw="4">
<![CDATA[
.split:2801 %firstDense_f_V_11_1_load = load i4 %firstDense_f_V_11_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_1_load"/></StgValue>
</operation>

<operation id="3823" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2816 %firstDense_f_V_11_2_addr = getelementptr i20 %firstDense_f_V_11_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_2_addr"/></StgValue>
</operation>

<operation id="3824" st_id="179" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="20" op_0_bw="4">
<![CDATA[
.split:2817 %firstDense_f_V_11_2_load = load i4 %firstDense_f_V_11_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_2_load"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="3825" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2772 %shl_ln737_188 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_189, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_188"/></StgValue>
</operation>

<operation id="3826" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="55" op_0_bw="54">
<![CDATA[
.split:2773 %sext_ln1245_138 = sext i54 %mul_ln1171_190

]]></Node>
<StgValue><ssdm name="sext_ln1245_138"/></StgValue>
</operation>

<operation id="3827" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2774 %add_ln1245_190 = add i55 %shl_ln737_188, i55 %sext_ln1245_138

]]></Node>
<StgValue><ssdm name="add_ln1245_190"/></StgValue>
</operation>

<operation id="3828" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2775 %trunc_ln717_188 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_190, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_188"/></StgValue>
</operation>

<operation id="3829" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2776 %tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_190, i32 19

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3830" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2777 %tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_190, i32 18

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="3831" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2779 %icmp_ln727_190 = icmp_ne  i18 %trunc_ln727_190, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_190"/></StgValue>
</operation>

<operation id="3832" st_id="180" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2780 %or_ln412_190 = or i1 %tmp_400, i1 %icmp_ln727_190

]]></Node>
<StgValue><ssdm name="or_ln412_190"/></StgValue>
</operation>

<operation id="3833" st_id="180" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2781 %and_ln412_190 = and i1 %or_ln412_190, i1 %tmp_401

]]></Node>
<StgValue><ssdm name="and_ln412_190"/></StgValue>
</operation>

<operation id="3834" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="36" op_0_bw="1">
<![CDATA[
.split:2782 %zext_ln415_190 = zext i1 %and_ln412_190

]]></Node>
<StgValue><ssdm name="zext_ln415_190"/></StgValue>
</operation>

<operation id="3835" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2783 %add_ln415_190 = add i36 %trunc_ln717_188, i36 %zext_ln415_190

]]></Node>
<StgValue><ssdm name="add_ln415_190"/></StgValue>
</operation>

<operation id="3836" st_id="180" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2787 %mul_ln1171_191 = mul i54 %sext_ln1171_191, i54 %zext_ln1171_176_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_191"/></StgValue>
</operation>

<operation id="3837" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="18" op_0_bw="54">
<![CDATA[
.split:2794 %trunc_ln727_191 = trunc i54 %mul_ln1171_191

]]></Node>
<StgValue><ssdm name="trunc_ln727_191"/></StgValue>
</operation>

<operation id="3838" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="54" op_0_bw="19">
<![CDATA[
.split:2802 %sext_ln1171_192 = sext i19 %firstDense_f_V_11_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_192"/></StgValue>
</operation>

<operation id="3839" st_id="180" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2803 %mul_ln1171_192 = mul i54 %sext_ln1171_192, i54 %zext_ln1171_177_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_192"/></StgValue>
</operation>

<operation id="3840" st_id="180" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="20" op_0_bw="4">
<![CDATA[
.split:2817 %firstDense_f_V_11_2_load = load i4 %firstDense_f_V_11_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_2_load"/></StgValue>
</operation>

<operation id="3841" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2831 %firstDense_f_V_11_3_addr = getelementptr i20 %firstDense_f_V_11_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_3_addr"/></StgValue>
</operation>

<operation id="3842" st_id="180" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="20" op_0_bw="4">
<![CDATA[
.split:2832 %firstDense_f_V_11_3_load = load i4 %firstDense_f_V_11_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_3_load"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="3843" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2788 %shl_ln737_189 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_190, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_189"/></StgValue>
</operation>

<operation id="3844" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="55" op_0_bw="54">
<![CDATA[
.split:2789 %sext_ln1245_139 = sext i54 %mul_ln1171_191

]]></Node>
<StgValue><ssdm name="sext_ln1245_139"/></StgValue>
</operation>

<operation id="3845" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2790 %add_ln1245_191 = add i55 %shl_ln737_189, i55 %sext_ln1245_139

]]></Node>
<StgValue><ssdm name="add_ln1245_191"/></StgValue>
</operation>

<operation id="3846" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2791 %trunc_ln717_189 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_191, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_189"/></StgValue>
</operation>

<operation id="3847" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2792 %tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_191, i32 19

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="3848" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2793 %tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_191, i32 18

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="3849" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2795 %icmp_ln727_191 = icmp_ne  i18 %trunc_ln727_191, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_191"/></StgValue>
</operation>

<operation id="3850" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2796 %or_ln412_191 = or i1 %tmp_402, i1 %icmp_ln727_191

]]></Node>
<StgValue><ssdm name="or_ln412_191"/></StgValue>
</operation>

<operation id="3851" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2797 %and_ln412_191 = and i1 %or_ln412_191, i1 %tmp_403

]]></Node>
<StgValue><ssdm name="and_ln412_191"/></StgValue>
</operation>

<operation id="3852" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="36" op_0_bw="1">
<![CDATA[
.split:2798 %zext_ln415_191 = zext i1 %and_ln412_191

]]></Node>
<StgValue><ssdm name="zext_ln415_191"/></StgValue>
</operation>

<operation id="3853" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2799 %add_ln415_191 = add i36 %trunc_ln717_189, i36 %zext_ln415_191

]]></Node>
<StgValue><ssdm name="add_ln415_191"/></StgValue>
</operation>

<operation id="3854" st_id="181" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2803 %mul_ln1171_192 = mul i54 %sext_ln1171_192, i54 %zext_ln1171_177_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_192"/></StgValue>
</operation>

<operation id="3855" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="18" op_0_bw="54">
<![CDATA[
.split:2810 %trunc_ln727_192 = trunc i54 %mul_ln1171_192

]]></Node>
<StgValue><ssdm name="trunc_ln727_192"/></StgValue>
</operation>

<operation id="3856" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="55" op_0_bw="20">
<![CDATA[
.split:2818 %sext_ln1171_193 = sext i20 %firstDense_f_V_11_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_193"/></StgValue>
</operation>

<operation id="3857" st_id="181" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2819 %mul_ln1171_193 = mul i55 %sext_ln1171_193, i55 %zext_ln1171_178_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_193"/></StgValue>
</operation>

<operation id="3858" st_id="181" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="20" op_0_bw="4">
<![CDATA[
.split:2832 %firstDense_f_V_11_3_load = load i4 %firstDense_f_V_11_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_3_load"/></StgValue>
</operation>

<operation id="3859" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2846 %firstDense_f_V_11_4_addr = getelementptr i20 %firstDense_f_V_11_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_4_addr"/></StgValue>
</operation>

<operation id="3860" st_id="181" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="20" op_0_bw="4">
<![CDATA[
.split:2847 %firstDense_f_V_11_4_load = load i4 %firstDense_f_V_11_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_4_load"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="3861" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2804 %shl_ln737_190 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_191, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_190"/></StgValue>
</operation>

<operation id="3862" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="55" op_0_bw="54">
<![CDATA[
.split:2805 %sext_ln1245_140 = sext i54 %mul_ln1171_192

]]></Node>
<StgValue><ssdm name="sext_ln1245_140"/></StgValue>
</operation>

<operation id="3863" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2806 %add_ln1245_192 = add i55 %shl_ln737_190, i55 %sext_ln1245_140

]]></Node>
<StgValue><ssdm name="add_ln1245_192"/></StgValue>
</operation>

<operation id="3864" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2807 %trunc_ln717_190 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_192, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_190"/></StgValue>
</operation>

<operation id="3865" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2808 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_192, i32 19

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3866" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2809 %tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_192, i32 18

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="3867" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2811 %icmp_ln727_192 = icmp_ne  i18 %trunc_ln727_192, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_192"/></StgValue>
</operation>

<operation id="3868" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2812 %or_ln412_192 = or i1 %tmp_404, i1 %icmp_ln727_192

]]></Node>
<StgValue><ssdm name="or_ln412_192"/></StgValue>
</operation>

<operation id="3869" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2813 %and_ln412_192 = and i1 %or_ln412_192, i1 %tmp_405

]]></Node>
<StgValue><ssdm name="and_ln412_192"/></StgValue>
</operation>

<operation id="3870" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="36" op_0_bw="1">
<![CDATA[
.split:2814 %zext_ln415_192 = zext i1 %and_ln412_192

]]></Node>
<StgValue><ssdm name="zext_ln415_192"/></StgValue>
</operation>

<operation id="3871" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2815 %add_ln415_192 = add i36 %trunc_ln717_190, i36 %zext_ln415_192

]]></Node>
<StgValue><ssdm name="add_ln415_192"/></StgValue>
</operation>

<operation id="3872" st_id="182" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2819 %mul_ln1171_193 = mul i55 %sext_ln1171_193, i55 %zext_ln1171_178_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_193"/></StgValue>
</operation>

<operation id="3873" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="18" op_0_bw="55">
<![CDATA[
.split:2825 %trunc_ln727_193 = trunc i55 %mul_ln1171_193

]]></Node>
<StgValue><ssdm name="trunc_ln727_193"/></StgValue>
</operation>

<operation id="3874" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="55" op_0_bw="20">
<![CDATA[
.split:2833 %sext_ln1171_194 = sext i20 %firstDense_f_V_11_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_194"/></StgValue>
</operation>

<operation id="3875" st_id="182" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2834 %mul_ln1171_194 = mul i55 %sext_ln1171_194, i55 %zext_ln1171_179_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_194"/></StgValue>
</operation>

<operation id="3876" st_id="182" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="20" op_0_bw="4">
<![CDATA[
.split:2847 %firstDense_f_V_11_4_load = load i4 %firstDense_f_V_11_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_4_load"/></StgValue>
</operation>

<operation id="3877" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2861 %firstDense_f_V_11_5_addr = getelementptr i19 %firstDense_f_V_11_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_5_addr"/></StgValue>
</operation>

<operation id="3878" st_id="182" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="19" op_0_bw="4">
<![CDATA[
.split:2862 %firstDense_f_V_11_5_load = load i4 %firstDense_f_V_11_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_5_load"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="3879" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2820 %shl_ln737_191 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_192, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_191"/></StgValue>
</operation>

<operation id="3880" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2821 %add_ln1245_193 = add i55 %shl_ln737_191, i55 %mul_ln1171_193

]]></Node>
<StgValue><ssdm name="add_ln1245_193"/></StgValue>
</operation>

<operation id="3881" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2822 %trunc_ln717_191 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_193, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_191"/></StgValue>
</operation>

<operation id="3882" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2823 %tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_193, i32 19

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="3883" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2824 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_193, i32 18

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3884" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2826 %icmp_ln727_193 = icmp_ne  i18 %trunc_ln727_193, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_193"/></StgValue>
</operation>

<operation id="3885" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2827 %or_ln412_193 = or i1 %tmp_406, i1 %icmp_ln727_193

]]></Node>
<StgValue><ssdm name="or_ln412_193"/></StgValue>
</operation>

<operation id="3886" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2828 %and_ln412_193 = and i1 %or_ln412_193, i1 %tmp_407

]]></Node>
<StgValue><ssdm name="and_ln412_193"/></StgValue>
</operation>

<operation id="3887" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="36" op_0_bw="1">
<![CDATA[
.split:2829 %zext_ln415_193 = zext i1 %and_ln412_193

]]></Node>
<StgValue><ssdm name="zext_ln415_193"/></StgValue>
</operation>

<operation id="3888" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2830 %add_ln415_193 = add i36 %trunc_ln717_191, i36 %zext_ln415_193

]]></Node>
<StgValue><ssdm name="add_ln415_193"/></StgValue>
</operation>

<operation id="3889" st_id="183" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2834 %mul_ln1171_194 = mul i55 %sext_ln1171_194, i55 %zext_ln1171_179_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_194"/></StgValue>
</operation>

<operation id="3890" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="18" op_0_bw="55">
<![CDATA[
.split:2840 %trunc_ln727_194 = trunc i55 %mul_ln1171_194

]]></Node>
<StgValue><ssdm name="trunc_ln727_194"/></StgValue>
</operation>

<operation id="3891" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="55" op_0_bw="20">
<![CDATA[
.split:2848 %sext_ln1171_195 = sext i20 %firstDense_f_V_11_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_195"/></StgValue>
</operation>

<operation id="3892" st_id="183" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2849 %mul_ln1171_195 = mul i55 %sext_ln1171_195, i55 %zext_ln1171_180_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_195"/></StgValue>
</operation>

<operation id="3893" st_id="183" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="19" op_0_bw="4">
<![CDATA[
.split:2862 %firstDense_f_V_11_5_load = load i4 %firstDense_f_V_11_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_5_load"/></StgValue>
</operation>

<operation id="3894" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2877 %firstDense_f_V_11_6_addr = getelementptr i19 %firstDense_f_V_11_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_6_addr"/></StgValue>
</operation>

<operation id="3895" st_id="183" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="19" op_0_bw="4">
<![CDATA[
.split:2878 %firstDense_f_V_11_6_load = load i4 %firstDense_f_V_11_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_6_load"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="3896" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2835 %shl_ln737_192 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_193, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_192"/></StgValue>
</operation>

<operation id="3897" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2836 %add_ln1245_194 = add i55 %shl_ln737_192, i55 %mul_ln1171_194

]]></Node>
<StgValue><ssdm name="add_ln1245_194"/></StgValue>
</operation>

<operation id="3898" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2837 %trunc_ln717_192 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_194, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_192"/></StgValue>
</operation>

<operation id="3899" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2838 %tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_194, i32 19

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3900" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2839 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_194, i32 18

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3901" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2841 %icmp_ln727_194 = icmp_ne  i18 %trunc_ln727_194, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_194"/></StgValue>
</operation>

<operation id="3902" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2842 %or_ln412_194 = or i1 %tmp_408, i1 %icmp_ln727_194

]]></Node>
<StgValue><ssdm name="or_ln412_194"/></StgValue>
</operation>

<operation id="3903" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2843 %and_ln412_194 = and i1 %or_ln412_194, i1 %tmp_409

]]></Node>
<StgValue><ssdm name="and_ln412_194"/></StgValue>
</operation>

<operation id="3904" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="36" op_0_bw="1">
<![CDATA[
.split:2844 %zext_ln415_194 = zext i1 %and_ln412_194

]]></Node>
<StgValue><ssdm name="zext_ln415_194"/></StgValue>
</operation>

<operation id="3905" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2845 %add_ln415_194 = add i36 %trunc_ln717_192, i36 %zext_ln415_194

]]></Node>
<StgValue><ssdm name="add_ln415_194"/></StgValue>
</operation>

<operation id="3906" st_id="184" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2849 %mul_ln1171_195 = mul i55 %sext_ln1171_195, i55 %zext_ln1171_180_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_195"/></StgValue>
</operation>

<operation id="3907" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="18" op_0_bw="55">
<![CDATA[
.split:2855 %trunc_ln727_195 = trunc i55 %mul_ln1171_195

]]></Node>
<StgValue><ssdm name="trunc_ln727_195"/></StgValue>
</operation>

<operation id="3908" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="54" op_0_bw="19">
<![CDATA[
.split:2863 %sext_ln1171_196 = sext i19 %firstDense_f_V_11_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_196"/></StgValue>
</operation>

<operation id="3909" st_id="184" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2864 %mul_ln1171_196 = mul i54 %sext_ln1171_196, i54 %zext_ln1171_181_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_196"/></StgValue>
</operation>

<operation id="3910" st_id="184" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="19" op_0_bw="4">
<![CDATA[
.split:2878 %firstDense_f_V_11_6_load = load i4 %firstDense_f_V_11_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_6_load"/></StgValue>
</operation>

<operation id="3911" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2893 %firstDense_f_V_11_7_addr = getelementptr i19 %firstDense_f_V_11_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_7_addr"/></StgValue>
</operation>

<operation id="3912" st_id="184" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="19" op_0_bw="4">
<![CDATA[
.split:2894 %firstDense_f_V_11_7_load = load i4 %firstDense_f_V_11_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_7_load"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="3913" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2850 %shl_ln737_193 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_194, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_193"/></StgValue>
</operation>

<operation id="3914" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2851 %add_ln1245_195 = add i55 %shl_ln737_193, i55 %mul_ln1171_195

]]></Node>
<StgValue><ssdm name="add_ln1245_195"/></StgValue>
</operation>

<operation id="3915" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2852 %trunc_ln717_193 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_195, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_193"/></StgValue>
</operation>

<operation id="3916" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2853 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_195, i32 19

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="3917" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2854 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_195, i32 18

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3918" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2856 %icmp_ln727_195 = icmp_ne  i18 %trunc_ln727_195, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_195"/></StgValue>
</operation>

<operation id="3919" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2857 %or_ln412_195 = or i1 %tmp_410, i1 %icmp_ln727_195

]]></Node>
<StgValue><ssdm name="or_ln412_195"/></StgValue>
</operation>

<operation id="3920" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2858 %and_ln412_195 = and i1 %or_ln412_195, i1 %tmp_411

]]></Node>
<StgValue><ssdm name="and_ln412_195"/></StgValue>
</operation>

<operation id="3921" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="36" op_0_bw="1">
<![CDATA[
.split:2859 %zext_ln415_195 = zext i1 %and_ln412_195

]]></Node>
<StgValue><ssdm name="zext_ln415_195"/></StgValue>
</operation>

<operation id="3922" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2860 %add_ln415_195 = add i36 %trunc_ln717_193, i36 %zext_ln415_195

]]></Node>
<StgValue><ssdm name="add_ln415_195"/></StgValue>
</operation>

<operation id="3923" st_id="185" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2864 %mul_ln1171_196 = mul i54 %sext_ln1171_196, i54 %zext_ln1171_181_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_196"/></StgValue>
</operation>

<operation id="3924" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="18" op_0_bw="54">
<![CDATA[
.split:2871 %trunc_ln727_196 = trunc i54 %mul_ln1171_196

]]></Node>
<StgValue><ssdm name="trunc_ln727_196"/></StgValue>
</operation>

<operation id="3925" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="54" op_0_bw="19">
<![CDATA[
.split:2879 %sext_ln1171_197 = sext i19 %firstDense_f_V_11_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_197"/></StgValue>
</operation>

<operation id="3926" st_id="185" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2880 %mul_ln1171_197 = mul i54 %sext_ln1171_197, i54 %zext_ln1171_182_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_197"/></StgValue>
</operation>

<operation id="3927" st_id="185" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="19" op_0_bw="4">
<![CDATA[
.split:2894 %firstDense_f_V_11_7_load = load i4 %firstDense_f_V_11_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_7_load"/></StgValue>
</operation>

<operation id="3928" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2909 %firstDense_f_V_11_8_addr = getelementptr i18 %firstDense_f_V_11_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_8_addr"/></StgValue>
</operation>

<operation id="3929" st_id="185" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="18" op_0_bw="4">
<![CDATA[
.split:2910 %firstDense_f_V_11_8_load = load i4 %firstDense_f_V_11_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_8_load"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="3930" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2865 %shl_ln737_194 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_195, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_194"/></StgValue>
</operation>

<operation id="3931" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="55" op_0_bw="54">
<![CDATA[
.split:2866 %sext_ln1245_141 = sext i54 %mul_ln1171_196

]]></Node>
<StgValue><ssdm name="sext_ln1245_141"/></StgValue>
</operation>

<operation id="3932" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2867 %add_ln1245_196 = add i55 %shl_ln737_194, i55 %sext_ln1245_141

]]></Node>
<StgValue><ssdm name="add_ln1245_196"/></StgValue>
</operation>

<operation id="3933" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2868 %trunc_ln717_194 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_196, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_194"/></StgValue>
</operation>

<operation id="3934" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2869 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_196, i32 19

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="3935" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2870 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_196, i32 18

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3936" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2872 %icmp_ln727_196 = icmp_ne  i18 %trunc_ln727_196, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_196"/></StgValue>
</operation>

<operation id="3937" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2873 %or_ln412_196 = or i1 %tmp_412, i1 %icmp_ln727_196

]]></Node>
<StgValue><ssdm name="or_ln412_196"/></StgValue>
</operation>

<operation id="3938" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2874 %and_ln412_196 = and i1 %or_ln412_196, i1 %tmp_413

]]></Node>
<StgValue><ssdm name="and_ln412_196"/></StgValue>
</operation>

<operation id="3939" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="36" op_0_bw="1">
<![CDATA[
.split:2875 %zext_ln415_196 = zext i1 %and_ln412_196

]]></Node>
<StgValue><ssdm name="zext_ln415_196"/></StgValue>
</operation>

<operation id="3940" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2876 %add_ln415_196 = add i36 %trunc_ln717_194, i36 %zext_ln415_196

]]></Node>
<StgValue><ssdm name="add_ln415_196"/></StgValue>
</operation>

<operation id="3941" st_id="186" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2880 %mul_ln1171_197 = mul i54 %sext_ln1171_197, i54 %zext_ln1171_182_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_197"/></StgValue>
</operation>

<operation id="3942" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="18" op_0_bw="54">
<![CDATA[
.split:2887 %trunc_ln727_197 = trunc i54 %mul_ln1171_197

]]></Node>
<StgValue><ssdm name="trunc_ln727_197"/></StgValue>
</operation>

<operation id="3943" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="54" op_0_bw="19">
<![CDATA[
.split:2895 %sext_ln1171_198 = sext i19 %firstDense_f_V_11_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_198"/></StgValue>
</operation>

<operation id="3944" st_id="186" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2896 %mul_ln1171_198 = mul i54 %sext_ln1171_198, i54 %zext_ln1171_183_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_198"/></StgValue>
</operation>

<operation id="3945" st_id="186" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="18" op_0_bw="4">
<![CDATA[
.split:2910 %firstDense_f_V_11_8_load = load i4 %firstDense_f_V_11_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_8_load"/></StgValue>
</operation>

<operation id="3946" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2925 %firstDense_f_V_11_9_addr = getelementptr i19 %firstDense_f_V_11_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_9_addr"/></StgValue>
</operation>

<operation id="3947" st_id="186" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="19" op_0_bw="4">
<![CDATA[
.split:2926 %firstDense_f_V_11_9_load = load i4 %firstDense_f_V_11_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_9_load"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="3948" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2881 %shl_ln737_195 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_196, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_195"/></StgValue>
</operation>

<operation id="3949" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="55" op_0_bw="54">
<![CDATA[
.split:2882 %sext_ln1245_142 = sext i54 %mul_ln1171_197

]]></Node>
<StgValue><ssdm name="sext_ln1245_142"/></StgValue>
</operation>

<operation id="3950" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2883 %add_ln1245_197 = add i55 %shl_ln737_195, i55 %sext_ln1245_142

]]></Node>
<StgValue><ssdm name="add_ln1245_197"/></StgValue>
</operation>

<operation id="3951" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2884 %trunc_ln717_195 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_197, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_195"/></StgValue>
</operation>

<operation id="3952" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2885 %tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_197, i32 19

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3953" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2886 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_197, i32 18

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3954" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2888 %icmp_ln727_197 = icmp_ne  i18 %trunc_ln727_197, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_197"/></StgValue>
</operation>

<operation id="3955" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2889 %or_ln412_197 = or i1 %tmp_414, i1 %icmp_ln727_197

]]></Node>
<StgValue><ssdm name="or_ln412_197"/></StgValue>
</operation>

<operation id="3956" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2890 %and_ln412_197 = and i1 %or_ln412_197, i1 %tmp_415

]]></Node>
<StgValue><ssdm name="and_ln412_197"/></StgValue>
</operation>

<operation id="3957" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="36" op_0_bw="1">
<![CDATA[
.split:2891 %zext_ln415_197 = zext i1 %and_ln412_197

]]></Node>
<StgValue><ssdm name="zext_ln415_197"/></StgValue>
</operation>

<operation id="3958" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2892 %add_ln415_197 = add i36 %trunc_ln717_195, i36 %zext_ln415_197

]]></Node>
<StgValue><ssdm name="add_ln415_197"/></StgValue>
</operation>

<operation id="3959" st_id="187" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2896 %mul_ln1171_198 = mul i54 %sext_ln1171_198, i54 %zext_ln1171_183_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_198"/></StgValue>
</operation>

<operation id="3960" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="18" op_0_bw="54">
<![CDATA[
.split:2903 %trunc_ln727_198 = trunc i54 %mul_ln1171_198

]]></Node>
<StgValue><ssdm name="trunc_ln727_198"/></StgValue>
</operation>

<operation id="3961" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="53" op_0_bw="18">
<![CDATA[
.split:2911 %sext_ln1171_199 = sext i18 %firstDense_f_V_11_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_199"/></StgValue>
</operation>

<operation id="3962" st_id="187" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2912 %mul_ln1171_199 = mul i53 %sext_ln1171_199, i53 %zext_ln1171_184_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_199"/></StgValue>
</operation>

<operation id="3963" st_id="187" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="19" op_0_bw="4">
<![CDATA[
.split:2926 %firstDense_f_V_11_9_load = load i4 %firstDense_f_V_11_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_9_load"/></StgValue>
</operation>

<operation id="3964" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2941 %firstDense_f_V_11_10_addr = getelementptr i19 %firstDense_f_V_11_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_10_addr"/></StgValue>
</operation>

<operation id="3965" st_id="187" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="19" op_0_bw="4">
<![CDATA[
.split:2942 %firstDense_f_V_11_10_load = load i4 %firstDense_f_V_11_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_10_load"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="3966" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2897 %shl_ln737_196 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_197, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_196"/></StgValue>
</operation>

<operation id="3967" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="55" op_0_bw="54">
<![CDATA[
.split:2898 %sext_ln1245_143 = sext i54 %mul_ln1171_198

]]></Node>
<StgValue><ssdm name="sext_ln1245_143"/></StgValue>
</operation>

<operation id="3968" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2899 %add_ln1245_198 = add i55 %shl_ln737_196, i55 %sext_ln1245_143

]]></Node>
<StgValue><ssdm name="add_ln1245_198"/></StgValue>
</operation>

<operation id="3969" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2900 %trunc_ln717_196 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_198, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_196"/></StgValue>
</operation>

<operation id="3970" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2901 %tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_198, i32 19

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="3971" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2902 %tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_198, i32 18

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="3972" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2904 %icmp_ln727_198 = icmp_ne  i18 %trunc_ln727_198, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_198"/></StgValue>
</operation>

<operation id="3973" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2905 %or_ln412_198 = or i1 %tmp_416, i1 %icmp_ln727_198

]]></Node>
<StgValue><ssdm name="or_ln412_198"/></StgValue>
</operation>

<operation id="3974" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2906 %and_ln412_198 = and i1 %or_ln412_198, i1 %tmp_417

]]></Node>
<StgValue><ssdm name="and_ln412_198"/></StgValue>
</operation>

<operation id="3975" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="36" op_0_bw="1">
<![CDATA[
.split:2907 %zext_ln415_198 = zext i1 %and_ln412_198

]]></Node>
<StgValue><ssdm name="zext_ln415_198"/></StgValue>
</operation>

<operation id="3976" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2908 %add_ln415_198 = add i36 %trunc_ln717_196, i36 %zext_ln415_198

]]></Node>
<StgValue><ssdm name="add_ln415_198"/></StgValue>
</operation>

<operation id="3977" st_id="188" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split:2912 %mul_ln1171_199 = mul i53 %sext_ln1171_199, i53 %zext_ln1171_184_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_199"/></StgValue>
</operation>

<operation id="3978" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="18" op_0_bw="53">
<![CDATA[
.split:2919 %trunc_ln727_199 = trunc i53 %mul_ln1171_199

]]></Node>
<StgValue><ssdm name="trunc_ln727_199"/></StgValue>
</operation>

<operation id="3979" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="54" op_0_bw="19">
<![CDATA[
.split:2927 %sext_ln1171_200 = sext i19 %firstDense_f_V_11_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_200"/></StgValue>
</operation>

<operation id="3980" st_id="188" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2928 %mul_ln1171_200 = mul i54 %sext_ln1171_200, i54 %zext_ln1171_185_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_200"/></StgValue>
</operation>

<operation id="3981" st_id="188" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="19" op_0_bw="4">
<![CDATA[
.split:2942 %firstDense_f_V_11_10_load = load i4 %firstDense_f_V_11_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_10_load"/></StgValue>
</operation>

<operation id="3982" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2957 %firstDense_f_V_11_11_addr = getelementptr i19 %firstDense_f_V_11_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_11_addr"/></StgValue>
</operation>

<operation id="3983" st_id="188" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="19" op_0_bw="4">
<![CDATA[
.split:2958 %firstDense_f_V_11_11_load = load i4 %firstDense_f_V_11_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_11_load"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="3984" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2913 %shl_ln737_197 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_198, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_197"/></StgValue>
</operation>

<operation id="3985" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="55" op_0_bw="53">
<![CDATA[
.split:2914 %sext_ln1245_144 = sext i53 %mul_ln1171_199

]]></Node>
<StgValue><ssdm name="sext_ln1245_144"/></StgValue>
</operation>

<operation id="3986" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2915 %add_ln1245_199 = add i55 %shl_ln737_197, i55 %sext_ln1245_144

]]></Node>
<StgValue><ssdm name="add_ln1245_199"/></StgValue>
</operation>

<operation id="3987" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2916 %trunc_ln717_197 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_199, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_197"/></StgValue>
</operation>

<operation id="3988" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2917 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_199, i32 19

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="3989" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.split:2918 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %mul_ln1171_199, i32 18

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3990" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2920 %icmp_ln727_199 = icmp_ne  i18 %trunc_ln727_199, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_199"/></StgValue>
</operation>

<operation id="3991" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2921 %or_ln412_199 = or i1 %tmp_418, i1 %icmp_ln727_199

]]></Node>
<StgValue><ssdm name="or_ln412_199"/></StgValue>
</operation>

<operation id="3992" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2922 %and_ln412_199 = and i1 %or_ln412_199, i1 %tmp_419

]]></Node>
<StgValue><ssdm name="and_ln412_199"/></StgValue>
</operation>

<operation id="3993" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="36" op_0_bw="1">
<![CDATA[
.split:2923 %zext_ln415_199 = zext i1 %and_ln412_199

]]></Node>
<StgValue><ssdm name="zext_ln415_199"/></StgValue>
</operation>

<operation id="3994" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2924 %add_ln415_199 = add i36 %trunc_ln717_197, i36 %zext_ln415_199

]]></Node>
<StgValue><ssdm name="add_ln415_199"/></StgValue>
</operation>

<operation id="3995" st_id="189" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2928 %mul_ln1171_200 = mul i54 %sext_ln1171_200, i54 %zext_ln1171_185_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_200"/></StgValue>
</operation>

<operation id="3996" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="18" op_0_bw="54">
<![CDATA[
.split:2935 %trunc_ln727_200 = trunc i54 %mul_ln1171_200

]]></Node>
<StgValue><ssdm name="trunc_ln727_200"/></StgValue>
</operation>

<operation id="3997" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="54" op_0_bw="19">
<![CDATA[
.split:2943 %sext_ln1171_201 = sext i19 %firstDense_f_V_11_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_201"/></StgValue>
</operation>

<operation id="3998" st_id="189" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2944 %mul_ln1171_201 = mul i54 %sext_ln1171_201, i54 %zext_ln1171_186_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_201"/></StgValue>
</operation>

<operation id="3999" st_id="189" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="19" op_0_bw="4">
<![CDATA[
.split:2958 %firstDense_f_V_11_11_load = load i4 %firstDense_f_V_11_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_11_load"/></StgValue>
</operation>

<operation id="4000" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2973 %firstDense_f_V_11_12_addr = getelementptr i19 %firstDense_f_V_11_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_12_addr"/></StgValue>
</operation>

<operation id="4001" st_id="189" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="19" op_0_bw="4">
<![CDATA[
.split:2974 %firstDense_f_V_11_12_load = load i4 %firstDense_f_V_11_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_12_load"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="4002" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2929 %shl_ln737_198 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_199, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_198"/></StgValue>
</operation>

<operation id="4003" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="55" op_0_bw="54">
<![CDATA[
.split:2930 %sext_ln1245_145 = sext i54 %mul_ln1171_200

]]></Node>
<StgValue><ssdm name="sext_ln1245_145"/></StgValue>
</operation>

<operation id="4004" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2931 %add_ln1245_200 = add i55 %shl_ln737_198, i55 %sext_ln1245_145

]]></Node>
<StgValue><ssdm name="add_ln1245_200"/></StgValue>
</operation>

<operation id="4005" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2932 %trunc_ln717_198 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_200, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_198"/></StgValue>
</operation>

<operation id="4006" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2933 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_200, i32 19

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="4007" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2934 %tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_200, i32 18

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="4008" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2936 %icmp_ln727_200 = icmp_ne  i18 %trunc_ln727_200, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_200"/></StgValue>
</operation>

<operation id="4009" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2937 %or_ln412_200 = or i1 %tmp_420, i1 %icmp_ln727_200

]]></Node>
<StgValue><ssdm name="or_ln412_200"/></StgValue>
</operation>

<operation id="4010" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2938 %and_ln412_200 = and i1 %or_ln412_200, i1 %tmp_421

]]></Node>
<StgValue><ssdm name="and_ln412_200"/></StgValue>
</operation>

<operation id="4011" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="36" op_0_bw="1">
<![CDATA[
.split:2939 %zext_ln415_200 = zext i1 %and_ln412_200

]]></Node>
<StgValue><ssdm name="zext_ln415_200"/></StgValue>
</operation>

<operation id="4012" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2940 %add_ln415_200 = add i36 %trunc_ln717_198, i36 %zext_ln415_200

]]></Node>
<StgValue><ssdm name="add_ln415_200"/></StgValue>
</operation>

<operation id="4013" st_id="190" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2944 %mul_ln1171_201 = mul i54 %sext_ln1171_201, i54 %zext_ln1171_186_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_201"/></StgValue>
</operation>

<operation id="4014" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="18" op_0_bw="54">
<![CDATA[
.split:2951 %trunc_ln727_201 = trunc i54 %mul_ln1171_201

]]></Node>
<StgValue><ssdm name="trunc_ln727_201"/></StgValue>
</operation>

<operation id="4015" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="54" op_0_bw="19">
<![CDATA[
.split:2959 %sext_ln1171_202 = sext i19 %firstDense_f_V_11_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_202"/></StgValue>
</operation>

<operation id="4016" st_id="190" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2960 %mul_ln1171_202 = mul i54 %sext_ln1171_202, i54 %zext_ln1171_187_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_202"/></StgValue>
</operation>

<operation id="4017" st_id="190" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="19" op_0_bw="4">
<![CDATA[
.split:2974 %firstDense_f_V_11_12_load = load i4 %firstDense_f_V_11_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_12_load"/></StgValue>
</operation>

<operation id="4018" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2989 %firstDense_f_V_11_13_addr = getelementptr i19 %firstDense_f_V_11_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_13_addr"/></StgValue>
</operation>

<operation id="4019" st_id="190" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="19" op_0_bw="4">
<![CDATA[
.split:2990 %firstDense_f_V_11_13_load = load i4 %firstDense_f_V_11_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_13_load"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="4020" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2945 %shl_ln737_199 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_200, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_199"/></StgValue>
</operation>

<operation id="4021" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="55" op_0_bw="54">
<![CDATA[
.split:2946 %sext_ln1245_146 = sext i54 %mul_ln1171_201

]]></Node>
<StgValue><ssdm name="sext_ln1245_146"/></StgValue>
</operation>

<operation id="4022" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2947 %add_ln1245_201 = add i55 %shl_ln737_199, i55 %sext_ln1245_146

]]></Node>
<StgValue><ssdm name="add_ln1245_201"/></StgValue>
</operation>

<operation id="4023" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2948 %trunc_ln717_199 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_201, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_199"/></StgValue>
</operation>

<operation id="4024" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2949 %tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_201, i32 19

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="4025" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2950 %tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_201, i32 18

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="4026" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2952 %icmp_ln727_201 = icmp_ne  i18 %trunc_ln727_201, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_201"/></StgValue>
</operation>

<operation id="4027" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2953 %or_ln412_201 = or i1 %tmp_422, i1 %icmp_ln727_201

]]></Node>
<StgValue><ssdm name="or_ln412_201"/></StgValue>
</operation>

<operation id="4028" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2954 %and_ln412_201 = and i1 %or_ln412_201, i1 %tmp_423

]]></Node>
<StgValue><ssdm name="and_ln412_201"/></StgValue>
</operation>

<operation id="4029" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="36" op_0_bw="1">
<![CDATA[
.split:2955 %zext_ln415_201 = zext i1 %and_ln412_201

]]></Node>
<StgValue><ssdm name="zext_ln415_201"/></StgValue>
</operation>

<operation id="4030" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2956 %add_ln415_201 = add i36 %trunc_ln717_199, i36 %zext_ln415_201

]]></Node>
<StgValue><ssdm name="add_ln415_201"/></StgValue>
</operation>

<operation id="4031" st_id="191" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2960 %mul_ln1171_202 = mul i54 %sext_ln1171_202, i54 %zext_ln1171_187_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_202"/></StgValue>
</operation>

<operation id="4032" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="18" op_0_bw="54">
<![CDATA[
.split:2967 %trunc_ln727_202 = trunc i54 %mul_ln1171_202

]]></Node>
<StgValue><ssdm name="trunc_ln727_202"/></StgValue>
</operation>

<operation id="4033" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="54" op_0_bw="19">
<![CDATA[
.split:2975 %sext_ln1171_203 = sext i19 %firstDense_f_V_11_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_203"/></StgValue>
</operation>

<operation id="4034" st_id="191" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2976 %mul_ln1171_203 = mul i54 %sext_ln1171_203, i54 %zext_ln1171_188_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_203"/></StgValue>
</operation>

<operation id="4035" st_id="191" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="19" op_0_bw="4">
<![CDATA[
.split:2990 %firstDense_f_V_11_13_load = load i4 %firstDense_f_V_11_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_13_load"/></StgValue>
</operation>

<operation id="4036" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3005 %firstDense_f_V_11_14_addr = getelementptr i20 %firstDense_f_V_11_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_14_addr"/></StgValue>
</operation>

<operation id="4037" st_id="191" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="20" op_0_bw="4">
<![CDATA[
.split:3006 %firstDense_f_V_11_14_load = load i4 %firstDense_f_V_11_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_14_load"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="4038" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2961 %shl_ln737_200 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_201, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_200"/></StgValue>
</operation>

<operation id="4039" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="55" op_0_bw="54">
<![CDATA[
.split:2962 %sext_ln1245_147 = sext i54 %mul_ln1171_202

]]></Node>
<StgValue><ssdm name="sext_ln1245_147"/></StgValue>
</operation>

<operation id="4040" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2963 %add_ln1245_202 = add i55 %shl_ln737_200, i55 %sext_ln1245_147

]]></Node>
<StgValue><ssdm name="add_ln1245_202"/></StgValue>
</operation>

<operation id="4041" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2964 %trunc_ln717_200 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_202, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_200"/></StgValue>
</operation>

<operation id="4042" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2965 %tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_202, i32 19

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="4043" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2966 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_202, i32 18

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4044" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2968 %icmp_ln727_202 = icmp_ne  i18 %trunc_ln727_202, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_202"/></StgValue>
</operation>

<operation id="4045" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2969 %or_ln412_202 = or i1 %tmp_424, i1 %icmp_ln727_202

]]></Node>
<StgValue><ssdm name="or_ln412_202"/></StgValue>
</operation>

<operation id="4046" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2970 %and_ln412_202 = and i1 %or_ln412_202, i1 %tmp_425

]]></Node>
<StgValue><ssdm name="and_ln412_202"/></StgValue>
</operation>

<operation id="4047" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="36" op_0_bw="1">
<![CDATA[
.split:2971 %zext_ln415_202 = zext i1 %and_ln412_202

]]></Node>
<StgValue><ssdm name="zext_ln415_202"/></StgValue>
</operation>

<operation id="4048" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2972 %add_ln415_202 = add i36 %trunc_ln717_200, i36 %zext_ln415_202

]]></Node>
<StgValue><ssdm name="add_ln415_202"/></StgValue>
</operation>

<operation id="4049" st_id="192" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2976 %mul_ln1171_203 = mul i54 %sext_ln1171_203, i54 %zext_ln1171_188_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_203"/></StgValue>
</operation>

<operation id="4050" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="18" op_0_bw="54">
<![CDATA[
.split:2983 %trunc_ln727_203 = trunc i54 %mul_ln1171_203

]]></Node>
<StgValue><ssdm name="trunc_ln727_203"/></StgValue>
</operation>

<operation id="4051" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="54" op_0_bw="19">
<![CDATA[
.split:2991 %sext_ln1171_204 = sext i19 %firstDense_f_V_11_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_204"/></StgValue>
</operation>

<operation id="4052" st_id="192" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2992 %mul_ln1171_204 = mul i54 %sext_ln1171_204, i54 %zext_ln1171_189_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_204"/></StgValue>
</operation>

<operation id="4053" st_id="192" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="20" op_0_bw="4">
<![CDATA[
.split:3006 %firstDense_f_V_11_14_load = load i4 %firstDense_f_V_11_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_14_load"/></StgValue>
</operation>

<operation id="4054" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3020 %firstDense_f_V_11_15_addr = getelementptr i20 %firstDense_f_V_11_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_15_addr"/></StgValue>
</operation>

<operation id="4055" st_id="192" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="20" op_0_bw="4">
<![CDATA[
.split:3021 %firstDense_f_V_11_15_load = load i4 %firstDense_f_V_11_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_15_load"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="4056" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2977 %shl_ln737_201 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_202, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_201"/></StgValue>
</operation>

<operation id="4057" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="55" op_0_bw="54">
<![CDATA[
.split:2978 %sext_ln1245_148 = sext i54 %mul_ln1171_203

]]></Node>
<StgValue><ssdm name="sext_ln1245_148"/></StgValue>
</operation>

<operation id="4058" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2979 %add_ln1245_203 = add i55 %shl_ln737_201, i55 %sext_ln1245_148

]]></Node>
<StgValue><ssdm name="add_ln1245_203"/></StgValue>
</operation>

<operation id="4059" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2980 %trunc_ln717_201 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_203, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_201"/></StgValue>
</operation>

<operation id="4060" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2981 %tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_203, i32 19

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4061" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2982 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_203, i32 18

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4062" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:2984 %icmp_ln727_203 = icmp_ne  i18 %trunc_ln727_203, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_203"/></StgValue>
</operation>

<operation id="4063" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2985 %or_ln412_203 = or i1 %tmp_426, i1 %icmp_ln727_203

]]></Node>
<StgValue><ssdm name="or_ln412_203"/></StgValue>
</operation>

<operation id="4064" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2986 %and_ln412_203 = and i1 %or_ln412_203, i1 %tmp_427

]]></Node>
<StgValue><ssdm name="and_ln412_203"/></StgValue>
</operation>

<operation id="4065" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="36" op_0_bw="1">
<![CDATA[
.split:2987 %zext_ln415_203 = zext i1 %and_ln412_203

]]></Node>
<StgValue><ssdm name="zext_ln415_203"/></StgValue>
</operation>

<operation id="4066" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:2988 %add_ln415_203 = add i36 %trunc_ln717_201, i36 %zext_ln415_203

]]></Node>
<StgValue><ssdm name="add_ln415_203"/></StgValue>
</operation>

<operation id="4067" st_id="193" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:2992 %mul_ln1171_204 = mul i54 %sext_ln1171_204, i54 %zext_ln1171_189_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_204"/></StgValue>
</operation>

<operation id="4068" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="18" op_0_bw="54">
<![CDATA[
.split:2999 %trunc_ln727_204 = trunc i54 %mul_ln1171_204

]]></Node>
<StgValue><ssdm name="trunc_ln727_204"/></StgValue>
</operation>

<operation id="4069" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="55" op_0_bw="20">
<![CDATA[
.split:3007 %sext_ln1171_205 = sext i20 %firstDense_f_V_11_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_205"/></StgValue>
</operation>

<operation id="4070" st_id="193" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3008 %mul_ln1171_205 = mul i55 %sext_ln1171_205, i55 %zext_ln1171_190_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_205"/></StgValue>
</operation>

<operation id="4071" st_id="193" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="20" op_0_bw="4">
<![CDATA[
.split:3021 %firstDense_f_V_11_15_load = load i4 %firstDense_f_V_11_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_11_15_load"/></StgValue>
</operation>

<operation id="4072" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3035 %firstDense_f_V_12_0_addr = getelementptr i19 %firstDense_f_V_12_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_0_addr"/></StgValue>
</operation>

<operation id="4073" st_id="193" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="19" op_0_bw="4">
<![CDATA[
.split:3036 %firstDense_f_V_12_0_load = load i4 %firstDense_f_V_12_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_0_load"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="4074" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:2993 %shl_ln737_202 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_203, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_202"/></StgValue>
</operation>

<operation id="4075" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="55" op_0_bw="54">
<![CDATA[
.split:2994 %sext_ln1245_149 = sext i54 %mul_ln1171_204

]]></Node>
<StgValue><ssdm name="sext_ln1245_149"/></StgValue>
</operation>

<operation id="4076" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:2995 %add_ln1245_204 = add i55 %shl_ln737_202, i55 %sext_ln1245_149

]]></Node>
<StgValue><ssdm name="add_ln1245_204"/></StgValue>
</operation>

<operation id="4077" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2996 %trunc_ln717_202 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_204, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_202"/></StgValue>
</operation>

<operation id="4078" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:2997 %tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_204, i32 19

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="4079" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:2998 %tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_204, i32 18

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="4080" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3000 %icmp_ln727_204 = icmp_ne  i18 %trunc_ln727_204, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_204"/></StgValue>
</operation>

<operation id="4081" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3001 %or_ln412_204 = or i1 %tmp_428, i1 %icmp_ln727_204

]]></Node>
<StgValue><ssdm name="or_ln412_204"/></StgValue>
</operation>

<operation id="4082" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3002 %and_ln412_204 = and i1 %or_ln412_204, i1 %tmp_429

]]></Node>
<StgValue><ssdm name="and_ln412_204"/></StgValue>
</operation>

<operation id="4083" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="36" op_0_bw="1">
<![CDATA[
.split:3003 %zext_ln415_204 = zext i1 %and_ln412_204

]]></Node>
<StgValue><ssdm name="zext_ln415_204"/></StgValue>
</operation>

<operation id="4084" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3004 %add_ln415_204 = add i36 %trunc_ln717_202, i36 %zext_ln415_204

]]></Node>
<StgValue><ssdm name="add_ln415_204"/></StgValue>
</operation>

<operation id="4085" st_id="194" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3008 %mul_ln1171_205 = mul i55 %sext_ln1171_205, i55 %zext_ln1171_190_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_205"/></StgValue>
</operation>

<operation id="4086" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="18" op_0_bw="55">
<![CDATA[
.split:3014 %trunc_ln727_205 = trunc i55 %mul_ln1171_205

]]></Node>
<StgValue><ssdm name="trunc_ln727_205"/></StgValue>
</operation>

<operation id="4087" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="55" op_0_bw="20">
<![CDATA[
.split:3022 %sext_ln1171_206 = sext i20 %firstDense_f_V_11_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_206"/></StgValue>
</operation>

<operation id="4088" st_id="194" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3023 %mul_ln1171_206 = mul i55 %sext_ln1171_206, i55 %zext_ln1171_191_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_206"/></StgValue>
</operation>

<operation id="4089" st_id="194" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="19" op_0_bw="4">
<![CDATA[
.split:3036 %firstDense_f_V_12_0_load = load i4 %firstDense_f_V_12_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_0_load"/></StgValue>
</operation>

<operation id="4090" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3051 %firstDense_f_V_12_1_addr = getelementptr i21 %firstDense_f_V_12_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_1_addr"/></StgValue>
</operation>

<operation id="4091" st_id="194" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="21" op_0_bw="4">
<![CDATA[
.split:3052 %firstDense_f_V_12_1_load = load i4 %firstDense_f_V_12_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_1_load"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="4092" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3009 %shl_ln737_203 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_204, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_203"/></StgValue>
</operation>

<operation id="4093" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3010 %add_ln1245_205 = add i55 %shl_ln737_203, i55 %mul_ln1171_205

]]></Node>
<StgValue><ssdm name="add_ln1245_205"/></StgValue>
</operation>

<operation id="4094" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3011 %trunc_ln717_203 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_205, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_203"/></StgValue>
</operation>

<operation id="4095" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3012 %tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_205, i32 19

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="4096" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3013 %tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_205, i32 18

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4097" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3015 %icmp_ln727_205 = icmp_ne  i18 %trunc_ln727_205, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_205"/></StgValue>
</operation>

<operation id="4098" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3016 %or_ln412_205 = or i1 %tmp_430, i1 %icmp_ln727_205

]]></Node>
<StgValue><ssdm name="or_ln412_205"/></StgValue>
</operation>

<operation id="4099" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3017 %and_ln412_205 = and i1 %or_ln412_205, i1 %tmp_431

]]></Node>
<StgValue><ssdm name="and_ln412_205"/></StgValue>
</operation>

<operation id="4100" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="36" op_0_bw="1">
<![CDATA[
.split:3018 %zext_ln415_205 = zext i1 %and_ln412_205

]]></Node>
<StgValue><ssdm name="zext_ln415_205"/></StgValue>
</operation>

<operation id="4101" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3019 %add_ln415_205 = add i36 %trunc_ln717_203, i36 %zext_ln415_205

]]></Node>
<StgValue><ssdm name="add_ln415_205"/></StgValue>
</operation>

<operation id="4102" st_id="195" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3023 %mul_ln1171_206 = mul i55 %sext_ln1171_206, i55 %zext_ln1171_191_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_206"/></StgValue>
</operation>

<operation id="4103" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="18" op_0_bw="55">
<![CDATA[
.split:3029 %trunc_ln727_206 = trunc i55 %mul_ln1171_206

]]></Node>
<StgValue><ssdm name="trunc_ln727_206"/></StgValue>
</operation>

<operation id="4104" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="54" op_0_bw="19">
<![CDATA[
.split:3037 %sext_ln1171_207 = sext i19 %firstDense_f_V_12_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_207"/></StgValue>
</operation>

<operation id="4105" st_id="195" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3038 %mul_ln1171_207 = mul i54 %sext_ln1171_207, i54 %zext_ln1171_192_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_207"/></StgValue>
</operation>

<operation id="4106" st_id="195" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="21" op_0_bw="4">
<![CDATA[
.split:3052 %firstDense_f_V_12_1_load = load i4 %firstDense_f_V_12_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_1_load"/></StgValue>
</operation>

<operation id="4107" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3066 %firstDense_f_V_12_2_addr = getelementptr i20 %firstDense_f_V_12_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_2_addr"/></StgValue>
</operation>

<operation id="4108" st_id="195" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="20" op_0_bw="4">
<![CDATA[
.split:3067 %firstDense_f_V_12_2_load = load i4 %firstDense_f_V_12_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_2_load"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="4109" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3024 %shl_ln737_204 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_205, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_204"/></StgValue>
</operation>

<operation id="4110" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3025 %add_ln1245_206 = add i55 %shl_ln737_204, i55 %mul_ln1171_206

]]></Node>
<StgValue><ssdm name="add_ln1245_206"/></StgValue>
</operation>

<operation id="4111" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3026 %trunc_ln717_204 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_206, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_204"/></StgValue>
</operation>

<operation id="4112" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3027 %tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_206, i32 19

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4113" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3028 %tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_206, i32 18

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4114" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3030 %icmp_ln727_206 = icmp_ne  i18 %trunc_ln727_206, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_206"/></StgValue>
</operation>

<operation id="4115" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3031 %or_ln412_206 = or i1 %tmp_432, i1 %icmp_ln727_206

]]></Node>
<StgValue><ssdm name="or_ln412_206"/></StgValue>
</operation>

<operation id="4116" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3032 %and_ln412_206 = and i1 %or_ln412_206, i1 %tmp_433

]]></Node>
<StgValue><ssdm name="and_ln412_206"/></StgValue>
</operation>

<operation id="4117" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="36" op_0_bw="1">
<![CDATA[
.split:3033 %zext_ln415_206 = zext i1 %and_ln412_206

]]></Node>
<StgValue><ssdm name="zext_ln415_206"/></StgValue>
</operation>

<operation id="4118" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3034 %add_ln415_206 = add i36 %trunc_ln717_204, i36 %zext_ln415_206

]]></Node>
<StgValue><ssdm name="add_ln415_206"/></StgValue>
</operation>

<operation id="4119" st_id="196" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3038 %mul_ln1171_207 = mul i54 %sext_ln1171_207, i54 %zext_ln1171_192_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_207"/></StgValue>
</operation>

<operation id="4120" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="18" op_0_bw="54">
<![CDATA[
.split:3045 %trunc_ln727_207 = trunc i54 %mul_ln1171_207

]]></Node>
<StgValue><ssdm name="trunc_ln727_207"/></StgValue>
</operation>

<operation id="4121" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="55" op_0_bw="21">
<![CDATA[
.split:3053 %sext_ln1171_208 = sext i21 %firstDense_f_V_12_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_208"/></StgValue>
</operation>

<operation id="4122" st_id="196" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3054 %mul_ln1171_208 = mul i55 %sext_ln1171_208, i55 %zext_ln1171_193_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_208"/></StgValue>
</operation>

<operation id="4123" st_id="196" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="20" op_0_bw="4">
<![CDATA[
.split:3067 %firstDense_f_V_12_2_load = load i4 %firstDense_f_V_12_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_2_load"/></StgValue>
</operation>

<operation id="4124" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3081 %firstDense_f_V_12_3_addr = getelementptr i20 %firstDense_f_V_12_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_3_addr"/></StgValue>
</operation>

<operation id="4125" st_id="196" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="20" op_0_bw="4">
<![CDATA[
.split:3082 %firstDense_f_V_12_3_load = load i4 %firstDense_f_V_12_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_3_load"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="4126" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3039 %shl_ln737_205 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_206, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_205"/></StgValue>
</operation>

<operation id="4127" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="55" op_0_bw="54">
<![CDATA[
.split:3040 %sext_ln1245_150 = sext i54 %mul_ln1171_207

]]></Node>
<StgValue><ssdm name="sext_ln1245_150"/></StgValue>
</operation>

<operation id="4128" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3041 %add_ln1245_207 = add i55 %shl_ln737_205, i55 %sext_ln1245_150

]]></Node>
<StgValue><ssdm name="add_ln1245_207"/></StgValue>
</operation>

<operation id="4129" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3042 %trunc_ln717_205 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_207, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_205"/></StgValue>
</operation>

<operation id="4130" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3043 %tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_207, i32 19

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4131" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3044 %tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_207, i32 18

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4132" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3046 %icmp_ln727_207 = icmp_ne  i18 %trunc_ln727_207, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_207"/></StgValue>
</operation>

<operation id="4133" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3047 %or_ln412_207 = or i1 %tmp_434, i1 %icmp_ln727_207

]]></Node>
<StgValue><ssdm name="or_ln412_207"/></StgValue>
</operation>

<operation id="4134" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3048 %and_ln412_207 = and i1 %or_ln412_207, i1 %tmp_435

]]></Node>
<StgValue><ssdm name="and_ln412_207"/></StgValue>
</operation>

<operation id="4135" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="36" op_0_bw="1">
<![CDATA[
.split:3049 %zext_ln415_207 = zext i1 %and_ln412_207

]]></Node>
<StgValue><ssdm name="zext_ln415_207"/></StgValue>
</operation>

<operation id="4136" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3050 %add_ln415_207 = add i36 %trunc_ln717_205, i36 %zext_ln415_207

]]></Node>
<StgValue><ssdm name="add_ln415_207"/></StgValue>
</operation>

<operation id="4137" st_id="197" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3054 %mul_ln1171_208 = mul i55 %sext_ln1171_208, i55 %zext_ln1171_193_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_208"/></StgValue>
</operation>

<operation id="4138" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="18" op_0_bw="55">
<![CDATA[
.split:3060 %trunc_ln727_208 = trunc i55 %mul_ln1171_208

]]></Node>
<StgValue><ssdm name="trunc_ln727_208"/></StgValue>
</operation>

<operation id="4139" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="55" op_0_bw="20">
<![CDATA[
.split:3068 %sext_ln1171_209 = sext i20 %firstDense_f_V_12_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_209"/></StgValue>
</operation>

<operation id="4140" st_id="197" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3069 %mul_ln1171_209 = mul i55 %sext_ln1171_209, i55 %zext_ln1171_194_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_209"/></StgValue>
</operation>

<operation id="4141" st_id="197" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="20" op_0_bw="4">
<![CDATA[
.split:3082 %firstDense_f_V_12_3_load = load i4 %firstDense_f_V_12_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_3_load"/></StgValue>
</operation>

<operation id="4142" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3096 %firstDense_f_V_12_4_addr = getelementptr i20 %firstDense_f_V_12_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_4_addr"/></StgValue>
</operation>

<operation id="4143" st_id="197" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="20" op_0_bw="4">
<![CDATA[
.split:3097 %firstDense_f_V_12_4_load = load i4 %firstDense_f_V_12_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_4_load"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="4144" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3055 %shl_ln737_206 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_207, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_206"/></StgValue>
</operation>

<operation id="4145" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3056 %add_ln1245_208 = add i55 %shl_ln737_206, i55 %mul_ln1171_208

]]></Node>
<StgValue><ssdm name="add_ln1245_208"/></StgValue>
</operation>

<operation id="4146" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3057 %trunc_ln717_206 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_208, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_206"/></StgValue>
</operation>

<operation id="4147" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3058 %tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_208, i32 19

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4148" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3059 %tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_208, i32 18

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="4149" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3061 %icmp_ln727_208 = icmp_ne  i18 %trunc_ln727_208, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_208"/></StgValue>
</operation>

<operation id="4150" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3062 %or_ln412_208 = or i1 %tmp_436, i1 %icmp_ln727_208

]]></Node>
<StgValue><ssdm name="or_ln412_208"/></StgValue>
</operation>

<operation id="4151" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3063 %and_ln412_208 = and i1 %or_ln412_208, i1 %tmp_437

]]></Node>
<StgValue><ssdm name="and_ln412_208"/></StgValue>
</operation>

<operation id="4152" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="36" op_0_bw="1">
<![CDATA[
.split:3064 %zext_ln415_208 = zext i1 %and_ln412_208

]]></Node>
<StgValue><ssdm name="zext_ln415_208"/></StgValue>
</operation>

<operation id="4153" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3065 %add_ln415_208 = add i36 %trunc_ln717_206, i36 %zext_ln415_208

]]></Node>
<StgValue><ssdm name="add_ln415_208"/></StgValue>
</operation>

<operation id="4154" st_id="198" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3069 %mul_ln1171_209 = mul i55 %sext_ln1171_209, i55 %zext_ln1171_194_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_209"/></StgValue>
</operation>

<operation id="4155" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="18" op_0_bw="55">
<![CDATA[
.split:3075 %trunc_ln727_209 = trunc i55 %mul_ln1171_209

]]></Node>
<StgValue><ssdm name="trunc_ln727_209"/></StgValue>
</operation>

<operation id="4156" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="55" op_0_bw="20">
<![CDATA[
.split:3083 %sext_ln1171_210 = sext i20 %firstDense_f_V_12_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_210"/></StgValue>
</operation>

<operation id="4157" st_id="198" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3084 %mul_ln1171_210 = mul i55 %sext_ln1171_210, i55 %zext_ln1171_195_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_210"/></StgValue>
</operation>

<operation id="4158" st_id="198" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="20" op_0_bw="4">
<![CDATA[
.split:3097 %firstDense_f_V_12_4_load = load i4 %firstDense_f_V_12_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_4_load"/></StgValue>
</operation>

<operation id="4159" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3111 %firstDense_f_V_12_5_addr = getelementptr i20 %firstDense_f_V_12_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_5_addr"/></StgValue>
</operation>

<operation id="4160" st_id="198" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="20" op_0_bw="4">
<![CDATA[
.split:3112 %firstDense_f_V_12_5_load = load i4 %firstDense_f_V_12_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_5_load"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="4161" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3070 %shl_ln737_207 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_208, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_207"/></StgValue>
</operation>

<operation id="4162" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3071 %add_ln1245_209 = add i55 %shl_ln737_207, i55 %mul_ln1171_209

]]></Node>
<StgValue><ssdm name="add_ln1245_209"/></StgValue>
</operation>

<operation id="4163" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3072 %trunc_ln717_207 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_209, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_207"/></StgValue>
</operation>

<operation id="4164" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3073 %tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_209, i32 19

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="4165" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3074 %tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_209, i32 18

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="4166" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3076 %icmp_ln727_209 = icmp_ne  i18 %trunc_ln727_209, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_209"/></StgValue>
</operation>

<operation id="4167" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3077 %or_ln412_209 = or i1 %tmp_438, i1 %icmp_ln727_209

]]></Node>
<StgValue><ssdm name="or_ln412_209"/></StgValue>
</operation>

<operation id="4168" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3078 %and_ln412_209 = and i1 %or_ln412_209, i1 %tmp_439

]]></Node>
<StgValue><ssdm name="and_ln412_209"/></StgValue>
</operation>

<operation id="4169" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="36" op_0_bw="1">
<![CDATA[
.split:3079 %zext_ln415_209 = zext i1 %and_ln412_209

]]></Node>
<StgValue><ssdm name="zext_ln415_209"/></StgValue>
</operation>

<operation id="4170" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3080 %add_ln415_209 = add i36 %trunc_ln717_207, i36 %zext_ln415_209

]]></Node>
<StgValue><ssdm name="add_ln415_209"/></StgValue>
</operation>

<operation id="4171" st_id="199" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3084 %mul_ln1171_210 = mul i55 %sext_ln1171_210, i55 %zext_ln1171_195_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_210"/></StgValue>
</operation>

<operation id="4172" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="18" op_0_bw="55">
<![CDATA[
.split:3090 %trunc_ln727_210 = trunc i55 %mul_ln1171_210

]]></Node>
<StgValue><ssdm name="trunc_ln727_210"/></StgValue>
</operation>

<operation id="4173" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="55" op_0_bw="20">
<![CDATA[
.split:3098 %sext_ln1171_211 = sext i20 %firstDense_f_V_12_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_211"/></StgValue>
</operation>

<operation id="4174" st_id="199" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3099 %mul_ln1171_211 = mul i55 %sext_ln1171_211, i55 %zext_ln1171_196_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_211"/></StgValue>
</operation>

<operation id="4175" st_id="199" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="20" op_0_bw="4">
<![CDATA[
.split:3112 %firstDense_f_V_12_5_load = load i4 %firstDense_f_V_12_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_5_load"/></StgValue>
</operation>

<operation id="4176" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3126 %firstDense_f_V_12_6_addr = getelementptr i21 %firstDense_f_V_12_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_6_addr"/></StgValue>
</operation>

<operation id="4177" st_id="199" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="21" op_0_bw="4">
<![CDATA[
.split:3127 %firstDense_f_V_12_6_load = load i4 %firstDense_f_V_12_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_6_load"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="4178" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3085 %shl_ln737_208 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_209, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_208"/></StgValue>
</operation>

<operation id="4179" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3086 %add_ln1245_210 = add i55 %shl_ln737_208, i55 %mul_ln1171_210

]]></Node>
<StgValue><ssdm name="add_ln1245_210"/></StgValue>
</operation>

<operation id="4180" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3087 %trunc_ln717_208 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_210, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_208"/></StgValue>
</operation>

<operation id="4181" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3088 %tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_210, i32 19

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="4182" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3089 %tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_210, i32 18

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="4183" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3091 %icmp_ln727_210 = icmp_ne  i18 %trunc_ln727_210, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_210"/></StgValue>
</operation>

<operation id="4184" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3092 %or_ln412_210 = or i1 %tmp_440, i1 %icmp_ln727_210

]]></Node>
<StgValue><ssdm name="or_ln412_210"/></StgValue>
</operation>

<operation id="4185" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3093 %and_ln412_210 = and i1 %or_ln412_210, i1 %tmp_441

]]></Node>
<StgValue><ssdm name="and_ln412_210"/></StgValue>
</operation>

<operation id="4186" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="36" op_0_bw="1">
<![CDATA[
.split:3094 %zext_ln415_210 = zext i1 %and_ln412_210

]]></Node>
<StgValue><ssdm name="zext_ln415_210"/></StgValue>
</operation>

<operation id="4187" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3095 %add_ln415_210 = add i36 %trunc_ln717_208, i36 %zext_ln415_210

]]></Node>
<StgValue><ssdm name="add_ln415_210"/></StgValue>
</operation>

<operation id="4188" st_id="200" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3099 %mul_ln1171_211 = mul i55 %sext_ln1171_211, i55 %zext_ln1171_196_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_211"/></StgValue>
</operation>

<operation id="4189" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="18" op_0_bw="55">
<![CDATA[
.split:3105 %trunc_ln727_211 = trunc i55 %mul_ln1171_211

]]></Node>
<StgValue><ssdm name="trunc_ln727_211"/></StgValue>
</operation>

<operation id="4190" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="55" op_0_bw="20">
<![CDATA[
.split:3113 %sext_ln1171_212 = sext i20 %firstDense_f_V_12_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_212"/></StgValue>
</operation>

<operation id="4191" st_id="200" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3114 %mul_ln1171_212 = mul i55 %sext_ln1171_212, i55 %zext_ln1171_197_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_212"/></StgValue>
</operation>

<operation id="4192" st_id="200" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="21" op_0_bw="4">
<![CDATA[
.split:3127 %firstDense_f_V_12_6_load = load i4 %firstDense_f_V_12_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_6_load"/></StgValue>
</operation>

<operation id="4193" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3141 %firstDense_f_V_12_7_addr = getelementptr i19 %firstDense_f_V_12_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_7_addr"/></StgValue>
</operation>

<operation id="4194" st_id="200" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="19" op_0_bw="4">
<![CDATA[
.split:3142 %firstDense_f_V_12_7_load = load i4 %firstDense_f_V_12_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_7_load"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="4195" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3100 %shl_ln737_209 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_210, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_209"/></StgValue>
</operation>

<operation id="4196" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3101 %add_ln1245_211 = add i55 %shl_ln737_209, i55 %mul_ln1171_211

]]></Node>
<StgValue><ssdm name="add_ln1245_211"/></StgValue>
</operation>

<operation id="4197" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3102 %trunc_ln717_209 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_211, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_209"/></StgValue>
</operation>

<operation id="4198" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3103 %tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_211, i32 19

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="4199" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3104 %tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_211, i32 18

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="4200" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3106 %icmp_ln727_211 = icmp_ne  i18 %trunc_ln727_211, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_211"/></StgValue>
</operation>

<operation id="4201" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3107 %or_ln412_211 = or i1 %tmp_442, i1 %icmp_ln727_211

]]></Node>
<StgValue><ssdm name="or_ln412_211"/></StgValue>
</operation>

<operation id="4202" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3108 %and_ln412_211 = and i1 %or_ln412_211, i1 %tmp_443

]]></Node>
<StgValue><ssdm name="and_ln412_211"/></StgValue>
</operation>

<operation id="4203" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="36" op_0_bw="1">
<![CDATA[
.split:3109 %zext_ln415_211 = zext i1 %and_ln412_211

]]></Node>
<StgValue><ssdm name="zext_ln415_211"/></StgValue>
</operation>

<operation id="4204" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3110 %add_ln415_211 = add i36 %trunc_ln717_209, i36 %zext_ln415_211

]]></Node>
<StgValue><ssdm name="add_ln415_211"/></StgValue>
</operation>

<operation id="4205" st_id="201" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3114 %mul_ln1171_212 = mul i55 %sext_ln1171_212, i55 %zext_ln1171_197_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_212"/></StgValue>
</operation>

<operation id="4206" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="18" op_0_bw="55">
<![CDATA[
.split:3120 %trunc_ln727_212 = trunc i55 %mul_ln1171_212

]]></Node>
<StgValue><ssdm name="trunc_ln727_212"/></StgValue>
</operation>

<operation id="4207" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="55" op_0_bw="21">
<![CDATA[
.split:3128 %sext_ln1171_213 = sext i21 %firstDense_f_V_12_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_213"/></StgValue>
</operation>

<operation id="4208" st_id="201" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3129 %mul_ln1171_213 = mul i55 %sext_ln1171_213, i55 %zext_ln1171_198_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_213"/></StgValue>
</operation>

<operation id="4209" st_id="201" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="19" op_0_bw="4">
<![CDATA[
.split:3142 %firstDense_f_V_12_7_load = load i4 %firstDense_f_V_12_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_7_load"/></StgValue>
</operation>

<operation id="4210" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3157 %firstDense_f_V_12_8_addr = getelementptr i20 %firstDense_f_V_12_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_8_addr"/></StgValue>
</operation>

<operation id="4211" st_id="201" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="20" op_0_bw="4">
<![CDATA[
.split:3158 %firstDense_f_V_12_8_load = load i4 %firstDense_f_V_12_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_8_load"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="4212" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3115 %shl_ln737_210 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_211, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_210"/></StgValue>
</operation>

<operation id="4213" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3116 %add_ln1245_212 = add i55 %shl_ln737_210, i55 %mul_ln1171_212

]]></Node>
<StgValue><ssdm name="add_ln1245_212"/></StgValue>
</operation>

<operation id="4214" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3117 %trunc_ln717_210 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_212, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_210"/></StgValue>
</operation>

<operation id="4215" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3118 %tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_212, i32 19

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="4216" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3119 %tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_212, i32 18

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="4217" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3121 %icmp_ln727_212 = icmp_ne  i18 %trunc_ln727_212, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_212"/></StgValue>
</operation>

<operation id="4218" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3122 %or_ln412_212 = or i1 %tmp_444, i1 %icmp_ln727_212

]]></Node>
<StgValue><ssdm name="or_ln412_212"/></StgValue>
</operation>

<operation id="4219" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3123 %and_ln412_212 = and i1 %or_ln412_212, i1 %tmp_445

]]></Node>
<StgValue><ssdm name="and_ln412_212"/></StgValue>
</operation>

<operation id="4220" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="36" op_0_bw="1">
<![CDATA[
.split:3124 %zext_ln415_212 = zext i1 %and_ln412_212

]]></Node>
<StgValue><ssdm name="zext_ln415_212"/></StgValue>
</operation>

<operation id="4221" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3125 %add_ln415_212 = add i36 %trunc_ln717_210, i36 %zext_ln415_212

]]></Node>
<StgValue><ssdm name="add_ln415_212"/></StgValue>
</operation>

<operation id="4222" st_id="202" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3129 %mul_ln1171_213 = mul i55 %sext_ln1171_213, i55 %zext_ln1171_198_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_213"/></StgValue>
</operation>

<operation id="4223" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="18" op_0_bw="55">
<![CDATA[
.split:3135 %trunc_ln727_213 = trunc i55 %mul_ln1171_213

]]></Node>
<StgValue><ssdm name="trunc_ln727_213"/></StgValue>
</operation>

<operation id="4224" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="54" op_0_bw="19">
<![CDATA[
.split:3143 %sext_ln1171_214 = sext i19 %firstDense_f_V_12_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_214"/></StgValue>
</operation>

<operation id="4225" st_id="202" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3144 %mul_ln1171_214 = mul i54 %sext_ln1171_214, i54 %zext_ln1171_199_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_214"/></StgValue>
</operation>

<operation id="4226" st_id="202" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="20" op_0_bw="4">
<![CDATA[
.split:3158 %firstDense_f_V_12_8_load = load i4 %firstDense_f_V_12_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_8_load"/></StgValue>
</operation>

<operation id="4227" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3172 %firstDense_f_V_12_9_addr = getelementptr i19 %firstDense_f_V_12_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_9_addr"/></StgValue>
</operation>

<operation id="4228" st_id="202" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="19" op_0_bw="4">
<![CDATA[
.split:3173 %firstDense_f_V_12_9_load = load i4 %firstDense_f_V_12_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_9_load"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="4229" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3130 %shl_ln737_211 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_212, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_211"/></StgValue>
</operation>

<operation id="4230" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3131 %add_ln1245_213 = add i55 %shl_ln737_211, i55 %mul_ln1171_213

]]></Node>
<StgValue><ssdm name="add_ln1245_213"/></StgValue>
</operation>

<operation id="4231" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3132 %trunc_ln717_211 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_213, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_211"/></StgValue>
</operation>

<operation id="4232" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3133 %tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_213, i32 19

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="4233" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3134 %tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_213, i32 18

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="4234" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3136 %icmp_ln727_213 = icmp_ne  i18 %trunc_ln727_213, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_213"/></StgValue>
</operation>

<operation id="4235" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3137 %or_ln412_213 = or i1 %tmp_446, i1 %icmp_ln727_213

]]></Node>
<StgValue><ssdm name="or_ln412_213"/></StgValue>
</operation>

<operation id="4236" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3138 %and_ln412_213 = and i1 %or_ln412_213, i1 %tmp_447

]]></Node>
<StgValue><ssdm name="and_ln412_213"/></StgValue>
</operation>

<operation id="4237" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="36" op_0_bw="1">
<![CDATA[
.split:3139 %zext_ln415_213 = zext i1 %and_ln412_213

]]></Node>
<StgValue><ssdm name="zext_ln415_213"/></StgValue>
</operation>

<operation id="4238" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3140 %add_ln415_213 = add i36 %trunc_ln717_211, i36 %zext_ln415_213

]]></Node>
<StgValue><ssdm name="add_ln415_213"/></StgValue>
</operation>

<operation id="4239" st_id="203" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3144 %mul_ln1171_214 = mul i54 %sext_ln1171_214, i54 %zext_ln1171_199_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_214"/></StgValue>
</operation>

<operation id="4240" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="18" op_0_bw="54">
<![CDATA[
.split:3151 %trunc_ln727_214 = trunc i54 %mul_ln1171_214

]]></Node>
<StgValue><ssdm name="trunc_ln727_214"/></StgValue>
</operation>

<operation id="4241" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="55" op_0_bw="20">
<![CDATA[
.split:3159 %sext_ln1171_215 = sext i20 %firstDense_f_V_12_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_215"/></StgValue>
</operation>

<operation id="4242" st_id="203" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3160 %mul_ln1171_215 = mul i55 %sext_ln1171_215, i55 %zext_ln1171_200_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_215"/></StgValue>
</operation>

<operation id="4243" st_id="203" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="19" op_0_bw="4">
<![CDATA[
.split:3173 %firstDense_f_V_12_9_load = load i4 %firstDense_f_V_12_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_9_load"/></StgValue>
</operation>

<operation id="4244" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3188 %firstDense_f_V_12_10_addr = getelementptr i19 %firstDense_f_V_12_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_10_addr"/></StgValue>
</operation>

<operation id="4245" st_id="203" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="19" op_0_bw="4">
<![CDATA[
.split:3189 %firstDense_f_V_12_10_load = load i4 %firstDense_f_V_12_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_10_load"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="4246" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3145 %shl_ln737_212 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_213, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_212"/></StgValue>
</operation>

<operation id="4247" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="55" op_0_bw="54">
<![CDATA[
.split:3146 %sext_ln1245_151 = sext i54 %mul_ln1171_214

]]></Node>
<StgValue><ssdm name="sext_ln1245_151"/></StgValue>
</operation>

<operation id="4248" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3147 %add_ln1245_214 = add i55 %shl_ln737_212, i55 %sext_ln1245_151

]]></Node>
<StgValue><ssdm name="add_ln1245_214"/></StgValue>
</operation>

<operation id="4249" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3148 %trunc_ln717_212 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_214, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_212"/></StgValue>
</operation>

<operation id="4250" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3149 %tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_214, i32 19

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="4251" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3150 %tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_214, i32 18

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="4252" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3152 %icmp_ln727_214 = icmp_ne  i18 %trunc_ln727_214, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_214"/></StgValue>
</operation>

<operation id="4253" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3153 %or_ln412_214 = or i1 %tmp_448, i1 %icmp_ln727_214

]]></Node>
<StgValue><ssdm name="or_ln412_214"/></StgValue>
</operation>

<operation id="4254" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3154 %and_ln412_214 = and i1 %or_ln412_214, i1 %tmp_449

]]></Node>
<StgValue><ssdm name="and_ln412_214"/></StgValue>
</operation>

<operation id="4255" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="36" op_0_bw="1">
<![CDATA[
.split:3155 %zext_ln415_214 = zext i1 %and_ln412_214

]]></Node>
<StgValue><ssdm name="zext_ln415_214"/></StgValue>
</operation>

<operation id="4256" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3156 %add_ln415_214 = add i36 %trunc_ln717_212, i36 %zext_ln415_214

]]></Node>
<StgValue><ssdm name="add_ln415_214"/></StgValue>
</operation>

<operation id="4257" st_id="204" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3160 %mul_ln1171_215 = mul i55 %sext_ln1171_215, i55 %zext_ln1171_200_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_215"/></StgValue>
</operation>

<operation id="4258" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="18" op_0_bw="55">
<![CDATA[
.split:3166 %trunc_ln727_215 = trunc i55 %mul_ln1171_215

]]></Node>
<StgValue><ssdm name="trunc_ln727_215"/></StgValue>
</operation>

<operation id="4259" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="54" op_0_bw="19">
<![CDATA[
.split:3174 %sext_ln1171_216 = sext i19 %firstDense_f_V_12_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_216"/></StgValue>
</operation>

<operation id="4260" st_id="204" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3175 %mul_ln1171_216 = mul i54 %sext_ln1171_216, i54 %zext_ln1171_201_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_216"/></StgValue>
</operation>

<operation id="4261" st_id="204" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="19" op_0_bw="4">
<![CDATA[
.split:3189 %firstDense_f_V_12_10_load = load i4 %firstDense_f_V_12_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_10_load"/></StgValue>
</operation>

<operation id="4262" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3204 %firstDense_f_V_12_11_addr = getelementptr i19 %firstDense_f_V_12_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_11_addr"/></StgValue>
</operation>

<operation id="4263" st_id="204" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="19" op_0_bw="4">
<![CDATA[
.split:3205 %firstDense_f_V_12_11_load = load i4 %firstDense_f_V_12_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_11_load"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="4264" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3161 %shl_ln737_213 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_214, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_213"/></StgValue>
</operation>

<operation id="4265" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3162 %add_ln1245_215 = add i55 %shl_ln737_213, i55 %mul_ln1171_215

]]></Node>
<StgValue><ssdm name="add_ln1245_215"/></StgValue>
</operation>

<operation id="4266" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3163 %trunc_ln717_213 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_215, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_213"/></StgValue>
</operation>

<operation id="4267" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3164 %tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_215, i32 19

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="4268" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3165 %tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_215, i32 18

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="4269" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3167 %icmp_ln727_215 = icmp_ne  i18 %trunc_ln727_215, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_215"/></StgValue>
</operation>

<operation id="4270" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3168 %or_ln412_215 = or i1 %tmp_450, i1 %icmp_ln727_215

]]></Node>
<StgValue><ssdm name="or_ln412_215"/></StgValue>
</operation>

<operation id="4271" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3169 %and_ln412_215 = and i1 %or_ln412_215, i1 %tmp_451

]]></Node>
<StgValue><ssdm name="and_ln412_215"/></StgValue>
</operation>

<operation id="4272" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="36" op_0_bw="1">
<![CDATA[
.split:3170 %zext_ln415_215 = zext i1 %and_ln412_215

]]></Node>
<StgValue><ssdm name="zext_ln415_215"/></StgValue>
</operation>

<operation id="4273" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3171 %add_ln415_215 = add i36 %trunc_ln717_213, i36 %zext_ln415_215

]]></Node>
<StgValue><ssdm name="add_ln415_215"/></StgValue>
</operation>

<operation id="4274" st_id="205" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3175 %mul_ln1171_216 = mul i54 %sext_ln1171_216, i54 %zext_ln1171_201_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_216"/></StgValue>
</operation>

<operation id="4275" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="18" op_0_bw="54">
<![CDATA[
.split:3182 %trunc_ln727_216 = trunc i54 %mul_ln1171_216

]]></Node>
<StgValue><ssdm name="trunc_ln727_216"/></StgValue>
</operation>

<operation id="4276" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="54" op_0_bw="19">
<![CDATA[
.split:3190 %sext_ln1171_217 = sext i19 %firstDense_f_V_12_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_217"/></StgValue>
</operation>

<operation id="4277" st_id="205" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3191 %mul_ln1171_217 = mul i54 %sext_ln1171_217, i54 %zext_ln1171_202_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_217"/></StgValue>
</operation>

<operation id="4278" st_id="205" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="19" op_0_bw="4">
<![CDATA[
.split:3205 %firstDense_f_V_12_11_load = load i4 %firstDense_f_V_12_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_11_load"/></StgValue>
</operation>

<operation id="4279" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3220 %firstDense_f_V_12_12_addr = getelementptr i20 %firstDense_f_V_12_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_12_addr"/></StgValue>
</operation>

<operation id="4280" st_id="205" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="20" op_0_bw="4">
<![CDATA[
.split:3221 %firstDense_f_V_12_12_load = load i4 %firstDense_f_V_12_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_12_load"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="4281" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3176 %shl_ln737_214 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_215, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_214"/></StgValue>
</operation>

<operation id="4282" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="55" op_0_bw="54">
<![CDATA[
.split:3177 %sext_ln1245_152 = sext i54 %mul_ln1171_216

]]></Node>
<StgValue><ssdm name="sext_ln1245_152"/></StgValue>
</operation>

<operation id="4283" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3178 %add_ln1245_216 = add i55 %shl_ln737_214, i55 %sext_ln1245_152

]]></Node>
<StgValue><ssdm name="add_ln1245_216"/></StgValue>
</operation>

<operation id="4284" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3179 %trunc_ln717_214 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_216, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_214"/></StgValue>
</operation>

<operation id="4285" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3180 %tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_216, i32 19

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="4286" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3181 %tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_216, i32 18

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="4287" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3183 %icmp_ln727_216 = icmp_ne  i18 %trunc_ln727_216, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_216"/></StgValue>
</operation>

<operation id="4288" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3184 %or_ln412_216 = or i1 %tmp_452, i1 %icmp_ln727_216

]]></Node>
<StgValue><ssdm name="or_ln412_216"/></StgValue>
</operation>

<operation id="4289" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3185 %and_ln412_216 = and i1 %or_ln412_216, i1 %tmp_453

]]></Node>
<StgValue><ssdm name="and_ln412_216"/></StgValue>
</operation>

<operation id="4290" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="36" op_0_bw="1">
<![CDATA[
.split:3186 %zext_ln415_216 = zext i1 %and_ln412_216

]]></Node>
<StgValue><ssdm name="zext_ln415_216"/></StgValue>
</operation>

<operation id="4291" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3187 %add_ln415_216 = add i36 %trunc_ln717_214, i36 %zext_ln415_216

]]></Node>
<StgValue><ssdm name="add_ln415_216"/></StgValue>
</operation>

<operation id="4292" st_id="206" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3191 %mul_ln1171_217 = mul i54 %sext_ln1171_217, i54 %zext_ln1171_202_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_217"/></StgValue>
</operation>

<operation id="4293" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="18" op_0_bw="54">
<![CDATA[
.split:3198 %trunc_ln727_217 = trunc i54 %mul_ln1171_217

]]></Node>
<StgValue><ssdm name="trunc_ln727_217"/></StgValue>
</operation>

<operation id="4294" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="54" op_0_bw="19">
<![CDATA[
.split:3206 %sext_ln1171_218 = sext i19 %firstDense_f_V_12_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_218"/></StgValue>
</operation>

<operation id="4295" st_id="206" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3207 %mul_ln1171_218 = mul i54 %sext_ln1171_218, i54 %zext_ln1171_203_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_218"/></StgValue>
</operation>

<operation id="4296" st_id="206" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="20" op_0_bw="4">
<![CDATA[
.split:3221 %firstDense_f_V_12_12_load = load i4 %firstDense_f_V_12_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_12_load"/></StgValue>
</operation>

<operation id="4297" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3235 %firstDense_f_V_12_13_addr = getelementptr i20 %firstDense_f_V_12_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_13_addr"/></StgValue>
</operation>

<operation id="4298" st_id="206" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="20" op_0_bw="4">
<![CDATA[
.split:3236 %firstDense_f_V_12_13_load = load i4 %firstDense_f_V_12_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_13_load"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="4299" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3192 %shl_ln737_215 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_216, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_215"/></StgValue>
</operation>

<operation id="4300" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="55" op_0_bw="54">
<![CDATA[
.split:3193 %sext_ln1245_153 = sext i54 %mul_ln1171_217

]]></Node>
<StgValue><ssdm name="sext_ln1245_153"/></StgValue>
</operation>

<operation id="4301" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3194 %add_ln1245_217 = add i55 %shl_ln737_215, i55 %sext_ln1245_153

]]></Node>
<StgValue><ssdm name="add_ln1245_217"/></StgValue>
</operation>

<operation id="4302" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3195 %trunc_ln717_215 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_217, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_215"/></StgValue>
</operation>

<operation id="4303" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3196 %tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_217, i32 19

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="4304" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3197 %tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_217, i32 18

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="4305" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3199 %icmp_ln727_217 = icmp_ne  i18 %trunc_ln727_217, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_217"/></StgValue>
</operation>

<operation id="4306" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3200 %or_ln412_217 = or i1 %tmp_454, i1 %icmp_ln727_217

]]></Node>
<StgValue><ssdm name="or_ln412_217"/></StgValue>
</operation>

<operation id="4307" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3201 %and_ln412_217 = and i1 %or_ln412_217, i1 %tmp_455

]]></Node>
<StgValue><ssdm name="and_ln412_217"/></StgValue>
</operation>

<operation id="4308" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="36" op_0_bw="1">
<![CDATA[
.split:3202 %zext_ln415_217 = zext i1 %and_ln412_217

]]></Node>
<StgValue><ssdm name="zext_ln415_217"/></StgValue>
</operation>

<operation id="4309" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3203 %add_ln415_217 = add i36 %trunc_ln717_215, i36 %zext_ln415_217

]]></Node>
<StgValue><ssdm name="add_ln415_217"/></StgValue>
</operation>

<operation id="4310" st_id="207" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3207 %mul_ln1171_218 = mul i54 %sext_ln1171_218, i54 %zext_ln1171_203_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_218"/></StgValue>
</operation>

<operation id="4311" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="18" op_0_bw="54">
<![CDATA[
.split:3214 %trunc_ln727_218 = trunc i54 %mul_ln1171_218

]]></Node>
<StgValue><ssdm name="trunc_ln727_218"/></StgValue>
</operation>

<operation id="4312" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="55" op_0_bw="20">
<![CDATA[
.split:3222 %sext_ln1171_219 = sext i20 %firstDense_f_V_12_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_219"/></StgValue>
</operation>

<operation id="4313" st_id="207" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3223 %mul_ln1171_219 = mul i55 %sext_ln1171_219, i55 %zext_ln1171_204_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_219"/></StgValue>
</operation>

<operation id="4314" st_id="207" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="20" op_0_bw="4">
<![CDATA[
.split:3236 %firstDense_f_V_12_13_load = load i4 %firstDense_f_V_12_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_13_load"/></StgValue>
</operation>

<operation id="4315" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3250 %firstDense_f_V_12_14_addr = getelementptr i21 %firstDense_f_V_12_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_14_addr"/></StgValue>
</operation>

<operation id="4316" st_id="207" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="21" op_0_bw="4">
<![CDATA[
.split:3251 %firstDense_f_V_12_14_load = load i4 %firstDense_f_V_12_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_14_load"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="4317" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3208 %shl_ln737_216 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_217, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_216"/></StgValue>
</operation>

<operation id="4318" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="55" op_0_bw="54">
<![CDATA[
.split:3209 %sext_ln1245_154 = sext i54 %mul_ln1171_218

]]></Node>
<StgValue><ssdm name="sext_ln1245_154"/></StgValue>
</operation>

<operation id="4319" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3210 %add_ln1245_218 = add i55 %shl_ln737_216, i55 %sext_ln1245_154

]]></Node>
<StgValue><ssdm name="add_ln1245_218"/></StgValue>
</operation>

<operation id="4320" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3211 %trunc_ln717_216 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_218, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_216"/></StgValue>
</operation>

<operation id="4321" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3212 %tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_218, i32 19

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="4322" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3213 %tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_218, i32 18

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="4323" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3215 %icmp_ln727_218 = icmp_ne  i18 %trunc_ln727_218, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_218"/></StgValue>
</operation>

<operation id="4324" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3216 %or_ln412_218 = or i1 %tmp_456, i1 %icmp_ln727_218

]]></Node>
<StgValue><ssdm name="or_ln412_218"/></StgValue>
</operation>

<operation id="4325" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3217 %and_ln412_218 = and i1 %or_ln412_218, i1 %tmp_457

]]></Node>
<StgValue><ssdm name="and_ln412_218"/></StgValue>
</operation>

<operation id="4326" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="36" op_0_bw="1">
<![CDATA[
.split:3218 %zext_ln415_218 = zext i1 %and_ln412_218

]]></Node>
<StgValue><ssdm name="zext_ln415_218"/></StgValue>
</operation>

<operation id="4327" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3219 %add_ln415_218 = add i36 %trunc_ln717_216, i36 %zext_ln415_218

]]></Node>
<StgValue><ssdm name="add_ln415_218"/></StgValue>
</operation>

<operation id="4328" st_id="208" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3223 %mul_ln1171_219 = mul i55 %sext_ln1171_219, i55 %zext_ln1171_204_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_219"/></StgValue>
</operation>

<operation id="4329" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="18" op_0_bw="55">
<![CDATA[
.split:3229 %trunc_ln727_219 = trunc i55 %mul_ln1171_219

]]></Node>
<StgValue><ssdm name="trunc_ln727_219"/></StgValue>
</operation>

<operation id="4330" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="55" op_0_bw="20">
<![CDATA[
.split:3237 %sext_ln1171_220 = sext i20 %firstDense_f_V_12_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_220"/></StgValue>
</operation>

<operation id="4331" st_id="208" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3238 %mul_ln1171_220 = mul i55 %sext_ln1171_220, i55 %zext_ln1171_205_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_220"/></StgValue>
</operation>

<operation id="4332" st_id="208" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="21" op_0_bw="4">
<![CDATA[
.split:3251 %firstDense_f_V_12_14_load = load i4 %firstDense_f_V_12_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_14_load"/></StgValue>
</operation>

<operation id="4333" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3265 %firstDense_f_V_12_15_addr = getelementptr i20 %firstDense_f_V_12_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_15_addr"/></StgValue>
</operation>

<operation id="4334" st_id="208" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="20" op_0_bw="4">
<![CDATA[
.split:3266 %firstDense_f_V_12_15_load = load i4 %firstDense_f_V_12_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_15_load"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="4335" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3224 %shl_ln737_217 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_218, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_217"/></StgValue>
</operation>

<operation id="4336" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3225 %add_ln1245_219 = add i55 %shl_ln737_217, i55 %mul_ln1171_219

]]></Node>
<StgValue><ssdm name="add_ln1245_219"/></StgValue>
</operation>

<operation id="4337" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3226 %trunc_ln717_217 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_219, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_217"/></StgValue>
</operation>

<operation id="4338" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3227 %tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_219, i32 19

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="4339" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3228 %tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_219, i32 18

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="4340" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3230 %icmp_ln727_219 = icmp_ne  i18 %trunc_ln727_219, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_219"/></StgValue>
</operation>

<operation id="4341" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3231 %or_ln412_219 = or i1 %tmp_458, i1 %icmp_ln727_219

]]></Node>
<StgValue><ssdm name="or_ln412_219"/></StgValue>
</operation>

<operation id="4342" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3232 %and_ln412_219 = and i1 %or_ln412_219, i1 %tmp_459

]]></Node>
<StgValue><ssdm name="and_ln412_219"/></StgValue>
</operation>

<operation id="4343" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="36" op_0_bw="1">
<![CDATA[
.split:3233 %zext_ln415_219 = zext i1 %and_ln412_219

]]></Node>
<StgValue><ssdm name="zext_ln415_219"/></StgValue>
</operation>

<operation id="4344" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3234 %add_ln415_219 = add i36 %trunc_ln717_217, i36 %zext_ln415_219

]]></Node>
<StgValue><ssdm name="add_ln415_219"/></StgValue>
</operation>

<operation id="4345" st_id="209" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3238 %mul_ln1171_220 = mul i55 %sext_ln1171_220, i55 %zext_ln1171_205_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_220"/></StgValue>
</operation>

<operation id="4346" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="18" op_0_bw="55">
<![CDATA[
.split:3244 %trunc_ln727_220 = trunc i55 %mul_ln1171_220

]]></Node>
<StgValue><ssdm name="trunc_ln727_220"/></StgValue>
</operation>

<operation id="4347" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="55" op_0_bw="21">
<![CDATA[
.split:3252 %sext_ln1171_221 = sext i21 %firstDense_f_V_12_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_221"/></StgValue>
</operation>

<operation id="4348" st_id="209" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3253 %mul_ln1171_221 = mul i55 %sext_ln1171_221, i55 %zext_ln1171_206_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_221"/></StgValue>
</operation>

<operation id="4349" st_id="209" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="20" op_0_bw="4">
<![CDATA[
.split:3266 %firstDense_f_V_12_15_load = load i4 %firstDense_f_V_12_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_12_15_load"/></StgValue>
</operation>

<operation id="4350" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3280 %firstDense_f_V_13_0_addr = getelementptr i20 %firstDense_f_V_13_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_0_addr"/></StgValue>
</operation>

<operation id="4351" st_id="209" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="20" op_0_bw="4">
<![CDATA[
.split:3281 %firstDense_f_V_13_0_load = load i4 %firstDense_f_V_13_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_0_load"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="4352" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3239 %shl_ln737_218 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_219, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_218"/></StgValue>
</operation>

<operation id="4353" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3240 %add_ln1245_220 = add i55 %shl_ln737_218, i55 %mul_ln1171_220

]]></Node>
<StgValue><ssdm name="add_ln1245_220"/></StgValue>
</operation>

<operation id="4354" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3241 %trunc_ln717_218 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_220, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_218"/></StgValue>
</operation>

<operation id="4355" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3242 %tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_220, i32 19

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="4356" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3243 %tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_220, i32 18

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="4357" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3245 %icmp_ln727_220 = icmp_ne  i18 %trunc_ln727_220, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_220"/></StgValue>
</operation>

<operation id="4358" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3246 %or_ln412_220 = or i1 %tmp_460, i1 %icmp_ln727_220

]]></Node>
<StgValue><ssdm name="or_ln412_220"/></StgValue>
</operation>

<operation id="4359" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3247 %and_ln412_220 = and i1 %or_ln412_220, i1 %tmp_461

]]></Node>
<StgValue><ssdm name="and_ln412_220"/></StgValue>
</operation>

<operation id="4360" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="36" op_0_bw="1">
<![CDATA[
.split:3248 %zext_ln415_220 = zext i1 %and_ln412_220

]]></Node>
<StgValue><ssdm name="zext_ln415_220"/></StgValue>
</operation>

<operation id="4361" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3249 %add_ln415_220 = add i36 %trunc_ln717_218, i36 %zext_ln415_220

]]></Node>
<StgValue><ssdm name="add_ln415_220"/></StgValue>
</operation>

<operation id="4362" st_id="210" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3253 %mul_ln1171_221 = mul i55 %sext_ln1171_221, i55 %zext_ln1171_206_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_221"/></StgValue>
</operation>

<operation id="4363" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="18" op_0_bw="55">
<![CDATA[
.split:3259 %trunc_ln727_221 = trunc i55 %mul_ln1171_221

]]></Node>
<StgValue><ssdm name="trunc_ln727_221"/></StgValue>
</operation>

<operation id="4364" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="55" op_0_bw="20">
<![CDATA[
.split:3267 %sext_ln1171_222 = sext i20 %firstDense_f_V_12_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_222"/></StgValue>
</operation>

<operation id="4365" st_id="210" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3268 %mul_ln1171_222 = mul i55 %sext_ln1171_222, i55 %zext_ln1171_207_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_222"/></StgValue>
</operation>

<operation id="4366" st_id="210" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="20" op_0_bw="4">
<![CDATA[
.split:3281 %firstDense_f_V_13_0_load = load i4 %firstDense_f_V_13_0_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_0_load"/></StgValue>
</operation>

<operation id="4367" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3295 %firstDense_f_V_13_1_addr = getelementptr i20 %firstDense_f_V_13_1, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_1_addr"/></StgValue>
</operation>

<operation id="4368" st_id="210" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="20" op_0_bw="4">
<![CDATA[
.split:3296 %firstDense_f_V_13_1_load = load i4 %firstDense_f_V_13_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_1_load"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="4369" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3254 %shl_ln737_219 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_220, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_219"/></StgValue>
</operation>

<operation id="4370" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3255 %add_ln1245_221 = add i55 %shl_ln737_219, i55 %mul_ln1171_221

]]></Node>
<StgValue><ssdm name="add_ln1245_221"/></StgValue>
</operation>

<operation id="4371" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3256 %trunc_ln717_219 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_221, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_219"/></StgValue>
</operation>

<operation id="4372" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3257 %tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_221, i32 19

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="4373" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3258 %tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_221, i32 18

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="4374" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3260 %icmp_ln727_221 = icmp_ne  i18 %trunc_ln727_221, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_221"/></StgValue>
</operation>

<operation id="4375" st_id="211" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3261 %or_ln412_221 = or i1 %tmp_462, i1 %icmp_ln727_221

]]></Node>
<StgValue><ssdm name="or_ln412_221"/></StgValue>
</operation>

<operation id="4376" st_id="211" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3262 %and_ln412_221 = and i1 %or_ln412_221, i1 %tmp_463

]]></Node>
<StgValue><ssdm name="and_ln412_221"/></StgValue>
</operation>

<operation id="4377" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="36" op_0_bw="1">
<![CDATA[
.split:3263 %zext_ln415_221 = zext i1 %and_ln412_221

]]></Node>
<StgValue><ssdm name="zext_ln415_221"/></StgValue>
</operation>

<operation id="4378" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3264 %add_ln415_221 = add i36 %trunc_ln717_219, i36 %zext_ln415_221

]]></Node>
<StgValue><ssdm name="add_ln415_221"/></StgValue>
</operation>

<operation id="4379" st_id="211" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3268 %mul_ln1171_222 = mul i55 %sext_ln1171_222, i55 %zext_ln1171_207_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_222"/></StgValue>
</operation>

<operation id="4380" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="18" op_0_bw="55">
<![CDATA[
.split:3274 %trunc_ln727_222 = trunc i55 %mul_ln1171_222

]]></Node>
<StgValue><ssdm name="trunc_ln727_222"/></StgValue>
</operation>

<operation id="4381" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="55" op_0_bw="20">
<![CDATA[
.split:3282 %sext_ln1171_223 = sext i20 %firstDense_f_V_13_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_223"/></StgValue>
</operation>

<operation id="4382" st_id="211" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3283 %mul_ln1171_223 = mul i55 %sext_ln1171_223, i55 %zext_ln1171_208_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_223"/></StgValue>
</operation>

<operation id="4383" st_id="211" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="20" op_0_bw="4">
<![CDATA[
.split:3296 %firstDense_f_V_13_1_load = load i4 %firstDense_f_V_13_1_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_1_load"/></StgValue>
</operation>

<operation id="4384" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3310 %firstDense_f_V_13_2_addr = getelementptr i20 %firstDense_f_V_13_2, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_2_addr"/></StgValue>
</operation>

<operation id="4385" st_id="211" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="20" op_0_bw="4">
<![CDATA[
.split:3311 %firstDense_f_V_13_2_load = load i4 %firstDense_f_V_13_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_2_load"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="4386" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3269 %shl_ln737_220 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_221, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_220"/></StgValue>
</operation>

<operation id="4387" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3270 %add_ln1245_222 = add i55 %shl_ln737_220, i55 %mul_ln1171_222

]]></Node>
<StgValue><ssdm name="add_ln1245_222"/></StgValue>
</operation>

<operation id="4388" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3271 %trunc_ln717_220 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_222, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_220"/></StgValue>
</operation>

<operation id="4389" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3272 %tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_222, i32 19

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="4390" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3273 %tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_222, i32 18

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="4391" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3275 %icmp_ln727_222 = icmp_ne  i18 %trunc_ln727_222, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_222"/></StgValue>
</operation>

<operation id="4392" st_id="212" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3276 %or_ln412_222 = or i1 %tmp_464, i1 %icmp_ln727_222

]]></Node>
<StgValue><ssdm name="or_ln412_222"/></StgValue>
</operation>

<operation id="4393" st_id="212" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3277 %and_ln412_222 = and i1 %or_ln412_222, i1 %tmp_465

]]></Node>
<StgValue><ssdm name="and_ln412_222"/></StgValue>
</operation>

<operation id="4394" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="36" op_0_bw="1">
<![CDATA[
.split:3278 %zext_ln415_222 = zext i1 %and_ln412_222

]]></Node>
<StgValue><ssdm name="zext_ln415_222"/></StgValue>
</operation>

<operation id="4395" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3279 %add_ln415_222 = add i36 %trunc_ln717_220, i36 %zext_ln415_222

]]></Node>
<StgValue><ssdm name="add_ln415_222"/></StgValue>
</operation>

<operation id="4396" st_id="212" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3283 %mul_ln1171_223 = mul i55 %sext_ln1171_223, i55 %zext_ln1171_208_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_223"/></StgValue>
</operation>

<operation id="4397" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="18" op_0_bw="55">
<![CDATA[
.split:3289 %trunc_ln727_223 = trunc i55 %mul_ln1171_223

]]></Node>
<StgValue><ssdm name="trunc_ln727_223"/></StgValue>
</operation>

<operation id="4398" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="55" op_0_bw="20">
<![CDATA[
.split:3297 %sext_ln1171_224 = sext i20 %firstDense_f_V_13_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_224"/></StgValue>
</operation>

<operation id="4399" st_id="212" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3298 %mul_ln1171_224 = mul i55 %sext_ln1171_224, i55 %zext_ln1171_209_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_224"/></StgValue>
</operation>

<operation id="4400" st_id="212" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="20" op_0_bw="4">
<![CDATA[
.split:3311 %firstDense_f_V_13_2_load = load i4 %firstDense_f_V_13_2_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_2_load"/></StgValue>
</operation>

<operation id="4401" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3325 %firstDense_f_V_13_3_addr = getelementptr i20 %firstDense_f_V_13_3, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_3_addr"/></StgValue>
</operation>

<operation id="4402" st_id="212" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="20" op_0_bw="4">
<![CDATA[
.split:3326 %firstDense_f_V_13_3_load = load i4 %firstDense_f_V_13_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_3_load"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="4403" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3284 %shl_ln737_221 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_222, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_221"/></StgValue>
</operation>

<operation id="4404" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3285 %add_ln1245_223 = add i55 %shl_ln737_221, i55 %mul_ln1171_223

]]></Node>
<StgValue><ssdm name="add_ln1245_223"/></StgValue>
</operation>

<operation id="4405" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3286 %trunc_ln717_221 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_223, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_221"/></StgValue>
</operation>

<operation id="4406" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3287 %tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_223, i32 19

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="4407" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3288 %tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_223, i32 18

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="4408" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3290 %icmp_ln727_223 = icmp_ne  i18 %trunc_ln727_223, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_223"/></StgValue>
</operation>

<operation id="4409" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3291 %or_ln412_223 = or i1 %tmp_466, i1 %icmp_ln727_223

]]></Node>
<StgValue><ssdm name="or_ln412_223"/></StgValue>
</operation>

<operation id="4410" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3292 %and_ln412_223 = and i1 %or_ln412_223, i1 %tmp_467

]]></Node>
<StgValue><ssdm name="and_ln412_223"/></StgValue>
</operation>

<operation id="4411" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="36" op_0_bw="1">
<![CDATA[
.split:3293 %zext_ln415_223 = zext i1 %and_ln412_223

]]></Node>
<StgValue><ssdm name="zext_ln415_223"/></StgValue>
</operation>

<operation id="4412" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3294 %add_ln415_223 = add i36 %trunc_ln717_221, i36 %zext_ln415_223

]]></Node>
<StgValue><ssdm name="add_ln415_223"/></StgValue>
</operation>

<operation id="4413" st_id="213" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3298 %mul_ln1171_224 = mul i55 %sext_ln1171_224, i55 %zext_ln1171_209_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_224"/></StgValue>
</operation>

<operation id="4414" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="18" op_0_bw="55">
<![CDATA[
.split:3304 %trunc_ln727_224 = trunc i55 %mul_ln1171_224

]]></Node>
<StgValue><ssdm name="trunc_ln727_224"/></StgValue>
</operation>

<operation id="4415" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="55" op_0_bw="20">
<![CDATA[
.split:3312 %sext_ln1171_225 = sext i20 %firstDense_f_V_13_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_225"/></StgValue>
</operation>

<operation id="4416" st_id="213" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3313 %mul_ln1171_225 = mul i55 %sext_ln1171_225, i55 %zext_ln1171_210_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_225"/></StgValue>
</operation>

<operation id="4417" st_id="213" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="20" op_0_bw="4">
<![CDATA[
.split:3326 %firstDense_f_V_13_3_load = load i4 %firstDense_f_V_13_3_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_3_load"/></StgValue>
</operation>

<operation id="4418" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3340 %firstDense_f_V_13_4_addr = getelementptr i19 %firstDense_f_V_13_4, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_4_addr"/></StgValue>
</operation>

<operation id="4419" st_id="213" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="19" op_0_bw="4">
<![CDATA[
.split:3341 %firstDense_f_V_13_4_load = load i4 %firstDense_f_V_13_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_4_load"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="4420" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3299 %shl_ln737_222 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_223, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_222"/></StgValue>
</operation>

<operation id="4421" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3300 %add_ln1245_224 = add i55 %shl_ln737_222, i55 %mul_ln1171_224

]]></Node>
<StgValue><ssdm name="add_ln1245_224"/></StgValue>
</operation>

<operation id="4422" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3301 %trunc_ln717_222 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_224, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_222"/></StgValue>
</operation>

<operation id="4423" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3302 %tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_224, i32 19

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="4424" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3303 %tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_224, i32 18

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="4425" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3305 %icmp_ln727_224 = icmp_ne  i18 %trunc_ln727_224, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_224"/></StgValue>
</operation>

<operation id="4426" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3306 %or_ln412_224 = or i1 %tmp_468, i1 %icmp_ln727_224

]]></Node>
<StgValue><ssdm name="or_ln412_224"/></StgValue>
</operation>

<operation id="4427" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3307 %and_ln412_224 = and i1 %or_ln412_224, i1 %tmp_469

]]></Node>
<StgValue><ssdm name="and_ln412_224"/></StgValue>
</operation>

<operation id="4428" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="36" op_0_bw="1">
<![CDATA[
.split:3308 %zext_ln415_224 = zext i1 %and_ln412_224

]]></Node>
<StgValue><ssdm name="zext_ln415_224"/></StgValue>
</operation>

<operation id="4429" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3309 %add_ln415_224 = add i36 %trunc_ln717_222, i36 %zext_ln415_224

]]></Node>
<StgValue><ssdm name="add_ln415_224"/></StgValue>
</operation>

<operation id="4430" st_id="214" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3313 %mul_ln1171_225 = mul i55 %sext_ln1171_225, i55 %zext_ln1171_210_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_225"/></StgValue>
</operation>

<operation id="4431" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="18" op_0_bw="55">
<![CDATA[
.split:3319 %trunc_ln727_225 = trunc i55 %mul_ln1171_225

]]></Node>
<StgValue><ssdm name="trunc_ln727_225"/></StgValue>
</operation>

<operation id="4432" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="55" op_0_bw="20">
<![CDATA[
.split:3327 %sext_ln1171_226 = sext i20 %firstDense_f_V_13_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_226"/></StgValue>
</operation>

<operation id="4433" st_id="214" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3328 %mul_ln1171_226 = mul i55 %sext_ln1171_226, i55 %zext_ln1171_211_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_226"/></StgValue>
</operation>

<operation id="4434" st_id="214" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="19" op_0_bw="4">
<![CDATA[
.split:3341 %firstDense_f_V_13_4_load = load i4 %firstDense_f_V_13_4_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_4_load"/></StgValue>
</operation>

<operation id="4435" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3356 %firstDense_f_V_13_5_addr = getelementptr i20 %firstDense_f_V_13_5, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_5_addr"/></StgValue>
</operation>

<operation id="4436" st_id="214" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="20" op_0_bw="4">
<![CDATA[
.split:3357 %firstDense_f_V_13_5_load = load i4 %firstDense_f_V_13_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_5_load"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="4437" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3314 %shl_ln737_223 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_224, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_223"/></StgValue>
</operation>

<operation id="4438" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3315 %add_ln1245_225 = add i55 %shl_ln737_223, i55 %mul_ln1171_225

]]></Node>
<StgValue><ssdm name="add_ln1245_225"/></StgValue>
</operation>

<operation id="4439" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3316 %trunc_ln717_223 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_225, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_223"/></StgValue>
</operation>

<operation id="4440" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3317 %tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_225, i32 19

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="4441" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3318 %tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_225, i32 18

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4442" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3320 %icmp_ln727_225 = icmp_ne  i18 %trunc_ln727_225, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_225"/></StgValue>
</operation>

<operation id="4443" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3321 %or_ln412_225 = or i1 %tmp_470, i1 %icmp_ln727_225

]]></Node>
<StgValue><ssdm name="or_ln412_225"/></StgValue>
</operation>

<operation id="4444" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3322 %and_ln412_225 = and i1 %or_ln412_225, i1 %tmp_471

]]></Node>
<StgValue><ssdm name="and_ln412_225"/></StgValue>
</operation>

<operation id="4445" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="36" op_0_bw="1">
<![CDATA[
.split:3323 %zext_ln415_225 = zext i1 %and_ln412_225

]]></Node>
<StgValue><ssdm name="zext_ln415_225"/></StgValue>
</operation>

<operation id="4446" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3324 %add_ln415_225 = add i36 %trunc_ln717_223, i36 %zext_ln415_225

]]></Node>
<StgValue><ssdm name="add_ln415_225"/></StgValue>
</operation>

<operation id="4447" st_id="215" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3328 %mul_ln1171_226 = mul i55 %sext_ln1171_226, i55 %zext_ln1171_211_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_226"/></StgValue>
</operation>

<operation id="4448" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="18" op_0_bw="55">
<![CDATA[
.split:3334 %trunc_ln727_226 = trunc i55 %mul_ln1171_226

]]></Node>
<StgValue><ssdm name="trunc_ln727_226"/></StgValue>
</operation>

<operation id="4449" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="54" op_0_bw="19">
<![CDATA[
.split:3342 %sext_ln1171_227 = sext i19 %firstDense_f_V_13_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_227"/></StgValue>
</operation>

<operation id="4450" st_id="215" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3343 %mul_ln1171_227 = mul i54 %sext_ln1171_227, i54 %zext_ln1171_212_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_227"/></StgValue>
</operation>

<operation id="4451" st_id="215" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="20" op_0_bw="4">
<![CDATA[
.split:3357 %firstDense_f_V_13_5_load = load i4 %firstDense_f_V_13_5_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_5_load"/></StgValue>
</operation>

<operation id="4452" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3371 %firstDense_f_V_13_6_addr = getelementptr i20 %firstDense_f_V_13_6, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_6_addr"/></StgValue>
</operation>

<operation id="4453" st_id="215" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="20" op_0_bw="4">
<![CDATA[
.split:3372 %firstDense_f_V_13_6_load = load i4 %firstDense_f_V_13_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_6_load"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="4454" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3329 %shl_ln737_224 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_225, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_224"/></StgValue>
</operation>

<operation id="4455" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3330 %add_ln1245_226 = add i55 %shl_ln737_224, i55 %mul_ln1171_226

]]></Node>
<StgValue><ssdm name="add_ln1245_226"/></StgValue>
</operation>

<operation id="4456" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3331 %trunc_ln717_224 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_226, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_224"/></StgValue>
</operation>

<operation id="4457" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3332 %tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_226, i32 19

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="4458" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3333 %tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_226, i32 18

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="4459" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3335 %icmp_ln727_226 = icmp_ne  i18 %trunc_ln727_226, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_226"/></StgValue>
</operation>

<operation id="4460" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3336 %or_ln412_226 = or i1 %tmp_472, i1 %icmp_ln727_226

]]></Node>
<StgValue><ssdm name="or_ln412_226"/></StgValue>
</operation>

<operation id="4461" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3337 %and_ln412_226 = and i1 %or_ln412_226, i1 %tmp_473

]]></Node>
<StgValue><ssdm name="and_ln412_226"/></StgValue>
</operation>

<operation id="4462" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="36" op_0_bw="1">
<![CDATA[
.split:3338 %zext_ln415_226 = zext i1 %and_ln412_226

]]></Node>
<StgValue><ssdm name="zext_ln415_226"/></StgValue>
</operation>

<operation id="4463" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3339 %add_ln415_226 = add i36 %trunc_ln717_224, i36 %zext_ln415_226

]]></Node>
<StgValue><ssdm name="add_ln415_226"/></StgValue>
</operation>

<operation id="4464" st_id="216" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3343 %mul_ln1171_227 = mul i54 %sext_ln1171_227, i54 %zext_ln1171_212_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_227"/></StgValue>
</operation>

<operation id="4465" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="18" op_0_bw="54">
<![CDATA[
.split:3350 %trunc_ln727_227 = trunc i54 %mul_ln1171_227

]]></Node>
<StgValue><ssdm name="trunc_ln727_227"/></StgValue>
</operation>

<operation id="4466" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="55" op_0_bw="20">
<![CDATA[
.split:3358 %sext_ln1171_228 = sext i20 %firstDense_f_V_13_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_228"/></StgValue>
</operation>

<operation id="4467" st_id="216" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3359 %mul_ln1171_228 = mul i55 %sext_ln1171_228, i55 %zext_ln1171_213_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_228"/></StgValue>
</operation>

<operation id="4468" st_id="216" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="20" op_0_bw="4">
<![CDATA[
.split:3372 %firstDense_f_V_13_6_load = load i4 %firstDense_f_V_13_6_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_6_load"/></StgValue>
</operation>

<operation id="4469" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3386 %firstDense_f_V_13_7_addr = getelementptr i19 %firstDense_f_V_13_7, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_7_addr"/></StgValue>
</operation>

<operation id="4470" st_id="216" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="19" op_0_bw="4">
<![CDATA[
.split:3387 %firstDense_f_V_13_7_load = load i4 %firstDense_f_V_13_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_7_load"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="4471" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3344 %shl_ln737_225 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_226, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_225"/></StgValue>
</operation>

<operation id="4472" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="55" op_0_bw="54">
<![CDATA[
.split:3345 %sext_ln1245_155 = sext i54 %mul_ln1171_227

]]></Node>
<StgValue><ssdm name="sext_ln1245_155"/></StgValue>
</operation>

<operation id="4473" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3346 %add_ln1245_227 = add i55 %shl_ln737_225, i55 %sext_ln1245_155

]]></Node>
<StgValue><ssdm name="add_ln1245_227"/></StgValue>
</operation>

<operation id="4474" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3347 %trunc_ln717_225 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_227, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_225"/></StgValue>
</operation>

<operation id="4475" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3348 %tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_227, i32 19

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="4476" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3349 %tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_227, i32 18

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="4477" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3351 %icmp_ln727_227 = icmp_ne  i18 %trunc_ln727_227, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_227"/></StgValue>
</operation>

<operation id="4478" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3352 %or_ln412_227 = or i1 %tmp_474, i1 %icmp_ln727_227

]]></Node>
<StgValue><ssdm name="or_ln412_227"/></StgValue>
</operation>

<operation id="4479" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3353 %and_ln412_227 = and i1 %or_ln412_227, i1 %tmp_475

]]></Node>
<StgValue><ssdm name="and_ln412_227"/></StgValue>
</operation>

<operation id="4480" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="36" op_0_bw="1">
<![CDATA[
.split:3354 %zext_ln415_227 = zext i1 %and_ln412_227

]]></Node>
<StgValue><ssdm name="zext_ln415_227"/></StgValue>
</operation>

<operation id="4481" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3355 %add_ln415_227 = add i36 %trunc_ln717_225, i36 %zext_ln415_227

]]></Node>
<StgValue><ssdm name="add_ln415_227"/></StgValue>
</operation>

<operation id="4482" st_id="217" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3359 %mul_ln1171_228 = mul i55 %sext_ln1171_228, i55 %zext_ln1171_213_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_228"/></StgValue>
</operation>

<operation id="4483" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="18" op_0_bw="55">
<![CDATA[
.split:3365 %trunc_ln727_228 = trunc i55 %mul_ln1171_228

]]></Node>
<StgValue><ssdm name="trunc_ln727_228"/></StgValue>
</operation>

<operation id="4484" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="55" op_0_bw="20">
<![CDATA[
.split:3373 %sext_ln1171_229 = sext i20 %firstDense_f_V_13_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_229"/></StgValue>
</operation>

<operation id="4485" st_id="217" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3374 %mul_ln1171_229 = mul i55 %sext_ln1171_229, i55 %zext_ln1171_214_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_229"/></StgValue>
</operation>

<operation id="4486" st_id="217" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="19" op_0_bw="4">
<![CDATA[
.split:3387 %firstDense_f_V_13_7_load = load i4 %firstDense_f_V_13_7_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_7_load"/></StgValue>
</operation>

<operation id="4487" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3402 %firstDense_f_V_13_8_addr = getelementptr i20 %firstDense_f_V_13_8, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_8_addr"/></StgValue>
</operation>

<operation id="4488" st_id="217" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="20" op_0_bw="4">
<![CDATA[
.split:3403 %firstDense_f_V_13_8_load = load i4 %firstDense_f_V_13_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_8_load"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="4489" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3360 %shl_ln737_226 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_227, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_226"/></StgValue>
</operation>

<operation id="4490" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3361 %add_ln1245_228 = add i55 %shl_ln737_226, i55 %mul_ln1171_228

]]></Node>
<StgValue><ssdm name="add_ln1245_228"/></StgValue>
</operation>

<operation id="4491" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3362 %trunc_ln717_226 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_228, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_226"/></StgValue>
</operation>

<operation id="4492" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3363 %tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_228, i32 19

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="4493" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3364 %tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_228, i32 18

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4494" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3366 %icmp_ln727_228 = icmp_ne  i18 %trunc_ln727_228, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_228"/></StgValue>
</operation>

<operation id="4495" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3367 %or_ln412_228 = or i1 %tmp_476, i1 %icmp_ln727_228

]]></Node>
<StgValue><ssdm name="or_ln412_228"/></StgValue>
</operation>

<operation id="4496" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3368 %and_ln412_228 = and i1 %or_ln412_228, i1 %tmp_477

]]></Node>
<StgValue><ssdm name="and_ln412_228"/></StgValue>
</operation>

<operation id="4497" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="36" op_0_bw="1">
<![CDATA[
.split:3369 %zext_ln415_228 = zext i1 %and_ln412_228

]]></Node>
<StgValue><ssdm name="zext_ln415_228"/></StgValue>
</operation>

<operation id="4498" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3370 %add_ln415_228 = add i36 %trunc_ln717_226, i36 %zext_ln415_228

]]></Node>
<StgValue><ssdm name="add_ln415_228"/></StgValue>
</operation>

<operation id="4499" st_id="218" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3374 %mul_ln1171_229 = mul i55 %sext_ln1171_229, i55 %zext_ln1171_214_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_229"/></StgValue>
</operation>

<operation id="4500" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="18" op_0_bw="55">
<![CDATA[
.split:3380 %trunc_ln727_229 = trunc i55 %mul_ln1171_229

]]></Node>
<StgValue><ssdm name="trunc_ln727_229"/></StgValue>
</operation>

<operation id="4501" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="54" op_0_bw="19">
<![CDATA[
.split:3388 %sext_ln1171_230 = sext i19 %firstDense_f_V_13_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_230"/></StgValue>
</operation>

<operation id="4502" st_id="218" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3389 %mul_ln1171_230 = mul i54 %sext_ln1171_230, i54 %zext_ln1171_215_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_230"/></StgValue>
</operation>

<operation id="4503" st_id="218" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="20" op_0_bw="4">
<![CDATA[
.split:3403 %firstDense_f_V_13_8_load = load i4 %firstDense_f_V_13_8_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_8_load"/></StgValue>
</operation>

<operation id="4504" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3417 %firstDense_f_V_13_9_addr = getelementptr i19 %firstDense_f_V_13_9, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_9_addr"/></StgValue>
</operation>

<operation id="4505" st_id="218" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="19" op_0_bw="4">
<![CDATA[
.split:3418 %firstDense_f_V_13_9_load = load i4 %firstDense_f_V_13_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_9_load"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="4506" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3375 %shl_ln737_227 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_228, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_227"/></StgValue>
</operation>

<operation id="4507" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3376 %add_ln1245_229 = add i55 %shl_ln737_227, i55 %mul_ln1171_229

]]></Node>
<StgValue><ssdm name="add_ln1245_229"/></StgValue>
</operation>

<operation id="4508" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3377 %trunc_ln717_227 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_229, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_227"/></StgValue>
</operation>

<operation id="4509" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3378 %tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_229, i32 19

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4510" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3379 %tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_229, i32 18

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="4511" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3381 %icmp_ln727_229 = icmp_ne  i18 %trunc_ln727_229, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_229"/></StgValue>
</operation>

<operation id="4512" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3382 %or_ln412_229 = or i1 %tmp_478, i1 %icmp_ln727_229

]]></Node>
<StgValue><ssdm name="or_ln412_229"/></StgValue>
</operation>

<operation id="4513" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3383 %and_ln412_229 = and i1 %or_ln412_229, i1 %tmp_479

]]></Node>
<StgValue><ssdm name="and_ln412_229"/></StgValue>
</operation>

<operation id="4514" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="36" op_0_bw="1">
<![CDATA[
.split:3384 %zext_ln415_229 = zext i1 %and_ln412_229

]]></Node>
<StgValue><ssdm name="zext_ln415_229"/></StgValue>
</operation>

<operation id="4515" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3385 %add_ln415_229 = add i36 %trunc_ln717_227, i36 %zext_ln415_229

]]></Node>
<StgValue><ssdm name="add_ln415_229"/></StgValue>
</operation>

<operation id="4516" st_id="219" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3389 %mul_ln1171_230 = mul i54 %sext_ln1171_230, i54 %zext_ln1171_215_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_230"/></StgValue>
</operation>

<operation id="4517" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="18" op_0_bw="54">
<![CDATA[
.split:3396 %trunc_ln727_230 = trunc i54 %mul_ln1171_230

]]></Node>
<StgValue><ssdm name="trunc_ln727_230"/></StgValue>
</operation>

<operation id="4518" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="55" op_0_bw="20">
<![CDATA[
.split:3404 %sext_ln1171_231 = sext i20 %firstDense_f_V_13_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_231"/></StgValue>
</operation>

<operation id="4519" st_id="219" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3405 %mul_ln1171_231 = mul i55 %sext_ln1171_231, i55 %zext_ln1171_216_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_231"/></StgValue>
</operation>

<operation id="4520" st_id="219" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="19" op_0_bw="4">
<![CDATA[
.split:3418 %firstDense_f_V_13_9_load = load i4 %firstDense_f_V_13_9_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_9_load"/></StgValue>
</operation>

<operation id="4521" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3433 %firstDense_f_V_13_10_addr = getelementptr i19 %firstDense_f_V_13_10, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_10_addr"/></StgValue>
</operation>

<operation id="4522" st_id="219" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="19" op_0_bw="4">
<![CDATA[
.split:3434 %firstDense_f_V_13_10_load = load i4 %firstDense_f_V_13_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_10_load"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="4523" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3390 %shl_ln737_228 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_229, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_228"/></StgValue>
</operation>

<operation id="4524" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="55" op_0_bw="54">
<![CDATA[
.split:3391 %sext_ln1245_156 = sext i54 %mul_ln1171_230

]]></Node>
<StgValue><ssdm name="sext_ln1245_156"/></StgValue>
</operation>

<operation id="4525" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3392 %add_ln1245_230 = add i55 %shl_ln737_228, i55 %sext_ln1245_156

]]></Node>
<StgValue><ssdm name="add_ln1245_230"/></StgValue>
</operation>

<operation id="4526" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3393 %trunc_ln717_228 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_230, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_228"/></StgValue>
</operation>

<operation id="4527" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3394 %tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_230, i32 19

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="4528" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3395 %tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_230, i32 18

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="4529" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3397 %icmp_ln727_230 = icmp_ne  i18 %trunc_ln727_230, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_230"/></StgValue>
</operation>

<operation id="4530" st_id="220" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3398 %or_ln412_230 = or i1 %tmp_480, i1 %icmp_ln727_230

]]></Node>
<StgValue><ssdm name="or_ln412_230"/></StgValue>
</operation>

<operation id="4531" st_id="220" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3399 %and_ln412_230 = and i1 %or_ln412_230, i1 %tmp_481

]]></Node>
<StgValue><ssdm name="and_ln412_230"/></StgValue>
</operation>

<operation id="4532" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="36" op_0_bw="1">
<![CDATA[
.split:3400 %zext_ln415_230 = zext i1 %and_ln412_230

]]></Node>
<StgValue><ssdm name="zext_ln415_230"/></StgValue>
</operation>

<operation id="4533" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3401 %add_ln415_230 = add i36 %trunc_ln717_228, i36 %zext_ln415_230

]]></Node>
<StgValue><ssdm name="add_ln415_230"/></StgValue>
</operation>

<operation id="4534" st_id="220" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3405 %mul_ln1171_231 = mul i55 %sext_ln1171_231, i55 %zext_ln1171_216_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_231"/></StgValue>
</operation>

<operation id="4535" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="18" op_0_bw="55">
<![CDATA[
.split:3411 %trunc_ln727_231 = trunc i55 %mul_ln1171_231

]]></Node>
<StgValue><ssdm name="trunc_ln727_231"/></StgValue>
</operation>

<operation id="4536" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="54" op_0_bw="19">
<![CDATA[
.split:3419 %sext_ln1171_232 = sext i19 %firstDense_f_V_13_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_232"/></StgValue>
</operation>

<operation id="4537" st_id="220" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3420 %mul_ln1171_232 = mul i54 %sext_ln1171_232, i54 %zext_ln1171_217_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_232"/></StgValue>
</operation>

<operation id="4538" st_id="220" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="19" op_0_bw="4">
<![CDATA[
.split:3434 %firstDense_f_V_13_10_load = load i4 %firstDense_f_V_13_10_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_10_load"/></StgValue>
</operation>

<operation id="4539" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3449 %firstDense_f_V_13_11_addr = getelementptr i19 %firstDense_f_V_13_11, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_11_addr"/></StgValue>
</operation>

<operation id="4540" st_id="220" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="19" op_0_bw="4">
<![CDATA[
.split:3450 %firstDense_f_V_13_11_load = load i4 %firstDense_f_V_13_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_11_load"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="4541" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3406 %shl_ln737_229 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_230, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_229"/></StgValue>
</operation>

<operation id="4542" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3407 %add_ln1245_231 = add i55 %shl_ln737_229, i55 %mul_ln1171_231

]]></Node>
<StgValue><ssdm name="add_ln1245_231"/></StgValue>
</operation>

<operation id="4543" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3408 %trunc_ln717_229 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_231, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_229"/></StgValue>
</operation>

<operation id="4544" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3409 %tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_231, i32 19

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4545" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3410 %tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_231, i32 18

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4546" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3412 %icmp_ln727_231 = icmp_ne  i18 %trunc_ln727_231, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_231"/></StgValue>
</operation>

<operation id="4547" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3413 %or_ln412_231 = or i1 %tmp_482, i1 %icmp_ln727_231

]]></Node>
<StgValue><ssdm name="or_ln412_231"/></StgValue>
</operation>

<operation id="4548" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3414 %and_ln412_231 = and i1 %or_ln412_231, i1 %tmp_483

]]></Node>
<StgValue><ssdm name="and_ln412_231"/></StgValue>
</operation>

<operation id="4549" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="36" op_0_bw="1">
<![CDATA[
.split:3415 %zext_ln415_231 = zext i1 %and_ln412_231

]]></Node>
<StgValue><ssdm name="zext_ln415_231"/></StgValue>
</operation>

<operation id="4550" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3416 %add_ln415_231 = add i36 %trunc_ln717_229, i36 %zext_ln415_231

]]></Node>
<StgValue><ssdm name="add_ln415_231"/></StgValue>
</operation>

<operation id="4551" st_id="221" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3420 %mul_ln1171_232 = mul i54 %sext_ln1171_232, i54 %zext_ln1171_217_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_232"/></StgValue>
</operation>

<operation id="4552" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="18" op_0_bw="54">
<![CDATA[
.split:3427 %trunc_ln727_232 = trunc i54 %mul_ln1171_232

]]></Node>
<StgValue><ssdm name="trunc_ln727_232"/></StgValue>
</operation>

<operation id="4553" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="54" op_0_bw="19">
<![CDATA[
.split:3435 %sext_ln1171_233 = sext i19 %firstDense_f_V_13_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_233"/></StgValue>
</operation>

<operation id="4554" st_id="221" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3436 %mul_ln1171_233 = mul i54 %sext_ln1171_233, i54 %zext_ln1171_218_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_233"/></StgValue>
</operation>

<operation id="4555" st_id="221" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="19" op_0_bw="4">
<![CDATA[
.split:3450 %firstDense_f_V_13_11_load = load i4 %firstDense_f_V_13_11_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_11_load"/></StgValue>
</operation>

<operation id="4556" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3465 %firstDense_f_V_13_12_addr = getelementptr i20 %firstDense_f_V_13_12, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_12_addr"/></StgValue>
</operation>

<operation id="4557" st_id="221" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="20" op_0_bw="4">
<![CDATA[
.split:3466 %firstDense_f_V_13_12_load = load i4 %firstDense_f_V_13_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_12_load"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="4558" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3421 %shl_ln737_230 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_231, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_230"/></StgValue>
</operation>

<operation id="4559" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="55" op_0_bw="54">
<![CDATA[
.split:3422 %sext_ln1245_157 = sext i54 %mul_ln1171_232

]]></Node>
<StgValue><ssdm name="sext_ln1245_157"/></StgValue>
</operation>

<operation id="4560" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3423 %add_ln1245_232 = add i55 %shl_ln737_230, i55 %sext_ln1245_157

]]></Node>
<StgValue><ssdm name="add_ln1245_232"/></StgValue>
</operation>

<operation id="4561" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3424 %trunc_ln717_230 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_232, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_230"/></StgValue>
</operation>

<operation id="4562" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3425 %tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_232, i32 19

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="4563" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3426 %tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_232, i32 18

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4564" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3428 %icmp_ln727_232 = icmp_ne  i18 %trunc_ln727_232, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_232"/></StgValue>
</operation>

<operation id="4565" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3429 %or_ln412_232 = or i1 %tmp_484, i1 %icmp_ln727_232

]]></Node>
<StgValue><ssdm name="or_ln412_232"/></StgValue>
</operation>

<operation id="4566" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3430 %and_ln412_232 = and i1 %or_ln412_232, i1 %tmp_485

]]></Node>
<StgValue><ssdm name="and_ln412_232"/></StgValue>
</operation>

<operation id="4567" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="36" op_0_bw="1">
<![CDATA[
.split:3431 %zext_ln415_232 = zext i1 %and_ln412_232

]]></Node>
<StgValue><ssdm name="zext_ln415_232"/></StgValue>
</operation>

<operation id="4568" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3432 %add_ln415_232 = add i36 %trunc_ln717_230, i36 %zext_ln415_232

]]></Node>
<StgValue><ssdm name="add_ln415_232"/></StgValue>
</operation>

<operation id="4569" st_id="222" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3436 %mul_ln1171_233 = mul i54 %sext_ln1171_233, i54 %zext_ln1171_218_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_233"/></StgValue>
</operation>

<operation id="4570" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="18" op_0_bw="54">
<![CDATA[
.split:3443 %trunc_ln727_233 = trunc i54 %mul_ln1171_233

]]></Node>
<StgValue><ssdm name="trunc_ln727_233"/></StgValue>
</operation>

<operation id="4571" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="54" op_0_bw="19">
<![CDATA[
.split:3451 %sext_ln1171_234 = sext i19 %firstDense_f_V_13_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_234"/></StgValue>
</operation>

<operation id="4572" st_id="222" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3452 %mul_ln1171_234 = mul i54 %sext_ln1171_234, i54 %zext_ln1171_219_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_234"/></StgValue>
</operation>

<operation id="4573" st_id="222" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="20" op_0_bw="4">
<![CDATA[
.split:3466 %firstDense_f_V_13_12_load = load i4 %firstDense_f_V_13_12_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_12_load"/></StgValue>
</operation>

<operation id="4574" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3480 %firstDense_f_V_13_13_addr = getelementptr i19 %firstDense_f_V_13_13, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_13_addr"/></StgValue>
</operation>

<operation id="4575" st_id="222" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="19" op_0_bw="4">
<![CDATA[
.split:3481 %firstDense_f_V_13_13_load = load i4 %firstDense_f_V_13_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_13_load"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="4576" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3437 %shl_ln737_231 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_232, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_231"/></StgValue>
</operation>

<operation id="4577" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="55" op_0_bw="54">
<![CDATA[
.split:3438 %sext_ln1245_158 = sext i54 %mul_ln1171_233

]]></Node>
<StgValue><ssdm name="sext_ln1245_158"/></StgValue>
</operation>

<operation id="4578" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3439 %add_ln1245_233 = add i55 %shl_ln737_231, i55 %sext_ln1245_158

]]></Node>
<StgValue><ssdm name="add_ln1245_233"/></StgValue>
</operation>

<operation id="4579" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3440 %trunc_ln717_231 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_233, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_231"/></StgValue>
</operation>

<operation id="4580" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3441 %tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_233, i32 19

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="4581" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3442 %tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_233, i32 18

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="4582" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3444 %icmp_ln727_233 = icmp_ne  i18 %trunc_ln727_233, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_233"/></StgValue>
</operation>

<operation id="4583" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3445 %or_ln412_233 = or i1 %tmp_486, i1 %icmp_ln727_233

]]></Node>
<StgValue><ssdm name="or_ln412_233"/></StgValue>
</operation>

<operation id="4584" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3446 %and_ln412_233 = and i1 %or_ln412_233, i1 %tmp_487

]]></Node>
<StgValue><ssdm name="and_ln412_233"/></StgValue>
</operation>

<operation id="4585" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="36" op_0_bw="1">
<![CDATA[
.split:3447 %zext_ln415_233 = zext i1 %and_ln412_233

]]></Node>
<StgValue><ssdm name="zext_ln415_233"/></StgValue>
</operation>

<operation id="4586" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3448 %add_ln415_233 = add i36 %trunc_ln717_231, i36 %zext_ln415_233

]]></Node>
<StgValue><ssdm name="add_ln415_233"/></StgValue>
</operation>

<operation id="4587" st_id="223" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3452 %mul_ln1171_234 = mul i54 %sext_ln1171_234, i54 %zext_ln1171_219_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_234"/></StgValue>
</operation>

<operation id="4588" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="18" op_0_bw="54">
<![CDATA[
.split:3459 %trunc_ln727_234 = trunc i54 %mul_ln1171_234

]]></Node>
<StgValue><ssdm name="trunc_ln727_234"/></StgValue>
</operation>

<operation id="4589" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="55" op_0_bw="20">
<![CDATA[
.split:3467 %sext_ln1171_235 = sext i20 %firstDense_f_V_13_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_235"/></StgValue>
</operation>

<operation id="4590" st_id="223" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3468 %mul_ln1171_235 = mul i55 %sext_ln1171_235, i55 %zext_ln1171_220_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_235"/></StgValue>
</operation>

<operation id="4591" st_id="223" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="19" op_0_bw="4">
<![CDATA[
.split:3481 %firstDense_f_V_13_13_load = load i4 %firstDense_f_V_13_13_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_13_load"/></StgValue>
</operation>

<operation id="4592" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3496 %firstDense_f_V_13_14_addr = getelementptr i20 %firstDense_f_V_13_14, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_14_addr"/></StgValue>
</operation>

<operation id="4593" st_id="223" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="20" op_0_bw="4">
<![CDATA[
.split:3497 %firstDense_f_V_13_14_load = load i4 %firstDense_f_V_13_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_14_load"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="4594" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3453 %shl_ln737_232 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_233, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_232"/></StgValue>
</operation>

<operation id="4595" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="55" op_0_bw="54">
<![CDATA[
.split:3454 %sext_ln1245_159 = sext i54 %mul_ln1171_234

]]></Node>
<StgValue><ssdm name="sext_ln1245_159"/></StgValue>
</operation>

<operation id="4596" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3455 %add_ln1245_234 = add i55 %shl_ln737_232, i55 %sext_ln1245_159

]]></Node>
<StgValue><ssdm name="add_ln1245_234"/></StgValue>
</operation>

<operation id="4597" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3456 %trunc_ln717_232 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_234, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_232"/></StgValue>
</operation>

<operation id="4598" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3457 %tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_234, i32 19

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="4599" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3458 %tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_234, i32 18

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="4600" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3460 %icmp_ln727_234 = icmp_ne  i18 %trunc_ln727_234, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_234"/></StgValue>
</operation>

<operation id="4601" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3461 %or_ln412_234 = or i1 %tmp_488, i1 %icmp_ln727_234

]]></Node>
<StgValue><ssdm name="or_ln412_234"/></StgValue>
</operation>

<operation id="4602" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3462 %and_ln412_234 = and i1 %or_ln412_234, i1 %tmp_489

]]></Node>
<StgValue><ssdm name="and_ln412_234"/></StgValue>
</operation>

<operation id="4603" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="36" op_0_bw="1">
<![CDATA[
.split:3463 %zext_ln415_234 = zext i1 %and_ln412_234

]]></Node>
<StgValue><ssdm name="zext_ln415_234"/></StgValue>
</operation>

<operation id="4604" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3464 %add_ln415_234 = add i36 %trunc_ln717_232, i36 %zext_ln415_234

]]></Node>
<StgValue><ssdm name="add_ln415_234"/></StgValue>
</operation>

<operation id="4605" st_id="224" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3468 %mul_ln1171_235 = mul i55 %sext_ln1171_235, i55 %zext_ln1171_220_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_235"/></StgValue>
</operation>

<operation id="4606" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="18" op_0_bw="55">
<![CDATA[
.split:3474 %trunc_ln727_235 = trunc i55 %mul_ln1171_235

]]></Node>
<StgValue><ssdm name="trunc_ln727_235"/></StgValue>
</operation>

<operation id="4607" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="54" op_0_bw="19">
<![CDATA[
.split:3482 %sext_ln1171_236 = sext i19 %firstDense_f_V_13_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_236"/></StgValue>
</operation>

<operation id="4608" st_id="224" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3483 %mul_ln1171_236 = mul i54 %sext_ln1171_236, i54 %zext_ln1171_221_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_236"/></StgValue>
</operation>

<operation id="4609" st_id="224" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="20" op_0_bw="4">
<![CDATA[
.split:3497 %firstDense_f_V_13_14_load = load i4 %firstDense_f_V_13_14_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_14_load"/></StgValue>
</operation>

<operation id="4610" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3511 %firstDense_f_V_13_15_addr = getelementptr i19 %firstDense_f_V_13_15, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_15_addr"/></StgValue>
</operation>

<operation id="4611" st_id="224" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="19" op_0_bw="4">
<![CDATA[
.split:3512 %firstDense_f_V_13_15_load = load i4 %firstDense_f_V_13_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_15_load"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="4612" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3469 %shl_ln737_233 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_234, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_233"/></StgValue>
</operation>

<operation id="4613" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3470 %add_ln1245_235 = add i55 %shl_ln737_233, i55 %mul_ln1171_235

]]></Node>
<StgValue><ssdm name="add_ln1245_235"/></StgValue>
</operation>

<operation id="4614" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3471 %trunc_ln717_233 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_235, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_233"/></StgValue>
</operation>

<operation id="4615" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3472 %tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_235, i32 19

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4616" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3473 %tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_235, i32 18

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4617" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3475 %icmp_ln727_235 = icmp_ne  i18 %trunc_ln727_235, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_235"/></StgValue>
</operation>

<operation id="4618" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3476 %or_ln412_235 = or i1 %tmp_490, i1 %icmp_ln727_235

]]></Node>
<StgValue><ssdm name="or_ln412_235"/></StgValue>
</operation>

<operation id="4619" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3477 %and_ln412_235 = and i1 %or_ln412_235, i1 %tmp_491

]]></Node>
<StgValue><ssdm name="and_ln412_235"/></StgValue>
</operation>

<operation id="4620" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="36" op_0_bw="1">
<![CDATA[
.split:3478 %zext_ln415_235 = zext i1 %and_ln412_235

]]></Node>
<StgValue><ssdm name="zext_ln415_235"/></StgValue>
</operation>

<operation id="4621" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3479 %add_ln415_235 = add i36 %trunc_ln717_233, i36 %zext_ln415_235

]]></Node>
<StgValue><ssdm name="add_ln415_235"/></StgValue>
</operation>

<operation id="4622" st_id="225" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3483 %mul_ln1171_236 = mul i54 %sext_ln1171_236, i54 %zext_ln1171_221_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_236"/></StgValue>
</operation>

<operation id="4623" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="18" op_0_bw="54">
<![CDATA[
.split:3490 %trunc_ln727_236 = trunc i54 %mul_ln1171_236

]]></Node>
<StgValue><ssdm name="trunc_ln727_236"/></StgValue>
</operation>

<operation id="4624" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="55" op_0_bw="20">
<![CDATA[
.split:3498 %sext_ln1171_237 = sext i20 %firstDense_f_V_13_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_237"/></StgValue>
</operation>

<operation id="4625" st_id="225" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3499 %mul_ln1171_237 = mul i55 %sext_ln1171_237, i55 %zext_ln1171_222_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_237"/></StgValue>
</operation>

<operation id="4626" st_id="225" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="19" op_0_bw="4">
<![CDATA[
.split:3512 %firstDense_f_V_13_15_load = load i4 %firstDense_f_V_13_15_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_13_15_load"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="4627" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3484 %shl_ln737_234 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_235, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_234"/></StgValue>
</operation>

<operation id="4628" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="55" op_0_bw="54">
<![CDATA[
.split:3485 %sext_ln1245_160 = sext i54 %mul_ln1171_236

]]></Node>
<StgValue><ssdm name="sext_ln1245_160"/></StgValue>
</operation>

<operation id="4629" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3486 %add_ln1245_236 = add i55 %shl_ln737_234, i55 %sext_ln1245_160

]]></Node>
<StgValue><ssdm name="add_ln1245_236"/></StgValue>
</operation>

<operation id="4630" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3487 %trunc_ln717_234 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_236, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_234"/></StgValue>
</operation>

<operation id="4631" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3488 %tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_236, i32 19

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4632" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3489 %tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_236, i32 18

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="4633" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3491 %icmp_ln727_236 = icmp_ne  i18 %trunc_ln727_236, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_236"/></StgValue>
</operation>

<operation id="4634" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3492 %or_ln412_236 = or i1 %tmp_492, i1 %icmp_ln727_236

]]></Node>
<StgValue><ssdm name="or_ln412_236"/></StgValue>
</operation>

<operation id="4635" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3493 %and_ln412_236 = and i1 %or_ln412_236, i1 %tmp_493

]]></Node>
<StgValue><ssdm name="and_ln412_236"/></StgValue>
</operation>

<operation id="4636" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="36" op_0_bw="1">
<![CDATA[
.split:3494 %zext_ln415_236 = zext i1 %and_ln412_236

]]></Node>
<StgValue><ssdm name="zext_ln415_236"/></StgValue>
</operation>

<operation id="4637" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3495 %add_ln415_236 = add i36 %trunc_ln717_234, i36 %zext_ln415_236

]]></Node>
<StgValue><ssdm name="add_ln415_236"/></StgValue>
</operation>

<operation id="4638" st_id="226" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3499 %mul_ln1171_237 = mul i55 %sext_ln1171_237, i55 %zext_ln1171_222_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_237"/></StgValue>
</operation>

<operation id="4639" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="18" op_0_bw="55">
<![CDATA[
.split:3505 %trunc_ln727_237 = trunc i55 %mul_ln1171_237

]]></Node>
<StgValue><ssdm name="trunc_ln727_237"/></StgValue>
</operation>

<operation id="4640" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="54" op_0_bw="19">
<![CDATA[
.split:3513 %sext_ln1171_238 = sext i19 %firstDense_f_V_13_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_238"/></StgValue>
</operation>

<operation id="4641" st_id="226" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3514 %mul_ln1171_238 = mul i54 %sext_ln1171_238, i54 %zext_ln1171_223_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_238"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="4642" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3500 %shl_ln737_235 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_236, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_235"/></StgValue>
</operation>

<operation id="4643" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3501 %add_ln1245_237 = add i55 %shl_ln737_235, i55 %mul_ln1171_237

]]></Node>
<StgValue><ssdm name="add_ln1245_237"/></StgValue>
</operation>

<operation id="4644" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3502 %trunc_ln717_235 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_237, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_235"/></StgValue>
</operation>

<operation id="4645" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3503 %tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_237, i32 19

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4646" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3504 %tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_237, i32 18

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="4647" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3506 %icmp_ln727_237 = icmp_ne  i18 %trunc_ln727_237, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_237"/></StgValue>
</operation>

<operation id="4648" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3507 %or_ln412_237 = or i1 %tmp_494, i1 %icmp_ln727_237

]]></Node>
<StgValue><ssdm name="or_ln412_237"/></StgValue>
</operation>

<operation id="4649" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3508 %and_ln412_237 = and i1 %or_ln412_237, i1 %tmp_495

]]></Node>
<StgValue><ssdm name="and_ln412_237"/></StgValue>
</operation>

<operation id="4650" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="36" op_0_bw="1">
<![CDATA[
.split:3509 %zext_ln415_237 = zext i1 %and_ln412_237

]]></Node>
<StgValue><ssdm name="zext_ln415_237"/></StgValue>
</operation>

<operation id="4651" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3510 %add_ln415_237 = add i36 %trunc_ln717_235, i36 %zext_ln415_237

]]></Node>
<StgValue><ssdm name="add_ln415_237"/></StgValue>
</operation>

<operation id="4652" st_id="227" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:3514 %mul_ln1171_238 = mul i54 %sext_ln1171_238, i54 %zext_ln1171_223_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_238"/></StgValue>
</operation>

<operation id="4653" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="18" op_0_bw="54">
<![CDATA[
.split:3521 %trunc_ln727_238 = trunc i54 %mul_ln1171_238

]]></Node>
<StgValue><ssdm name="trunc_ln727_238"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="4654" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split:3515 %shl_ln737_236 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_237, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_236"/></StgValue>
</operation>

<operation id="4655" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="55" op_0_bw="54">
<![CDATA[
.split:3516 %sext_ln1245_161 = sext i54 %mul_ln1171_238

]]></Node>
<StgValue><ssdm name="sext_ln1245_161"/></StgValue>
</operation>

<operation id="4656" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:3517 %add_ln1245_238 = add i55 %shl_ln737_236, i55 %sext_ln1245_161

]]></Node>
<StgValue><ssdm name="add_ln1245_238"/></StgValue>
</operation>

<operation id="4657" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3518 %trunc_ln717_236 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_238, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_236"/></StgValue>
</operation>

<operation id="4658" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:3519 %tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_238, i32 19

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4659" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split:3520 %tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln1171_238, i32 18

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4660" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:3522 %icmp_ln727_238 = icmp_ne  i18 %trunc_ln727_238, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_238"/></StgValue>
</operation>

<operation id="4661" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3523 %or_ln412_238 = or i1 %tmp_496, i1 %icmp_ln727_238

]]></Node>
<StgValue><ssdm name="or_ln412_238"/></StgValue>
</operation>

<operation id="4662" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3524 %and_ln412_238 = and i1 %or_ln412_238, i1 %tmp_497

]]></Node>
<StgValue><ssdm name="and_ln412_238"/></StgValue>
</operation>

<operation id="4663" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="36" op_0_bw="1">
<![CDATA[
.split:3525 %zext_ln415_238 = zext i1 %and_ln412_238

]]></Node>
<StgValue><ssdm name="zext_ln415_238"/></StgValue>
</operation>

<operation id="4664" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="35" op_0_bw="1">
<![CDATA[
.split:3526 %zext_ln415_239 = zext i1 %and_ln412_238

]]></Node>
<StgValue><ssdm name="zext_ln415_239"/></StgValue>
</operation>

<operation id="4665" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="35" op_0_bw="35" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3527 %trunc_ln1 = partselect i35 @_ssdm_op_PartSelect.i35.i55.i32.i32, i55 %add_ln1245_238, i32 19, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="4666" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:3528 %add_ln415_238 = add i36 %trunc_ln717_236, i36 %zext_ln415_238

]]></Node>
<StgValue><ssdm name="add_ln415_238"/></StgValue>
</operation>

<operation id="4667" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split:3529 %add_ln1548 = add i35 %trunc_ln1, i35 %zext_ln415_239

]]></Node>
<StgValue><ssdm name="add_ln1548"/></StgValue>
</operation>

<operation id="4668" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
.split:3530 %tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln415_238, i32 35

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4674" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="4669" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln279 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln279"/></StgValue>
</operation>

<operation id="4670" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split:3531 %num_V_1 = select i1 %tmp_498, i35 0, i35 %add_ln1548

]]></Node>
<StgValue><ssdm name="num_V_1"/></StgValue>
</operation>

<operation id="4671" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3532 %out_0_addr = getelementptr i35 %out_0, i64 0, i64 %d_cast

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="4672" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.split:3533 %store_ln298 = store i35 %num_V_1, i4 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="4673" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0">
<![CDATA[
.split:3535 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
