# VHDL-Project

**Team members**
- Lukáš Gergel
- Šimon Brzobohatý
- Jan Jakoubek

**Theoretical description and explanation**

Topic 4: PWM-Based Tone Generator

Description: Develop a tone generator using PWM on the audio jack connector of the Nexys A7 FPGA board to produce simple musical tones or melodies. Users will be able to adjust parameters such as frequency and duration using buttons or switches. LEDs will offer visual indication of the currently generated tone.

**Hardware description of demo application**


![440782129_740598841569905_8780274180923476263_n](https://github.com/246816/VHDL-Project/assets/168731152/9fd17e1c-b194-40a5-99d5-e58ca24a343f)

**Software description**

- **Component(s) simulation**

**Instructions**

**References**
