{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 3200.0000"
  ],
  "cts__clock__skew__hold": 910.496,
  "cts__clock__skew__hold__post_repair": 903.994,
  "cts__clock__skew__hold__pre_repair": 903.994,
  "cts__clock__skew__setup": 910.49,
  "cts__clock__skew__setup__post_repair": 903.988,
  "cts__clock__skew__setup__pre_repair": 903.988,
  "cts__design__core__area": 30384.5,
  "cts__design__core__area__post_repair": 30384.5,
  "cts__design__core__area__pre_repair": 30384.5,
  "cts__design__die__area": 32000.6,
  "cts__design__die__area__post_repair": 32000.6,
  "cts__design__die__area__pre_repair": 32000.6,
  "cts__design__instance__area": 14381.5,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 12982.2,
  "cts__design__instance__area__pre_repair": 12982.2,
  "cts__design__instance__area__stdcell": 14381.5,
  "cts__design__instance__area__stdcell__post_repair": 12982.2,
  "cts__design__instance__area__stdcell__pre_repair": 12982.2,
  "cts__design__instance__count": 17596,
  "cts__design__instance__count__hold_buffer": 827.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15865,
  "cts__design__instance__count__pre_repair": 15865,
  "cts__design__instance__count__setup_buffer": 904.0,
  "cts__design__instance__count__stdcell": 17596,
  "cts__design__instance__count__stdcell__post_repair": 15865,
  "cts__design__instance__count__stdcell__pre_repair": 15865,
  "cts__design__instance__displacement__max": 11.664,
  "cts__design__instance__displacement__mean": 0.308,
  "cts__design__instance__displacement__total": 5724.61,
  "cts__design__instance__utilization": 0.473316,
  "cts__design__instance__utilization__post_repair": 0.427265,
  "cts__design__instance__utilization__pre_repair": 0.427265,
  "cts__design__instance__utilization__stdcell": 0.473316,
  "cts__design__instance__utilization__stdcell__post_repair": 0.427265,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.427265,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 195760,
  "cts__timing__drv__hold_violation_count": 13,
  "cts__timing__drv__hold_violation_count__post_repair": 1473,
  "cts__timing__drv__hold_violation_count__pre_repair": 1473,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.947881,
  "cts__timing__drv__max_cap_limit__post_repair": 0.944931,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.944931,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.390742,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0662054,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0662054,
  "cts__timing__drv__setup_violation_count": 1674,
  "cts__timing__drv__setup_violation_count__post_repair": 1890,
  "cts__timing__drv__setup_violation_count__pre_repair": 1890,
  "cts__timing__setup__tns": -1355590.0,
  "cts__timing__setup__tns__post_repair": -4578420.0,
  "cts__timing__setup__tns__pre_repair": -4578420.0,
  "cts__timing__setup__ws": -1190.75,
  "cts__timing__setup__ws__post_repair": -3522.43,
  "cts__timing__setup__ws__pre_repair": -3522.43,
  "detailedplace__cpu__total": 12.13,
  "detailedplace__design__core__area": 30384.5,
  "detailedplace__design__die__area": 32000.6,
  "detailedplace__design__instance__area": 12852.4,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 12852.4,
  "detailedplace__design__instance__count": 15653,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15653,
  "detailedplace__design__instance__displacement__max": 14.3055,
  "detailedplace__design__instance__displacement__mean": 0.85,
  "detailedplace__design__instance__displacement__total": 14130.7,
  "detailedplace__design__instance__utilization": 0.422993,
  "detailedplace__design__instance__utilization__stdcell": 0.422993,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 365540.0,
  "detailedplace__route__wirelength__estimated": 159198,
  "detailedplace__runtime__total": "0:12.38",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.944931,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0651875,
  "detailedplace__timing__drv__setup_violation_count": 1882,
  "detailedplace__timing__setup__tns": -3575380.0,
  "detailedplace__timing__setup__ws": -2670.14,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 20028,
  "detailedroute__route__drc_errors__iter:10": 1,
  "detailedroute__route__drc_errors__iter:11": 0,
  "detailedroute__route__drc_errors__iter:2": 4524,
  "detailedroute__route__drc_errors__iter:3": 4413,
  "detailedroute__route__drc_errors__iter:4": 622,
  "detailedroute__route__drc_errors__iter:5": 103,
  "detailedroute__route__drc_errors__iter:6": 42,
  "detailedroute__route__drc_errors__iter:7": 12,
  "detailedroute__route__drc_errors__iter:8": 2,
  "detailedroute__route__drc_errors__iter:9": 1,
  "detailedroute__route__net": 17755,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 176436,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 176436,
  "detailedroute__route__wirelength": 257228,
  "detailedroute__route__wirelength__iter:1": 258017,
  "detailedroute__route__wirelength__iter:10": 257225,
  "detailedroute__route__wirelength__iter:11": 257228,
  "detailedroute__route__wirelength__iter:2": 258080,
  "detailedroute__route__wirelength__iter:3": 257530,
  "detailedroute__route__wirelength__iter:4": 257396,
  "detailedroute__route__wirelength__iter:5": 257285,
  "detailedroute__route__wirelength__iter:6": 257245,
  "detailedroute__route__wirelength__iter:7": 257217,
  "detailedroute__route__wirelength__iter:8": 257222,
  "detailedroute__route__wirelength__iter:9": 257224,
  "finish__clock__skew__hold": 82.9476,
  "finish__clock__skew__setup": 79.245,
  "finish__cpu__total": 48.91,
  "finish__design__core__area": 30384.5,
  "finish__design__die__area": 32000.6,
  "finish__design__instance__area": 14381.5,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 14381.5,
  "finish__design__instance__count": 17596,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 17596,
  "finish__design__instance__utilization": 0.473316,
  "finish__design__instance__utilization__stdcell": 0.473316,
  "finish__design__io": 264,
  "finish__mem__peak": 536292.0,
  "finish__runtime__total": "0:51.72",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.96255,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.429,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -695.199,
  "finish__timing__setup__ws": -222.316,
  "finish__timing__wns_percent_delay": -5.977275,
  "floorplan__cpu__total": 3.16,
  "floorplan__design__core__area": 30384.5,
  "floorplan__design__die__area": 32000.6,
  "floorplan__design__instance__area": 8719.39,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 8719.39,
  "floorplan__design__instance__count": 15366,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15366,
  "floorplan__design__instance__utilization": 0.286969,
  "floorplan__design__instance__utilization__stdcell": 0.286969,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 304416.0,
  "floorplan__runtime__total": "0:03.34",
  "floorplan__timing__setup__tns": -11524300.0,
  "floorplan__timing__setup__ws": -8234.62,
  "globalplace__cpu__total": 14.29,
  "globalplace__design__core__area": 30384.5,
  "globalplace__design__die__area": 32000.6,
  "globalplace__design__instance__area": 8719.39,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 8719.39,
  "globalplace__design__instance__count": 15366,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15366,
  "globalplace__design__instance__utilization": 0.286969,
  "globalplace__design__instance__utilization__stdcell": 0.286969,
  "globalplace__design__io": 264,
  "globalplace__mem__peak": 383308.0,
  "globalplace__runtime__total": "0:14.71",
  "globalplace__timing__setup__tns": -36392500.0,
  "globalplace__timing__setup__ws": -22120.9,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 926.352,
  "globalroute__clock__skew__setup": 926.346,
  "globalroute__design__core__area": 30384.5,
  "globalroute__design__die__area": 32000.6,
  "globalroute__design__instance__area": 14381.5,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 14381.5,
  "globalroute__design__instance__count": 17596,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 17596,
  "globalroute__design__instance__utilization": 0.473316,
  "globalroute__design__instance__utilization__stdcell": 0.473316,
  "globalroute__design__io": 264,
  "globalroute__timing__clock__slack": -1512.905,
  "globalroute__timing__drv__hold_violation_count": 13,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.912679,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.375878,
  "globalroute__timing__drv__setup_violation_count": 1924,
  "globalroute__timing__setup__tns": -1760930.0,
  "globalroute__timing__setup__ws": -1512.9,
  "placeopt__cpu__total": 14.29,
  "placeopt__design__core__area": 30384.5,
  "placeopt__design__core__area__pre_opt": 30384.5,
  "placeopt__design__die__area": 32000.6,
  "placeopt__design__die__area__pre_opt": 32000.6,
  "placeopt__design__instance__area": 12852.4,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 8719.39,
  "placeopt__design__instance__area__stdcell": 12852.4,
  "placeopt__design__instance__area__stdcell__pre_opt": 8719.39,
  "placeopt__design__instance__count": 15653,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15366,
  "placeopt__design__instance__count__stdcell": 15653,
  "placeopt__design__instance__count__stdcell__pre_opt": 15366,
  "placeopt__design__instance__utilization": 0.422993,
  "placeopt__design__instance__utilization__pre_opt": 0.286969,
  "placeopt__design__instance__utilization__stdcell": 0.422993,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.286969,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 383308.0,
  "placeopt__runtime__total": "0:14.71",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.954845,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0346096,
  "placeopt__timing__drv__setup_violation_count": 1885,
  "placeopt__timing__setup__tns": -3491890.0,
  "placeopt__timing__setup__tns__pre_opt": -36392500.0,
  "placeopt__timing__setup__ws": -2641.67,
  "placeopt__timing__setup__ws__pre_opt": -22120.9,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2023-05-04 03:12",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-8031-g0051f510c",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a607544f23c3722265255b1a06084a4de3ddd4f9",
  "run__flow__scripts_commit": "4a55eb2a35456f5495027725e33a6e7bab7e65c0",
  "run__flow__uuid": "591e0525-d3a2-43b7-b8ca-add7e6753b56",
  "run__flow__variant": "base",
  "synth__cpu__total": 117.03,
  "synth__design__instance__area__stdcell": 9175.67028,
  "synth__design__instance__count__stdcell": 16702.0,
  "synth__mem__peak": 320036.0,
  "synth__runtime__total": "1:59.36",
  "total_time": "0:03:36.220000"
}