

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'
================================================================
* Date:           Sat Sep 28 22:24:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    20006|    20006|  0.160 ms|  0.160 ms|  20001|  20001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_MAT_C_COLS  |    20004|    20004|         6|          1|          1|  20000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln74 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/real_matmul.cpp:73]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/real_matmul.cpp:71]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln71"   --->   Operation 13 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i60 %sext_ln71_read"   --->   Operation 14 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 1, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten28"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln71 = store i7 0, i7 %i" [src/real_matmul.cpp:71]   --->   Operation 17 'store' 'store_ln71' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln73 = store i8 0, i8 %j" [src/real_matmul.cpp:73]   --->   Operation 18 'store' 'store_ln73' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i112 0, i112 %phi_ln74"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc112"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i15 %indvar_flatten28" [src/real_matmul.cpp:71]   --->   Operation 21 'load' 'indvar_flatten28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten28_load, i15 20000" [src/real_matmul.cpp:71]   --->   Operation 23 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln71_1 = add i15 %indvar_flatten28_load, i15 1" [src/real_matmul.cpp:71]   --->   Operation 24 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc115, void %for.end117.exitStub" [src/real_matmul.cpp:71]   --->   Operation 25 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/real_matmul.cpp:73]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/real_matmul.cpp:71]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln71 = add i7 %i_load, i7 1" [src/real_matmul.cpp:71]   --->   Operation 28 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln73 = icmp_eq  i8 %j_load, i8 200" [src/real_matmul.cpp:73]   --->   Operation 29 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln71 = select i1 %icmp_ln73, i8 0, i8 %j_load" [src/real_matmul.cpp:71]   --->   Operation 30 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln71_2 = select i1 %icmp_ln73, i7 %add_ln71, i7 %i_load" [src/real_matmul.cpp:71]   --->   Operation 31 'select' 'select_ln71_2' <Predicate = (!icmp_ln71)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %select_ln71_2" [src/real_matmul.cpp:74]   --->   Operation 32 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i15 %zext_ln74, i15 200" [src/real_matmul.cpp:74]   --->   Operation 33 'mul' 'mul_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i8 %select_ln71" [src/real_matmul.cpp:73]   --->   Operation 34 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.57ns)   --->   "%icmp_ln74 = icmp_eq  i3 %trunc_ln73, i3 7" [src/real_matmul.cpp:74]   --->   Operation 35 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc112.split._crit_edge, void" [src/real_matmul.cpp:74]   --->   Operation 36 'br' 'br_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln73 = add i8 %select_ln71, i8 1" [src/real_matmul.cpp:73]   --->   Operation 37 'add' 'add_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln71 = store i15 %add_ln71_1, i15 %indvar_flatten28" [src/real_matmul.cpp:71]   --->   Operation 38 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln71 = store i7 %select_ln71_2, i7 %i" [src/real_matmul.cpp:71]   --->   Operation 39 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln73 = store i8 %add_ln73, i8 %j" [src/real_matmul.cpp:73]   --->   Operation 40 'store' 'store_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 41 [2/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i15 %zext_ln74, i15 200" [src/real_matmul.cpp:74]   --->   Operation 41 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 42 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i15 %zext_ln74, i15 200" [src/real_matmul.cpp:74]   --->   Operation 42 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %select_ln71" [src/real_matmul.cpp:74]   --->   Operation 43 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i15 %mul_ln74, i15 %zext_ln74_1" [src/real_matmul.cpp:74]   --->   Operation 44 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 45 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i15 %mul_ln74, i15 %zext_ln74_1" [src/real_matmul.cpp:74]   --->   Operation 45 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i15 %add_ln74" [src/real_matmul.cpp:74]   --->   Operation 46 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%MatC_addr = getelementptr i16 %MatC, i64 0, i64 %zext_ln74_2" [src/real_matmul.cpp:74]   --->   Operation 47 'getelementptr' 'MatC_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.24ns)   --->   "%MatC_load = load i15 %MatC_addr" [src/real_matmul.cpp:74]   --->   Operation 48 'load' 'MatC_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>

State 5 <SV = 4> <Delay = 1.98>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%phi_ln74_load = load i112 %phi_ln74" [src/real_matmul.cpp:71]   --->   Operation 49 'load' 'phi_ln74_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.34ns)   --->   "%select_ln71_1 = select i1 %icmp_ln73, i112 0, i112 %phi_ln74_load" [src/real_matmul.cpp:71]   --->   Operation 50 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/2] (1.24ns)   --->   "%MatC_load = load i15 %MatC_addr" [src/real_matmul.cpp:74]   --->   Operation 51 'load' 'MatC_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = partselect i96 @_ssdm_op_PartSelect.i96.i112.i32.i32, i112 %select_ln71_1, i32 16, i32 111" [src/real_matmul.cpp:73]   --->   Operation 52 'partselect' 'tmp_s' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_298 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i96, i16 %MatC_load, i96 %tmp_s" [src/real_matmul.cpp:73]   --->   Operation 53 'bitconcatenate' 'tmp_298' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.34ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i112 0, i112 %tmp_298" [src/real_matmul.cpp:74]   --->   Operation 54 'select' 'select_ln74' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln74 = store i112 %select_ln74, i112 %phi_ln74" [src/real_matmul.cpp:74]   --->   Operation 55 'store' 'store_ln74' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc112" [src/real_matmul.cpp:73]   --->   Operation 56 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln71_cast" [src/real_matmul.cpp:71]   --->   Operation 57 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_MAT_C_COLS_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/real_matmul.cpp:73]   --->   Operation 60 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i112, i16 %MatC_load, i112 %select_ln71_1" [src/real_matmul.cpp:74]   --->   Operation 61 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (7.04ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %mem_addr, i128 %or_ln, i16 65535" [src/real_matmul.cpp:74]   --->   Operation 62 'write' 'write_ln74' <Predicate = (icmp_ln74)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc112.split._crit_edge" [src/real_matmul.cpp:74]   --->   Operation 63 'br' 'br_ln74' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 2.487ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln73', src/real_matmul.cpp:73) of constant 0 on local variable 'j', src/real_matmul.cpp:73 [13]  (0.387 ns)
	'load' operation 8 bit ('j_load', src/real_matmul.cpp:73) on local variable 'j', src/real_matmul.cpp:73 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', src/real_matmul.cpp:73) [30]  (0.705 ns)
	'select' operation 8 bit ('select_ln71', src/real_matmul.cpp:71) [31]  (0.303 ns)
	'add' operation 8 bit ('add_ln73', src/real_matmul.cpp:73) [50]  (0.705 ns)
	'store' operation 0 bit ('store_ln73', src/real_matmul.cpp:73) of variable 'add_ln73', src/real_matmul.cpp:73 on local variable 'j', src/real_matmul.cpp:73 [56]  (0.387 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 15 bit of DSP[37] ('mul_ln74', src/real_matmul.cpp:74) [35]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 15 bit of DSP[37] ('mul_ln74', src/real_matmul.cpp:74) [35]  (0.000 ns)
	'add' operation 15 bit of DSP[37] ('add_ln74', src/real_matmul.cpp:74) [37]  (0.645 ns)

 <State 4>: 1.893ns
The critical path consists of the following:
	'add' operation 15 bit of DSP[37] ('add_ln74', src/real_matmul.cpp:74) [37]  (0.645 ns)
	'getelementptr' operation 15 bit ('MatC_addr', src/real_matmul.cpp:74) [39]  (0.000 ns)
	'load' operation 16 bit ('MatC_load', src/real_matmul.cpp:74) on array 'MatC' [42]  (1.248 ns)

 <State 5>: 1.984ns
The critical path consists of the following:
	'load' operation 16 bit ('MatC_load', src/real_matmul.cpp:74) on array 'MatC' [42]  (1.248 ns)
	'select' operation 112 bit ('select_ln74', src/real_matmul.cpp:74) [53]  (0.349 ns)
	'store' operation 0 bit ('store_ln74', src/real_matmul.cpp:74) of variable 'select_ln74', src/real_matmul.cpp:74 on local variable 'phi_ln74' [57]  (0.387 ns)

 <State 6>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('mem_addr', src/real_matmul.cpp:71) [26]  (0.000 ns)
	bus write operation ('write_ln74', src/real_matmul.cpp:74) on port 'mem' (src/real_matmul.cpp:74) [47]  (7.040 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
