vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw10_3/Waveform.vwf
source_file = 1, C:/verilogDesign/hw10_3/Waveform1.vwf
source_file = 1, C:/verilogDesign/hw10_3/Waveform2.vwf
source_file = 1, C:/verilogDesign/hw10_3/Waveform3.vwf
source_file = 1, C:/verilogDesign/hw10_3/test.v
source_file = 1, C:/verilogDesign/hw10_3/db/test.cbx.xml
design_name = test
instance = comp, \q[0]~output , q[0]~output, test, 1
instance = comp, \q[1]~output , q[1]~output, test, 1
instance = comp, \q[2]~output , q[2]~output, test, 1
instance = comp, \q[3]~output , q[3]~output, test, 1
instance = comp, \q[4]~output , q[4]~output, test, 1
instance = comp, \q[5]~output , q[5]~output, test, 1
instance = comp, \q[6]~output , q[6]~output, test, 1
instance = comp, \q[7]~output , q[7]~output, test, 1
instance = comp, \clk~input , clk~input, test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test, 1
instance = comp, \q[0]~7 , q[0]~7, test, 1
instance = comp, \rst~input , rst~input, test, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, test, 1
instance = comp, \q[0]~reg0 , q[0]~reg0, test, 1
instance = comp, \q~1 , q~1, test, 1
instance = comp, \q[2]~reg0 , q[2]~reg0, test, 1
instance = comp, \q~2 , q~2, test, 1
instance = comp, \q[3]~reg0 , q[3]~reg0, test, 1
instance = comp, \q~0 , q~0, test, 1
instance = comp, \q[1]~reg0 , q[1]~reg0, test, 1
instance = comp, \Equal0~0 , Equal0~0, test, 1
instance = comp, \q[4]~3 , q[4]~3, test, 1
instance = comp, \q[4]~reg0 , q[4]~reg0, test, 1
instance = comp, \q~5 , q~5, test, 1
instance = comp, \q[6]~reg0 , q[6]~reg0, test, 1
instance = comp, \q~4 , q~4, test, 1
instance = comp, \q[5]~reg0 , q[5]~reg0, test, 1
instance = comp, \q~6 , q~6, test, 1
instance = comp, \q[7]~reg0 , q[7]~reg0, test, 1
