{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 19:21:23 2019 " "Info: Processing started: Wed Jul 17 19:21:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inc " "Warning: Node \"inc\" is a latch" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/backup/quart/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register canal_tx:comp2\|sequenceur:U12\|etat.m2 register canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\] 122.28 MHz 8.178 ns Internal " "Info: Clock \"clk\" has Internal fmax of 122.28 MHz between source register \"canal_tx:comp2\|sequenceur:U12\|etat.m2\" and destination register \"canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\]\" (period= 8.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.825 ns + Longest register register " "Info: + Longest register to register delay is 3.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|sequenceur:U12\|etat.m2 1 REG LCFF_X42_Y17_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y17_N19; Fanout = 5; REG Node = 'canal_tx:comp2\|sequenceur:U12\|etat.m2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.651 ns) 1.784 ns canal_tx:comp2\|sequenceur:U12\|WideOr8~1 2 COMB LCCOMB_X42_Y17_N26 39 " "Info: 2: + IC(1.133 ns) + CELL(0.651 ns) = 1.784 ns; Loc. = LCCOMB_X42_Y17_N26; Fanout = 39; COMB Node = 'canal_tx:comp2\|sequenceur:U12\|WideOr8~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 canal_tx:comp2|sequenceur:U12|WideOr8~1 } "NODE_NAME" } } { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 2.358 ns canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|counter_reg_bit8a\[10\]~0 3 COMB LCCOMB_X42_Y17_N12 11 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 11; COMB Node = 'canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|counter_reg_bit8a\[10\]~0'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { canal_tx:comp2|sequenceur:U12|WideOr8~1 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 } "NODE_NAME" } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 93 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.855 ns) 3.825 ns canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\] 4 REG LCFF_X41_Y17_N23 2 " "Info: 4: + IC(0.612 ns) + CELL(0.855 ns) = 3.825 ns; Loc. = LCFF_X41_Y17_N23; Fanout = 2; REG Node = 'canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 44.76 % ) " "Info: Total cell delay = 1.712 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 55.24 % ) " "Info: Total interconnect delay = 2.113 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 canal_tx:comp2|sequenceur:U12|WideOr8~1 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 {} canal_tx:comp2|sequenceur:U12|WideOr8~1 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 1.133ns 0.368ns 0.612ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.190 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 3.190 ns canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\] 3 REG LCFF_X41_Y17_N23 2 " "Info: 3: + IC(1.297 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X41_Y17_N23; Fanout = 2; REG Node = 'canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.05 % ) " "Info: Total cell delay = 1.756 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.190 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 3.190 ns canal_tx:comp2\|sequenceur:U12\|etat.m2 3 REG LCFF_X42_Y17_N19 5 " "Info: 3: + IC(1.297 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X42_Y17_N19; Fanout = 5; REG Node = 'canal_tx:comp2\|sequenceur:U12\|etat.m2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.05 % ) " "Info: Total cell delay = 1.756 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|sequenceur:U12|etat.m2 {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|sequenceur:U12|etat.m2 {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 canal_tx:comp2|sequenceur:U12|WideOr8~1 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 {} canal_tx:comp2|sequenceur:U12|WideOr8~1 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 1.133ns 0.368ns 0.612ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|sequenceur:U12|etat.m2 {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "canal_tx:comp2\|p_emetteur:U4\|pr reset clk 2.131 ns register " "Info: tsu for register \"canal_tx:comp2\|p_emetteur:U4\|pr\" (data pin = \"reset\", clock pin = \"clk\") is 2.131 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.361 ns + Longest pin register " "Info: + Longest pin to register delay is 5.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.651 ns) 5.253 ns canal_tx:comp2\|p_emetteur:U4\|pr~2 2 COMB LCCOMB_X42_Y17_N20 1 " "Info: 2: + IC(3.512 ns) + CELL(0.651 ns) = 5.253 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 1; COMB Node = 'canal_tx:comp2\|p_emetteur:U4\|pr~2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~2 } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.361 ns canal_tx:comp2\|p_emetteur:U4\|pr 3 REG LCFF_X42_Y17_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 5.361 ns; Loc. = LCFF_X42_Y17_N21; Fanout = 2; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { canal_tx:comp2|p_emetteur:U4|pr~2 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 34.49 % ) " "Info: Total cell delay = 1.849 ns ( 34.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.512 ns ( 65.51 % ) " "Info: Total interconnect delay = 3.512 ns ( 65.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~2 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { reset {} reset~combout {} canal_tx:comp2|p_emetteur:U4|pr~2 {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 3.512ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.190 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 3.190 ns canal_tx:comp2\|p_emetteur:U4\|pr 3 REG LCFF_X42_Y17_N21 2 " "Info: 3: + IC(1.297 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X42_Y17_N21; Fanout = 2; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.05 % ) " "Info: Total cell delay = 1.756 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~2 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { reset {} reset~combout {} canal_tx:comp2|p_emetteur:U4|pr~2 {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 3.512ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk recu data_16\[7\] 13.082 ns register " "Info: tco from clock \"clk\" to destination pin \"recu\" through register \"data_16\[7\]\" is 13.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.208 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.666 ns) 3.208 ns data_16\[7\] 3 REG LCFF_X35_Y22_N25 2 " "Info: 3: + IC(1.315 ns) + CELL(0.666 ns) = 3.208 ns; Loc. = LCFF_X35_Y22_N25; Fanout = 2; REG Node = 'data_16\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { clk~clkctrl data_16[7] } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.74 % ) " "Info: Total cell delay = 1.756 ns ( 54.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 45.26 % ) " "Info: Total interconnect delay = 1.452 ns ( 45.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl data_16[7] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} data_16[7] {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.570 ns + Longest register pin " "Info: + Longest register to pin delay is 9.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_16\[7\] 1 REG LCFF_X35_Y22_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N25; Fanout = 2; REG Node = 'data_16\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_16[7] } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.370 ns) 0.831 ns decod_manchester:comp3\|dataout\[3\] 2 COMB LCCOMB_X35_Y22_N10 2 " "Info: 2: + IC(0.461 ns) + CELL(0.370 ns) = 0.831 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'decod_manchester:comp3\|dataout\[3\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { data_16[7] decod_manchester:comp3|dataout[3] } "NODE_NAME" } } { "decod_manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/decod_manchester.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.647 ns) 1.883 ns Equal2~1 3 COMB LCCOMB_X35_Y22_N14 3 " "Info: 3: + IC(0.405 ns) + CELL(0.647 ns) = 1.883 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 3; COMB Node = 'Equal2~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { decod_manchester:comp3|dataout[3] Equal2~1 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/backup/quart/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 3.323 ns recup~1 4 COMB LCCOMB_X37_Y22_N4 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 3.323 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 9; COMB Node = 'recup~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Equal2~1 recup~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(3.206 ns) 9.570 ns recu 5 PIN PIN_V11 0 " "Info: 5: + IC(3.041 ns) + CELL(3.206 ns) = 9.570 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'recu'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.247 ns" { recup~1 recu } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.593 ns ( 47.99 % ) " "Info: Total cell delay = 4.593 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 52.01 % ) " "Info: Total interconnect delay = 4.977 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.570 ns" { data_16[7] decod_manchester:comp3|dataout[3] Equal2~1 recup~1 recu } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "9.570 ns" { data_16[7] {} decod_manchester:comp3|dataout[3] {} Equal2~1 {} recup~1 {} recu {} } { 0.000ns 0.461ns 0.405ns 1.070ns 3.041ns } { 0.000ns 0.370ns 0.647ns 0.370ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl data_16[7] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} data_16[7] {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.570 ns" { data_16[7] decod_manchester:comp3|dataout[3] Equal2~1 recup~1 recu } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "9.570 ns" { data_16[7] {} decod_manchester:comp3|dataout[3] {} Equal2~1 {} recup~1 {} recu {} } { 0.000ns 0.461ns 0.405ns 1.070ns 3.041ns } { 0.000ns 0.370ns 0.647ns 0.370ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "canal_tx:comp2\|RegOut:U6\|eof reset clk -1.087 ns register " "Info: th for register \"canal_tx:comp2\|RegOut:U6\|eof\" (data pin = \"reset\", clock pin = \"clk\") is -1.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.666 ns) 3.200 ns canal_tx:comp2\|RegOut:U6\|eof 3 REG LCFF_X42_Y19_N17 3 " "Info: 3: + IC(1.307 ns) + CELL(0.666 ns) = 3.200 ns; Loc. = LCFF_X42_Y19_N17; Fanout = 3; REG Node = 'canal_tx:comp2\|RegOut:U6\|eof'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clk~clkctrl canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.88 % ) " "Info: Total cell delay = 1.756 ns ( 54.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 45.13 % ) " "Info: Total interconnect delay = 1.444 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 0.137ns 1.307ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.593 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.651 ns) 4.485 ns canal_tx:comp2\|RegOut:U6\|eof~2 2 COMB LCCOMB_X42_Y19_N16 1 " "Info: 2: + IC(2.744 ns) + CELL(0.651 ns) = 4.485 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 1; COMB Node = 'canal_tx:comp2\|RegOut:U6\|eof~2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.395 ns" { reset canal_tx:comp2|RegOut:U6|eof~2 } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.593 ns canal_tx:comp2\|RegOut:U6\|eof 3 REG LCFF_X42_Y19_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.593 ns; Loc. = LCFF_X42_Y19_N17; Fanout = 3; REG Node = 'canal_tx:comp2\|RegOut:U6\|eof'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { canal_tx:comp2|RegOut:U6|eof~2 canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 40.26 % ) " "Info: Total cell delay = 1.849 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.744 ns ( 59.74 % ) " "Info: Total interconnect delay = 2.744 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { reset canal_tx:comp2|RegOut:U6|eof~2 canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { reset {} reset~combout {} canal_tx:comp2|RegOut:U6|eof~2 {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 2.744ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 0.137ns 1.307ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { reset canal_tx:comp2|RegOut:U6|eof~2 canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { reset {} reset~combout {} canal_tx:comp2|RegOut:U6|eof~2 {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 2.744ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 19:21:24 2019 " "Info: Processing ended: Wed Jul 17 19:21:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
