{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589240334486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589240334486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 01:38:54 2020 " "Processing started: Tue May 12 01:38:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589240334486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589240334486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_MD_MI -c proc_MD_MI --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_MD_MI -c proc_MD_MI --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589240334486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1589240334869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/mi/tipos_ctes_mi_pkg/tipos_constan_memoria_i_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/mi/tipos_ctes_mi_pkg/tipos_constan_memoria_i_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_I_pkg " "Found design unit 1: tipos_constan_memoria_I_pkg" {  } { { "../../MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_pkg " "Found design unit 1: componentes_secuenciamiento_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cam_datos_pkg " "Found design unit 1: componentes_cam_datos_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/componentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/componentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_pkg " "Found design unit 1: componentes_decodificador_pkg" {  } { { "../../PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/md/componentes_md_pkg/componentes_md_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/md/componentes_md_pkg/componentes_md_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MD_pkg " "Found design unit 1: componentes_MD_pkg" {  } { { "../../MD/componentes_MD_pkg/componentes_MD_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/md/tipos_ctes_md_pkg/tipos_constan_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/md/tipos_ctes_md_pkg/tipos_constan_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_pkg " "Found design unit 1: tipos_constan_memoria_pkg" {  } { { "../../MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_even_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_even_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_even_pkg " "Found design unit 1: retardos_even_pkg" {  } { { "../../tipos_constantes_pkg/retardos_even_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/cte_tipos_uf_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/cte_tipos_uf_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/mi/componentes_mi_pkg/componentes_mi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/mi/componentes_mi_pkg/componentes_mi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MI_pkg " "Found design unit 1: componentes_MI_pkg" {  } { { "../../MI/componentes_MI_pkg/componentes_MI_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/componentes_proc_md_mi_pkg/componentes_proc_md_mi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/componentes_proc_md_mi_pkg/componentes_proc_md_mi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_proc_MD_MI_pkg " "Found design unit 1: componentes_proc_MD_MI_pkg" {  } { { "../../componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/mi/memoria_mi/codigo/ini_mem_i_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/mi/memoria_mi/codigo/ini_mem_i_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_I_pkg " "Found design unit 1: inicializa_mem_I_pkg" {  } { { "../../MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_I_pkg-body " "Found design unit 2: inicializa_mem_I_pkg-body" {  } { { "../../MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/md/memoria_ram/codigo/ini_mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fib_q8/ac2/lab4/proc_serie/md/memoria_ram/codigo/ini_mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_pkg " "Found design unit 1: inicializa_mem_pkg" {  } { { "../../MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_pkg-body " "Found design unit 2: inicializa_mem_pkg-body" {  } { { "../../MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fib_q8/ac2/lab4/proc_serie/ensamblado/codigo/proc_md_mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fib_q8/ac2/lab4/proc_serie/ensamblado/codigo/proc_md_mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_MD_MI-estructural " "Found design unit 1: proc_MD_MI-estructural" {  } { { "../CODIGO/proc_MD_MI.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335318 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc_MD_MI " "Found entity 1: proc_MD_MI" {  } { { "../CODIGO/proc_MD_MI.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589240335318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_MD_MI " "Elaborating entity \"proc_MD_MI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589240335433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/cp/codigo/regcp.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/cp/codigo/regcp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regCP-comportamiento " "Found design unit 1: regCP-comportamiento" {  } { { "regcp.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CP/CODIGO/regcp.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335528 ""} { "Info" "ISGN_ENTITY_NAME" "1 regCP " "Found entity 1: regCP" {  } { { "regcp.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CP/CODIGO/regcp.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regCP regCP:regis_CP " "Elaborating entity \"regCP\" for hierarchy \"regCP:regis_CP\"" {  } { { "../CODIGO/proc_MD_MI.vhd" "regis_CP" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/mi/ensamblado_componentes_mi/codigo/cam_mem_inst.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/mi/ensamblado_componentes_mi/codigo/cam_mem_inst.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_MEM_INST-estruc " "Found design unit 1: cam_MEM_INST-estruc" {  } { { "cam_mem_inst.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335597 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam_MEM_INST " "Found entity 1: cam_MEM_INST" {  } { { "cam_mem_inst.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_MEM_INST cam_MEM_INST:Mem_INST " "Elaborating entity \"cam_MEM_INST\" for hierarchy \"cam_MEM_INST:Mem_INST\"" {  } { { "../CODIGO/proc_MD_MI.vhd" "Mem_INST" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/mi/memoria_mi/codigo/mi.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/mi/memoria_mi/codigo/mi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-rtl " "Found design unit 1: MI-rtl" {  } { { "mi.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/mi.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335658 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "mi.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/mi.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI cam_MEM_INST:Mem_INST\|MI:mem_inst " "Elaborating entity \"MI\" for hierarchy \"cam_MEM_INST:Mem_INST\|MI:mem_inst\"" {  } { { "cam_mem_inst.vhd" "mem_inst" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/ensamblado_deco_uc_us/codigo/deco_cam_dat_secu.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/ensamblado_deco_uc_us/codigo/deco_cam_dat_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco_cam_dat_secu-estructural " "Found design unit 1: Deco_cam_dat_secu-estructural" {  } { { "deco_cam_dat_secu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco_cam_dat_secu " "Found entity 1: Deco_cam_dat_secu" {  } { { "deco_cam_dat_secu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco_cam_dat_secu Deco_cam_dat_secu:procesa " "Elaborating entity \"Deco_cam_dat_secu\" for hierarchy \"Deco_cam_dat_secu:procesa\"" {  } { { "../CODIGO/proc_MD_MI.vhd" "procesa" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decodificador.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-estructural " "Found design unit 1: decodificador-estructural" {  } { { "decodificador.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335812 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador Deco_cam_dat_secu:procesa\|decodificador:deco " "Elaborating entity \"decodificador\" for hierarchy \"Deco_cam_dat_secu:procesa\|decodificador:deco\"" {  } { { "deco_cam_dat_secu.vhd" "deco" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decocamino.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decocamino.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "decocamino.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335878 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "decocamino.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino Deco_cam_dat_secu:procesa\|decodificador:deco\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"Deco_cam_dat_secu:procesa\|decodificador:deco\|decocamino:camino\"" {  } { { "decodificador.vhd" "camino" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopalu.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-comportamiento " "Found design unit 1: decoopALU-comportamiento" {  } { { "decoopalu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335942 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "decoopalu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240335942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240335942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU Deco_cam_dat_secu:procesa\|decodificador:deco\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"Deco_cam_dat_secu:procesa\|decodificador:deco\|decoopALU:ALU\"" {  } { { "decodificador.vhd" "ALU" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240335944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopmd.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopmd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopMD-comportamiento " "Found design unit 1: decoopMD-comportamiento" {  } { { "decoopmd.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336018 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopMD " "Found entity 1: decoopMD" {  } { { "decoopmd.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopMD Deco_cam_dat_secu:procesa\|decodificador:deco\|decoopMD:MEMORIA " "Elaborating entity \"decoopMD\" for hierarchy \"Deco_cam_dat_secu:procesa\|decodificador:deco\|decoopMD:MEMORIA\"" {  } { { "decodificador.vhd" "MEMORIA" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopsec.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopsec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopSEC-comportamiento " "Found design unit 1: decoopSEC-comportamiento" {  } { { "decoopsec.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336083 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopSEC " "Found entity 1: decoopSEC" {  } { { "decoopsec.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopSEC Deco_cam_dat_secu:procesa\|decodificador:deco\|decoopSEC:SECUEN " "Elaborating entity \"decoopSEC\" for hierarchy \"Deco_cam_dat_secu:procesa\|decodificador:deco\|decoopSEC:SECUEN\"" {  } { { "decodificador.vhd" "SECUEN" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336086 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/deco_excep.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/deco_excep.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_excep-comportamiento " "Found design unit 1: deco_excep-comportamiento" {  } { { "deco_excep.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336194 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_excep " "Found entity 1: deco_excep" {  } { { "deco_excep.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_excep Deco_cam_dat_secu:procesa\|decodificador:deco\|deco_excep:Inst_ERR " "Elaborating entity \"deco_excep\" for hierarchy \"Deco_cam_dat_secu:procesa\|decodificador:deco\|deco_excep:Inst_ERR\"" {  } { { "decodificador.vhd" "Inst_ERR" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/ensamblado_uc/codigo/camino_datos.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/ensamblado_uc/codigo/camino_datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_datos-estructural " "Found design unit 1: camino_datos-estructural" {  } { { "camino_datos.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336256 ""} { "Info" "ISGN_ENTITY_NAME" "1 camino_datos " "Found entity 1: camino_datos" {  } { { "camino_datos.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camino_datos Deco_cam_dat_secu:procesa\|camino_datos:cam_datos " "Elaborating entity \"camino_datos\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\"" {  } { { "deco_cam_dat_secu.vhd" "cam_datos" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/fmtd/codigo/fmtd.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/fmtd/codigo/fmtd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTD-compor " "Found design unit 1: FMTD-compor" {  } { { "fmtd.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336337 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTD " "Found entity 1: FMTD" {  } { { "fmtd.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTD Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|FMTD:form_dat " "Elaborating entity \"FMTD\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|FMTD:form_dat\"" {  } { { "camino_datos.vhd" "form_dat" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/br/codigo/br.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/br/codigo/br.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "br.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336396 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "br.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|BR:banco_registros " "Elaborating entity \"BR\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|BR:banco_registros\"" {  } { { "camino_datos.vhd" "banco_registros" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux3.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-comportamiento " "Found design unit 1: mux3-comportamiento" {  } { { "mux3.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336456 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|mux3:muxL1 " "Elaborating entity \"mux3\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|mux3:muxL1\"" {  } { { "camino_datos.vhd" "muxL1" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux2.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamiento " "Found design unit 1: mux2-comportamiento" {  } { { "mux2.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|mux2:muxL2 " "Elaborating entity \"mux2\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|mux2:muxL2\"" {  } { { "camino_datos.vhd" "muxL2" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/alu/codigo/alu.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/alu/codigo/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-compor " "Found design unit 1: alu-compor" {  } { { "alu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|alu:alu_map " "Elaborating entity \"alu\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_datos:cam_datos\|alu:alu_map\"" {  } { { "camino_datos.vhd" "alu_map" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/decs/codigo/decs.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/decs/codigo/decs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECS-comporta " "Found design unit 1: DECS-comporta" {  } { { "decs.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336658 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECS " "Found entity 1: DECS" {  } { { "decs.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECS Deco_cam_dat_secu:procesa\|DECS:control " "Elaborating entity \"DECS\" for hierarchy \"Deco_cam_dat_secu:procesa\|DECS:control\"" {  } { { "deco_cam_dat_secu.vhd" "control" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/ensamblado_us/codigo/camino_secuen.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/ensamblado_us/codigo/camino_secuen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_secuen-estructural " "Found design unit 1: camino_secuen-estructural" {  } { { "camino_secuen.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336717 ""} { "Info" "ISGN_ENTITY_NAME" "1 camino_secuen " "Found entity 1: camino_secuen" {  } { { "camino_secuen.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camino_secuen Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen " "Elaborating entity \"camino_secuen\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\"" {  } { { "deco_cam_dat_secu.vhd" "cam_secuen" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/cuatro/codigo/cuatro.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/cuatro/codigo/cuatro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro-comportamiento " "Found design unit 1: cuatro-comportamiento" {  } { { "cuatro.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336777 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro " "Found entity 1: cuatro" {  } { { "cuatro.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|cuatro:ctecuatro " "Elaborating entity \"cuatro\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|cuatro:ctecuatro\"" {  } { { "camino_secuen.vhd" "ctecuatro" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sumador.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comportamiento " "Found design unit 1: sumador-comportamiento" {  } { { "sumador.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336847 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|sumador:sumcuatro " "Elaborating entity \"sumador\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|sumador:sumcuatro\"" {  } { { "camino_secuen.vhd" "sumcuatro" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/fmts/codigo/fmts.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/fmts/codigo/fmts.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTS-compor " "Found design unit 1: FMTS-compor" {  } { { "fmts.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336907 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTS " "Found entity 1: FMTS" {  } { { "fmts.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTS Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|FMTS:formatearS " "Elaborating entity \"FMTS\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|FMTS:formatearS\"" {  } { { "camino_secuen.vhd" "formatearS" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/muxdirec.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/muxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdirec-comportamiento " "Found design unit 1: muxdirec-comportamiento" {  } { { "muxdirec.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336992 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxdirec " "Found entity 1: muxdirec" {  } { { "muxdirec.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240336992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240336992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdirec Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|muxdirec:muxrelatindex " "Elaborating entity \"muxdirec\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|muxdirec:muxrelatindex\"" {  } { { "camino_secuen.vhd" "muxrelatindex" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240336995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sum_secu.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_secu-comportamiento " "Found design unit 1: sum_secu-comportamiento" {  } { { "sum_secu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337056 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_secu " "Found entity 1: sum_secu" {  } { { "sum_secu.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_secu Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|sum_secu:sumrelatindex " "Elaborating entity \"sum_secu\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|sum_secu:sumrelatindex\"" {  } { { "camino_secuen.vhd" "sumrelatindex" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/evaluacion/codigo/eval.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/evaluacion/codigo/eval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eval-comport " "Found design unit 1: eval-comport" {  } { { "eval.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337120 ""} { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eval Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|eval:evaluar " "Elaborating entity \"eval\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|eval:evaluar\"" {  } { { "camino_secuen.vhd" "evaluar" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/acceso_mi/codigo/acceso_mi.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/acceso_mi/codigo/acceso_mi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MI-comport " "Found design unit 1: acceso_MI-comport" {  } { { "acceso_mi.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337184 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MI " "Found entity 1: acceso_MI" {  } { { "acceso_mi.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MI Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|acceso_MI:compro_acc " "Elaborating entity \"acceso_MI\" for hierarchy \"Deco_cam_dat_secu:procesa\|camino_secuen:cam_secuen\|acceso_MI:compro_acc\"" {  } { { "camino_secuen.vhd" "compro_acc" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/ensamblado_compontes_memoria/codigo/cam_mem_datos.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/ensamblado_compontes_memoria/codigo/cam_mem_datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_MEM_DATOS-estruc " "Found design unit 1: cam_MEM_DATOS-estruc" {  } { { "cam_mem_datos.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337244 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam_MEM_DATOS " "Found entity 1: cam_MEM_DATOS" {  } { { "cam_mem_datos.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_MEM_DATOS cam_MEM_DATOS:Mem_DATOS " "Elaborating entity \"cam_MEM_DATOS\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\"" {  } { { "../CODIGO/proc_MD_MI.vhd" "Mem_DATOS" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmte/ensamblado_fmte/codigo/fmte.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmte/ensamblado_fmte/codigo/fmte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-estructural " "Found design unit 1: FMTE-estructural" {  } { { "fmte.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337363 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "fmte.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc " "Elaborating entity \"FMTE\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\"" {  } { { "cam_mem_datos.vhd" "form_esc" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmte/componentes/alineare/codigo/alineare.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmte/componentes/alineare/codigo/alineare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinearE-estructura " "Found design unit 1: alinearE-estructura" {  } { { "alineare.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinearE " "Found entity 1: alinearE" {  } { { "alineare.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinearE cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\|alinearE:alinaE " "Elaborating entity \"alinearE\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\|alinearE:alinaE\"" {  } { { "fmte.vhd" "alinaE" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1589240337448 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/elementos/mux2m.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/elementos/mux2m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2M-comportamiento " "Found design unit 1: mux2M-comportamiento" {  } { { "mux2m.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337505 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2M " "Found entity 1: mux2M" {  } { { "mux2m.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2M cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma " "Elaborating entity \"mux2M\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma\"" {  } { { "alineare.vhd" "\\columna:1:iter:1:filab:2:gencoluma" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmte/componentes/selec_byte/codigo/sel_byte.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmte/componentes/selec_byte/codigo/sel_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_byte-estructura " "Found design unit 1: sel_byte-estructura" {  } { { "sel_byte.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337575 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_byte " "Found entity 1: sel_byte" {  } { { "sel_byte.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_byte cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\|sel_byte:selecE_byte " "Elaborating entity \"sel_byte\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTE:form_esc\|sel_byte:selecE_byte\"" {  } { { "fmte.vhd" "selecE_byte" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/memoria_ram/codigo/md.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/memoria_ram/codigo/md.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-rtl " "Found design unit 1: MD-rtl" {  } { { "md.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/md.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337636 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "md.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/md.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD cam_MEM_DATOS:Mem_DATOS\|MD:mem_dat " "Elaborating entity \"MD\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|MD:mem_dat\"" {  } { { "cam_mem_datos.vhd" "mem_dat" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337640 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "temp_mem ini_mem_pkg.vhd(30) " "VHDL Variable Declaration warning at ini_mem_pkg.vhd(30): used default initial value for variable \"temp_mem\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "../../MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 30 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1589240337642 "|proc_MD_MI|cam_MEM_DATOS:Mem_DATOS|MD:mem_dat"}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/ensamblado_fmtl/codigo/fmtl.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/ensamblado_fmtl/codigo/fmtl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-estructural " "Found design unit 1: FMTL-estructural" {  } { { "fmtl.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337698 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "fmtl.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec " "Elaborating entity \"FMTL\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\"" {  } { { "cam_mem_datos.vhd" "form_lec" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/alinear/codigo/alinear.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/alinear/codigo/alinear.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinear-estructural " "Found design unit 1: alinear-estructural" {  } { { "alinear.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337804 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinear " "Found entity 1: alinear" {  } { { "alinear.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinear cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\|alinear:alina " "Elaborating entity \"alinear\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\|alinear:alina\"" {  } { { "fmtl.vhd" "alina" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337808 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1589240337809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/sel_signo/codigo/fmtl_sel_signo.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/sel_signo/codigo/fmtl_sel_signo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_sel_signo-comportamiento " "Found design unit 1: FMTL_sel_signo-comportamiento" {  } { { "fmtl_sel_signo.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337874 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_sel_signo " "Found entity 1: FMTL_sel_signo" {  } { { "fmtl_sel_signo.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_sel_signo cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\|FMTL_sel_signo:sel_sig " "Elaborating entity \"FMTL_sel_signo\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\|FMTL_sel_signo:sel_sig\"" {  } { { "fmtl.vhd" "sel_sig" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/extsig/codigo/fmtl_extsig.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/extsig/codigo/fmtl_extsig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_extsig-estructural " "Found design unit 1: FMTL_extsig-estructural" {  } { { "fmtl_extsig.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337936 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_extsig " "Found entity 1: FMTL_extsig" {  } { { "fmtl_extsig.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240337936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240337936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_extsig cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\|FMTL_extsig:ext_sig " "Elaborating entity \"FMTL_extsig\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|FMTL:form_lec\|FMTL_extsig:ext_sig\"" {  } { { "fmtl.vhd" "ext_sig" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240337940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fib_q8/ac2/lab4/proc_serie/md/componentes/acceso/codigo/acceso_md.vhd 2 1 " "Using design file /fib_q8/ac2/lab4/proc_serie/md/componentes/acceso/codigo/acceso_md.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MD-comport " "Found design unit 1: acceso_MD-comport" {  } { { "acceso_md.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240338007 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MD " "Found entity 1: acceso_MD" {  } { { "acceso_md.vhd" "" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589240338007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589240338007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MD cam_MEM_DATOS:Mem_DATOS\|acceso_MD:compro_acc " "Elaborating entity \"acceso_MD\" for hierarchy \"cam_MEM_DATOS:Mem_DATOS\|acceso_MD:compro_acc\"" {  } { { "cam_mem_datos.vhd" "compro_acc" { Text "D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589240338011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589240338273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 01:38:58 2020 " "Processing ended: Tue May 12 01:38:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589240338273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589240338273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589240338273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589240338273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589240342371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589240342372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 01:39:02 2020 " "Processing started: Tue May 12 01:39:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589240342372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1589240342372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp proc_MD_MI -c proc_MD_MI --netlist_type=sgate " "Command: quartus_rpp proc_MD_MI -c proc_MD_MI --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1589240342372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4419 " "Peak virtual memory: 4419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589240342527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 01:39:02 2020 " "Processing ended: Tue May 12 01:39:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589240342527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589240342527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589240342527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1589240342527 ""}
