Analysis & Synthesis report for PLASMA_DE1_SOC
Mon Jul 30 13:23:58 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next
 13. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state
 14. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_next
 15. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state
 16. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|state_s
 17. State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 26. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 27. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 28. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 29. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 34. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 35. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 36. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1
 37. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1
 38. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1
 39. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1
 40. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0
 41. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:cmd_demux
 42. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:rsp_demux
 43. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux
 44. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux_001
 45. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux
 46. Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 51. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0
 52. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 53. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 54. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 55. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 56. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 57. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 58. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 84. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 85. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 86. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 87. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 88. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 89. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 90. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 91. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 92. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 93. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 94. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 95. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 96. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 97. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 98. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 99. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
100. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc
101. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter
102. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus
103. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu
104. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu
105. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank
106. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu
107. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter
108. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult
109. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc
110. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc
111. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram
112. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram
113. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0
114. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1
115. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2
116. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3
117. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart
118. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart
119. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer
120. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter
121. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer
122. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter
123. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer
124. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter
125. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer
126. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter
127. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter
128. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter
129. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter
130. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter
131. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio
132. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio
133. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio
134. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio
135. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic
136. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi
137. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt
138. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt
139. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i
140. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator
141. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
142. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent
143. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
144. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
147. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router|plasma_de1_soc_mm_interconnect_0_router_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001|plasma_de1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
150. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
151. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
152. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
154. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
155. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator
156. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
157. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
158. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent
159. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo
162. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router_001|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002|plasma_de1_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter
166. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
167. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
168. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
169. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
170. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
171. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
173. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
175. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
177. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
179. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
181. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
182. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter
185. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter
187. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
188. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
189. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller
190. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
191. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
192. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001
193. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
194. Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
195. Parameter Settings for Inferred Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
196. altsyncram Parameter Settings by Entity Instance
197. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001"
198. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
199. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller"
200. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
201. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter"
202. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
203. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter"
204. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
205. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
206. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
207. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
208. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
209. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
210. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
211. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
212. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
213. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
214. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002|plasma_de1_soc_mm_interconnect_1_router_002_default_decode:the_default_decode"
215. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode"
216. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo"
217. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo"
218. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent"
219. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
220. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
221. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator"
222. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
223. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
224. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
225. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001|plasma_de1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
226. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router|plasma_de1_soc_mm_interconnect_0_router_default_decode:the_default_decode"
227. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
228. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
230. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent"
231. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
232. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator"
233. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"
234. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module"
235. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt"
236. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt"
237. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic"
238. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter"
239. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart"
240. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc"
241. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu"
242. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus"
243. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter"
244. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc"
245. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
246. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
247. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
248. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
249. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
250. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
251. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
252. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
253. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
254. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
255. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
256. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
257. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
258. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
259. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
260. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
261. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
262. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
263. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
264. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
265. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
266. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
267. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
268. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
269. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
270. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
271. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
272. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
273. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
274. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
275. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
276. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
277. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
278. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
279. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
280. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
281. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
282. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0"
283. Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc"
284. In-System Memory Content Editor Settings
285. Post-Synthesis Netlist Statistics for Top Partition
286. Post-Synthesis Netlist Statistics for Partition plasma_de1_soc_hps_0_hps_io_border:border
287. Elapsed Time Per Partition
288. Analysis & Synthesis Messages
289. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 30 13:23:58 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; PLASMA_DE1_SOC                              ;
; Top-level Entity Name           ; PLASMA_DE1_SOC                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6422                                        ;
; Total pins                      ; 210                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,664                                      ;
; Total DSP Blocks                ; 28                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PLASMA_DE1_SOC     ; PLASMA_DE1_SOC     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                              ; Library        ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; plasma_de1_soc/synthesis/plasma_de1_soc.vhd                                                               ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd                                                               ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_controller.v                                             ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_synchronizer.v                                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v                                    ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter.v                  ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_mux.sv                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_demux.sv                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_mux.sv                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_demux.sv                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router_002.sv                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router.sv                            ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v                                    ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v                  ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_mux.sv                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_mux.sv                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_demux.sv                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_001.sv                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv                            ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_master_agent.sv                                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_master_translator.sv                                    ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0.v                                      ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0.v                                      ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                           ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v                              ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v                              ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v                                   ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd                                                    ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd                                                    ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd                                            ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd                                            ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd                                            ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd                                            ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/counter.vhd                                                           ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd                                                           ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/gpio.vhd                                                              ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd                                                              ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_gpio.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/ir_channel.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/ir_control.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/shared_bus.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/arbiter.vhd                                                           ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd                                                           ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/master_cpu.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_irc.vhd                                                         ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd                                                         ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_counter.vhd                                                     ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd                                                     ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_memory.vhd                                                      ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd                                                      ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_uart.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd                                                        ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd                                                ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd                                                ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd                                            ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd                                            ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd                                                 ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd                                                 ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/spi_control.vhd                                                       ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd                                                       ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/slave_timer.vhd                                                       ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd                                                       ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/timer.vhd                                                             ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd                                                             ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/util_pkg.vhd                                                          ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd                                                          ; zz_systems     ;
; plasma_de1_soc/synthesis/submodules/alu.vhd                                                               ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd                                                               ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/bus_mux.vhd                                                           ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd                                                           ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/control.vhd                                                           ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd                                                           ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd                                                          ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd                                                          ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd                                                         ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd                                                         ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/mlite_pack.vhd                                                        ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd                                                        ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/mult.vhd                                                              ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd                                                              ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/pc_next.vhd                                                           ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd                                                           ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/ram.vhd                                                               ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd                                                               ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/shifter.vhd                                                           ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd                                                           ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/uart.vhdw                                                             ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw                                                             ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd                                                   ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd                                                   ; plasma_lib     ;
; plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd                                            ; yes             ; User VHDL File                               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd                                            ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v                                                ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v                                                ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v                                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram.v                                                           ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v                                                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv                                                       ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv                                                      ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv                                 ; plasma_de1_soc ;
; plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_fpga_interfaces.sv                               ; plasma_de1_soc ;
; PLASMA_DE1_SOC.v                                                                                          ; yes             ; User Verilog HDL File                        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v                                                                                          ; zz_systems     ;
; altddio_out.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                    ;                ;
; aglobal180.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                     ;                ;
; stratix_ddio.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                   ;                ;
; cyclone_ddio.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                   ;                ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                        ;                ;
; stratix_lcell.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                  ;                ;
; db/ddio_out_uqe.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ddio_out_uqe.tdf                                                                                       ;                ;
; lpm_ram_dq.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf                                                                                                     ;                ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                         ;                ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                     ;                ;
; db/lpm_ram_dq_ldf1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ldf1.tdf                                                                                    ;                ;
; db/altsyncram_mce1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_mce1.tdf                                                                                    ;                ;
; mem_data/sample.de1_soc_ram_image_block_0.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/mem_data/sample.de1_soc_ram_image_block_0.mif                                                             ;                ;
; sld_mod_ram_rom.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                      ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                  ;                ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                     ;                ;
; db/lpm_ram_dq_ndf1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ndf1.tdf                                                                                    ;                ;
; db/altsyncram_nce1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_nce1.tdf                                                                                    ;                ;
; mem_data/sample.de1_soc_ram_image_block_1.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/mem_data/sample.de1_soc_ram_image_block_1.mif                                                             ;                ;
; db/lpm_ram_dq_pdf1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_pdf1.tdf                                                                                    ;                ;
; db/altsyncram_oce1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_oce1.tdf                                                                                    ;                ;
; mem_data/sample.de1_soc_ram_image_block_2.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/mem_data/sample.de1_soc_ram_image_block_2.mif                                                             ;                ;
; db/lpm_ram_dq_rdf1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_rdf1.tdf                                                                                    ;                ;
; db/altsyncram_pce1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_pce1.tdf                                                                                    ;                ;
; mem_data/sample.de1_soc_ram_image_block_3.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/mem_data/sample.de1_soc_ram_image_block_3.mif                                                             ;                ;
; altera_pll.v                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                                                                       ;                ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                        ; altera_sld     ;
; db/ip/sld5bbb016f/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/alt_sld_fab.v                                                                           ; alt_sld_fab    ;
; db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab    ;
; db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab    ;
; db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab    ;
; db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab    ;
; db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                   ;                ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                     ;                ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                              ;                ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                      ;                ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                         ;                ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                       ;                ;
; db/altsyncram_40n1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_40n1.tdf                                                                                    ;                ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4862                                                                                                                                                               ;
;                                             ;                                                                                                                                                                    ;
; Combinational ALUT usage for logic          ; 7053                                                                                                                                                               ;
;     -- 7 input functions                    ; 697                                                                                                                                                                ;
;     -- 6 input functions                    ; 972                                                                                                                                                                ;
;     -- 5 input functions                    ; 1098                                                                                                                                                               ;
;     -- 4 input functions                    ; 1278                                                                                                                                                               ;
;     -- <=3 input functions                  ; 3008                                                                                                                                                               ;
;                                             ;                                                                                                                                                                    ;
; Dedicated logic registers                   ; 6236                                                                                                                                                               ;
;                                             ;                                                                                                                                                                    ;
; I/O pins                                    ; 210                                                                                                                                                                ;
; I/O registers                               ; 186                                                                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                                                                  ;
; Total block memory bits                     ; 65664                                                                                                                                                              ;
;                                             ;                                                                                                                                                                    ;
; Total DSP Blocks                            ; 28                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                    ;
; Total PLLs                                  ; 2                                                                                                                                                                  ;
;     -- PLLs                                 ; 2                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                    ;
; Total DLLs                                  ; 1                                                                                                                                                                  ;
; Maximum fan-out node                        ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5941                                                                                                                                                               ;
; Total fan-out                               ; 54722                                                                                                                                                              ;
; Average fan-out                             ; 3.76                                                                                                                                                               ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                          ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+
; |PLASMA_DE1_SOC                                                                                                                         ; 7053 (1)            ; 6236 (0)                  ; 65664             ; 28         ; 210  ; 0            ; |PLASMA_DE1_SOC                                                                                                                                                                                                                                                                                                                                                                                ; PLASMA_DE1_SOC                                       ; zz_systems     ;
;    |plasma_de1_soc:plasma_de1_soc|                                                                                                      ; 6915 (0)            ; 6085 (0)                  ; 65664             ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc                                                                                                                                                                                                                                                                                                                                                  ; plasma_de1_soc                                       ; plasma_de1_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                              ; plasma_de1_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                            ; plasma_de1_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                              ; plasma_de1_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                            ; plasma_de1_soc ;
;       |plasma_de1_soc_hps_0:hps_0|                                                                                                      ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                       ; plasma_de1_soc_hps_0                                 ; plasma_de1_soc ;
;          |plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                  ; plasma_de1_soc_hps_0_fpga_interfaces                 ; plasma_de1_soc ;
;          |plasma_de1_soc_hps_0_hps_io:hps_io|                                                                                           ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                    ; plasma_de1_soc_hps_0_hps_io                          ; plasma_de1_soc ;
;             |plasma_de1_soc_hps_0_hps_io_border:border|                                                                                 ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; plasma_de1_soc_hps_0_hps_io_border                   ; plasma_de1_soc ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                            ; plasma_de1_soc ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                           ; plasma_de1_soc ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev    ; plasma_de1_soc ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                           ; plasma_de1_soc ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                         ; plasma_de1_soc ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                         ; plasma_de1_soc ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                        ; plasma_de1_soc ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                  ; plasma_de1_soc ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                          ; work           ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                         ; work           ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                    ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                        ; plasma_de1_soc ;
;       |plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|                                                                              ; 129 (0)             ; 133 (0)                   ; 128               ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; plasma_de1_soc_mm_interconnect_0                     ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                             ; altsyncram                                           ; work           ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                              ; altsyncram_40n1                                      ; work           ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 27 (27)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;          |altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                           ; plasma_de1_soc ;
;          |altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator|                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator                                                                                                                                                                                                                       ; altera_merlin_master_translator                      ; plasma_de1_soc ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 11 (8)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                            ; plasma_de1_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                     ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 57 (57)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                           ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                           ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;       |plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|                                                                              ; 647 (0)             ; 388 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                               ; plasma_de1_soc_mm_interconnect_1                     ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|                                                           ; 70 (70)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 41 (41)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 56 (36)             ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                          ; plasma_de1_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 20 (20)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                  ; altera_merlin_address_alignment                      ; plasma_de1_soc ;
;          |altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|                                                        ; 66 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                          ; plasma_de1_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 66 (63)             ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                     ; plasma_de1_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                      ; plasma_de1_soc ;
;          |altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|                                                                  ; 55 (6)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; plasma_de1_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 49 (49)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                     ; plasma_de1_soc ;
;          |altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|                                                        ; 2 (2)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|                                                    ; 55 (55)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|                                                    ; 237 (237)           ; 97 (97)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;          |plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|                                                                             ; 63 (59)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; plasma_de1_soc_mm_interconnect_1_cmd_mux             ; plasma_de1_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; plasma_de1_soc ;
;          |plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; plasma_de1_soc_mm_interconnect_1_rsp_demux           ; plasma_de1_soc ;
;       |plasma_de1_soc_sdram_controller_0:sdram_controller_0|                                                                            ; 215 (164)           ; 248 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                             ; plasma_de1_soc_sdram_controller_0                    ; plasma_de1_soc ;
;          |plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|                ; 51 (51)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module                                                                                                                                                                               ; plasma_de1_soc_sdram_controller_0_input_efifo_module ; plasma_de1_soc ;
;       |plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                   ; plasma_de1_soc_sys_sdram_pll_0                       ; plasma_de1_soc ;
;          |plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                                                                                                    ; plasma_de1_soc_sys_sdram_pll_0_sys_pll               ; plasma_de1_soc ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                            ; altera_pll                                           ; work           ;
;       |plasma_soc_top:plasma_soc_0|                                                                                                     ; 5923 (10)           ; 5274 (0)                  ; 65536             ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0                                                                                                                                                                                                                                                                                                                      ; plasma_soc_top                                       ; plasma_de1_soc ;
;          |plasma_soc:u_soc|                                                                                                             ; 5913 (0)            ; 5274 (0)                  ; 65536             ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc                                                                                                                                                                                                                                                                                                     ; plasma_soc                                           ; zz_systems     ;
;             |avalon_slave2wb_master:u_avalon_slave2wb_master|                                                                           ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|avalon_slave2wb_master:u_avalon_slave2wb_master                                                                                                                                                                                                                                                     ; avalon_slave2wb_master                               ; zz_systems     ;
;             |master_cpu:u_cpu|                                                                                                          ; 2033 (3)            ; 2294 (7)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu                                                                                                                                                                                                                                                                                    ; master_cpu                                           ; zz_systems     ;
;                |mlite_cpu:u1_cpu|                                                                                                       ; 2030 (195)          ; 2287 (5)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu                                                                                                                                                                                                                                                                   ; mlite_cpu                                            ; plasma_lib     ;
;                   |alu:u6_alu|                                                                                                          ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu                                                                                                                                                                                                                                                        ; alu                                                  ; plasma_lib     ;
;                   |bus_mux:u5_bus_mux|                                                                                                  ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux                                                                                                                                                                                                                                                ; bus_mux                                              ; plasma_lib     ;
;                   |control:u3_control|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control                                                                                                                                                                                                                                                ; control                                              ; plasma_lib     ;
;                   |mem_ctrl:u2_mem_ctrl|                                                                                                ; 119 (119)           ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl                                                                                                                                                                                                                                              ; mem_ctrl                                             ; plasma_lib     ;
;                   |mult:u8_mult|                                                                                                        ; 430 (430)           ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult                                                                                                                                                                                                                                                      ; mult                                                 ; plasma_lib     ;
;                   |pc_next:u1_pc_next|                                                                                                  ; 71 (71)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next                                                                                                                                                                                                                                                ; pc_next                                              ; plasma_lib     ;
;                   |reg_bank:u4_reg_bank|                                                                                                ; 665 (665)           ; 2049 (2049)               ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank                                                                                                                                                                                                                                              ; reg_bank                                             ; plasma_lib     ;
;                   |shifter:u7_shifter|                                                                                                  ; 136 (136)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter                                                                                                                                                                                                                                                ; shifter                                              ; plasma_lib     ;
;             |shared_bus:system_bus|                                                                                                     ; 393 (393)           ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus                                                                                                                                                                                                                                                                               ; shared_bus                                           ; zz_systems     ;
;             |slave_counter:\gen_counter:0:u_counter|                                                                                    ; 400 (39)            ; 162 (98)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 361 (361)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_counter:\gen_counter:1:u_counter|                                                                                    ; 400 (39)            ; 162 (98)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 361 (361)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_counter:\gen_counter:2:u_counter|                                                                                    ; 400 (39)            ; 162 (98)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 361 (361)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_counter:\gen_counter:3:u_counter|                                                                                    ; 401 (40)            ; 162 (98)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 361 (361)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_gpio:\gen_gpio:0:u_gpio|                                                                                             ; 39 (38)             ; 118 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;                |gpio:gpio|                                                                                                              ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio                                                                                                                                                                                                                                                             ; gpio                                                 ; zz_systems     ;
;             |slave_gpio:\gen_gpio:1:u_gpio|                                                                                             ; 37 (37)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;             |slave_gpio:\gen_gpio:2:u_gpio|                                                                                             ; 37 (37)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;             |slave_gpio:\gen_gpio:3:u_gpio|                                                                                             ; 37 (37)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;             |slave_irc:u_irc|                                                                                                           ; 133 (85)            ; 267 (194)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc                                                                                                                                                                                                                                                                                     ; slave_irc                                            ; zz_systems     ;
;                |ir_control:irc|                                                                                                         ; 48 (7)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc                                                                                                                                                                                                                                                                      ; ir_control                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:0:channel|                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:0:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:10:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:11:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:11:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:12:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:12:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:13:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:13:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:14:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:14:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:15:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:15:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:16:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:16:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:17:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:17:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:18:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:18:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:19:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:19:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:1:channel|                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:1:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:20:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:20:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:21:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:21:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:22:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:22:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:23:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:23:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:24:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:24:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:25:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:26:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:26:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:27:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:27:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:28:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:28:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:29:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:29:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:2:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:2:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:30:channel|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:30:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:31:channel|                                                                                  ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:31:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:3:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:3:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:4:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:4:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:5:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:6:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:6:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:7:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:8:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:8:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:9:channel|                                                                                   ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:9:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;             |slave_memory:u_ram|                                                                                                        ; 176 (0)             ; 161 (1)                   ; 65536             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram                                                                                                                                                                                                                                                                                  ; slave_memory                                         ; zz_systems     ;
;                |ram:ram|                                                                                                                ; 176 (4)             ; 160 (0)                   ; 65536             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram                                                                                                                                                                                                                                                                          ; ram                                                  ; plasma_lib     ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component0|                                                                        ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_ldf1:ag|                                                                                               ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_ldf1                                      ; work           ;
;                         |altsyncram_mce1:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1                                                                                                                                                                              ; altsyncram_mce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 43 (26)             ; 40 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component1|                                                                        ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_ndf1:ag|                                                                                               ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_ndf1                                      ; work           ;
;                         |altsyncram_nce1:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1                                                                                                                                                                              ; altsyncram_nce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 43 (26)             ; 40 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component2|                                                                        ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_pdf1:ag|                                                                                               ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_pdf1                                      ; work           ;
;                         |altsyncram_oce1:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1                                                                                                                                                                              ; altsyncram_oce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 43 (26)             ; 40 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component3|                                                                        ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_rdf1:ag|                                                                                               ; 43 (0)              ; 40 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_rdf1                                      ; work           ;
;                         |altsyncram_pce1:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1                                                                                                                                                                              ; altsyncram_pce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 43 (26)             ; 40 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;             |slave_spic:u_spic|                                                                                                         ; 83 (20)             ; 160 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic                                                                                                                                                                                                                                                                                   ; slave_spic                                           ; zz_systems     ;
;                |spi_control:spi|                                                                                                        ; 63 (16)             ; 54 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi                                                                                                                                                                                                                                                                   ; spi_control                                          ; zz_systems     ;
;                   |counter:spi_bit_cnt|                                                                                                 ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt                                                                                                                                                                                                                                               ; counter                                              ; zz_systems     ;
;                   |counter:spi_clk_cnt|                                                                                                 ; 41 (41)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt                                                                                                                                                                                                                                               ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:0:u_timer|                                                                                          ; 310 (39)            ; 283 (98)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 271 (92)            ; 185 (61)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 179 (179)           ; 124 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:1:u_timer|                                                                                          ; 310 (39)            ; 283 (98)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 271 (92)            ; 185 (61)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 179 (179)           ; 124 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:2:u_timer|                                                                                          ; 310 (39)            ; 283 (98)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 271 (92)            ; 185 (61)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 179 (179)           ; 124 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:3:u_timer|                                                                                          ; 310 (39)            ; 283 (98)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 271 (92)            ; 185 (61)                  ; 0                 ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 179 (179)           ; 124 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_uart:u_uart|                                                                                                         ; 100 (18)            ; 138 (76)                  ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart                                                                                                                                                                                                                                                                                   ; slave_uart                                           ; zz_systems     ;
;                |uart:uart|                                                                                                              ; 82 (82)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart                                                                                                                                                                                                                                                                         ; uart                                                 ; plasma_lib     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)             ; 151 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                              ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)             ; 151 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                          ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)             ; 151 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                          ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (1)             ; 151 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 135 (0)             ; 143 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 135 (94)            ; 143 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                         ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                           ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                       ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; mem_data/sample.de1_soc_ram_image_block_0.mif ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; mem_data/sample.de1_soc_ram_image_block_1.mif ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; mem_data/sample.de1_soc_ram_image_block_2.mif ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; mem_data/sample.de1_soc_ram_image_block_3.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 16          ;
; Independent 18x18 plus 36       ; 8           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 28          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 32          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File     ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; N/A    ; Qsys                               ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc                                                                                                                                                                                                                                       ; plasma_de1_soc.qsys ;
; Altera ; altera_hps                         ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0                                                                                                                                                                                                            ; plasma_de1_soc.qsys ;
; Altera ; altera_hps_io                      ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io                                                                                                                                                                         ; plasma_de1_soc.qsys ;
; Altera ; altera_mm_interconnect             ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                    ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; error_adapter                      ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                            ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                   ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent                                                                                                                      ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator                                                                                                            ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_router               ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router                                                                                                                                     ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_router               ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001                                                                                                                             ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                   ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                              ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                       ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                         ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                    ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                    ; plasma_de1_soc.qsys ;
; Altera ; altera_mm_interconnect             ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                    ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; error_adapter                      ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                            ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                           ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                   ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                             ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent                                                                                                                        ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo                                                                                                                 ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo                                                                                                                   ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter                                                                                                              ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter                                                                                                          ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter                                                                                                          ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator                                                                                                              ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_router               ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router                                                                                                                                     ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_router               ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router_001                                                                                                                                 ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_router               ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002                                                                                                                             ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                   ; plasma_de1_soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                               ; plasma_de1_soc.qsys ;
; Altera ; altera_reset_controller            ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                ; plasma_de1_soc.qsys ;
; Altera ; altera_reset_controller            ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                            ; plasma_de1_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0                                                                                                                                                                                  ; plasma_de1_soc.qsys ;
; Altera ; altera_pll                         ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                         ; plasma_de1_soc.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+-----------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                              ;
+------------------+------------------+------------------+------------------+-----------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                             ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                             ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                             ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                             ;
+------------------+------------------+------------------+------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+-----------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                            ;
+------------+------------+------------+------------+-----------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                     ;
+------------+------------+------------+------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                      ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                      ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                      ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                      ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                      ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|state_s ;
+---------------+--------------+---------------+---------------+---------------+---------------+--------------+----------------------------------------+
; Name          ; state_s.done ; state_s.hold4 ; state_s.hold3 ; state_s.hold2 ; state_s.hold1 ; state_s.send ; state_s.idle                           ;
+---------------+--------------+---------------+---------------+---------------+---------------+--------------+----------------------------------------+
; state_s.idle  ; 0            ; 0             ; 0             ; 0             ; 0             ; 0            ; 0                                      ;
; state_s.send  ; 0            ; 0             ; 0             ; 0             ; 0             ; 1            ; 1                                      ;
; state_s.hold1 ; 0            ; 0             ; 0             ; 0             ; 1             ; 0            ; 1                                      ;
; state_s.hold2 ; 0            ; 0             ; 0             ; 1             ; 0             ; 0            ; 1                                      ;
; state_s.hold3 ; 0            ; 0             ; 1             ; 0             ; 0             ; 0            ; 1                                      ;
; state_s.hold4 ; 0            ; 1             ; 0             ; 0             ; 0             ; 0            ; 1                                      ;
; state_s.done  ; 1            ; 0             ; 0             ; 0             ; 0             ; 0            ; 1                                      ;
+---------------+--------------+---------------+---------------+---------------+---------------+--------------+----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state ;
+-----------------------------+------------------+-----------------------------+---------------------------+-----------------------+
; Name                        ; state.reschedule ; state.await_uninterruptible ; state.await_interruptible ; state.evaluate        ;
+-----------------------------+------------------+-----------------------------+---------------------------+-----------------------+
; state.evaluate              ; 0                ; 0                           ; 0                         ; 0                     ;
; state.await_interruptible   ; 0                ; 0                           ; 1                         ; 1                     ;
; state.await_uninterruptible ; 0                ; 1                           ; 0                         ; 1                     ;
; state.reschedule            ; 1                ; 0                           ; 0                         ; 1                     ;
+-----------------------------+------------------+-----------------------------+---------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71,103]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_response_delayed[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_addr[4,5]                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|gpio:gpio|mask_s[0..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|gpio:gpio|dat_o[0..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|gpio:gpio|mask_s[0..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|gpio:gpio|dat_o[0..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|gpio:gpio|mask_s[0..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|gpio:gpio|dat_o[0..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio|mask_s[0..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio|dat_o[0..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[58..63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|rld_s[58..63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|rld_s[58..63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|rld_s[58..63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:30:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:29:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:28:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:27:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:26:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:24:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:23:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:22:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:21:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:20:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:19:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:18:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:17:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:16:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:15:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:14:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:13:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:12:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:11:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel|raw_s                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:1:channel|raw_s                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:0:channel|raw_s                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|master_id_s                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[16,17]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[16,17]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[69..80]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0,1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[0..30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[0..30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0..31]            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt|rld_s[0..2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[4..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[1]                                                                                                                            ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[2]                                                                                                                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[2]                                                                                                                            ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[3]                                                                                                                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[3]                                                                                                                            ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[0]                                                                                                                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|rld_s[0]                                                                                                                            ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt|rld_s[3]                                                                                                                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28..30]                                                                                             ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                              ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                 ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                              ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                          ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|response_status_reg[1]                                                                                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                     ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|rld_s[59..62]                                                                                                                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|rld_s[63]                                                                                                                 ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|rld_s[59..62]                                                                                                                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|rld_s[63]                                                                                                                 ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|rld_s[59..62]                                                                                                                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|rld_s[63]                                                                                                                 ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|rld_s[59..62]                                                                                                                ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|rld_s[63]                                                                                                                 ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                         ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent|hold_waitrequest                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                         ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[33]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[33]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[32]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[32]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]              ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][81]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][82]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                         ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0,31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|response_status_reg[1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|response_status_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                               ; Merged with plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.await_uninterruptible                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[0..30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[0..30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.evaluate                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.await_interruptible                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.reschedule                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7] ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[33]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[32]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4..33]                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg[4..33]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8..33]       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..33]   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4..8]       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_count[2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 1349                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|master_id_s                                                                                                                                                      ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[31],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[30],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[29],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[28],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[27],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[26],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[25],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[24],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[23],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[22],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[21],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[20],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[19],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[18],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[17],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[16],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[15],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[14],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[13],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[12],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[11],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[10],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[9],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[8],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[2],                                                                               ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[80],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[79],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[78],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[77],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[76],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[75],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[74],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[73],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[72],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[71],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[70],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[69],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[1],                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_response_status_field[1],                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|p0_reg_response_status_field[0],                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem[0][32],                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][103],                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|response_status_reg[0],                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][77],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][76],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96],           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][96],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                   ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[17],                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[16],                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|response_status_reg[1],                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                            ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[33],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg[32],                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg[33]                                                                                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                        ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[33]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][93],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][93],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[33],  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[8]       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                     ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][92],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][92],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                     ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][91],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][91],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                     ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][90],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][90],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                     ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][89],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][89],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],   ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8] ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[32],                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg[31],                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8],       ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                              ;
;                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                              ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                          ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][67],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][67],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][66],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][66],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][65],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][65],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][63],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][62],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][61],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][60],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][59],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][57],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][56],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][54],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][53],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][50],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][49],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][49],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][48],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][48],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][47],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][47],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][46],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                     ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                     ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][64],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[30]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.await_interruptible,                                                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.reschedule                                                                                                                                                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[32]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][68],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[32]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                    ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][51],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][51],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[0]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|state.evaluate                                                                                                                                                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[2]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[2]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[1]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[1]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[0]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[0]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                              ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                            ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                               ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                            ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0]                                                                                        ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                           ; Stuck at VCC                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[29]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[29]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[28]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[28]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[27]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[27]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[26]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[26]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[25]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[25]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[24]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[24]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[23]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[23]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[26]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[26]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[21]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[21]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[20]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[20]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[19]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[19]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[18]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[18]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[17]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[17]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[16]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[16]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[15]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[15]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[14]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[14]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[13]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[13]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[12]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[12]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[11]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[11]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[10]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[10]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[9]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[9]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[8]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[8]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[7]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[7]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[6]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[6]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[5]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[5]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[4]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[4]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[3]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[3]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[2]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[2]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[1]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[1]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]           ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_response_delayed[0]                                                                                     ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                    ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]        ; Stuck at GND                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                   ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[30]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[30]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[29]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[29]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[28]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[28]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[27]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[27]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[25]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[25]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[24]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[24]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[23]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[23]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[22]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[22]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[21]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[21]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[20]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[20]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[19]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[19]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[18]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[18]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[17]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[17]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[16]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[16]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[15]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[15]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter[22]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|counter_s[22]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[14]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[14]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[13]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[13]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[12]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[12]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[11]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[11]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[10]                                                                                                                                                            ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[10]                                                                                                                                                          ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[9]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[9]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[8]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[8]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[7]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[7]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[6]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[6]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[5]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[5]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[4]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[4]                                                                                                                                                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg[8]                                                                                         ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg[7]                                                                                         ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel[3]                                                                                                                                                             ; Lost Fanouts                   ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter|channel_s[3]                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6236  ;
; Number of registers using Synchronous Clear  ; 832   ;
; Number of registers using Synchronous Load   ; 260   ;
; Number of registers using Asynchronous Clear ; 3185  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5701  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                     ; 1       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 2289    ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|data_write_reg[0]                                                                                                                                                                                                        ; 1       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent|hold_waitrequest                                                                                                                                                                 ; 8       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                   ; 11      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                     ; 2       ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                              ; 21      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                           ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                          ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                           ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                           ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                           ; 2       ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                     ; 10      ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                             ; 2       ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; 1       ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; 1       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|spi_clk_s                                                                                                                                                                                                          ; 4       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[7]                                                                                                                                                                                                        ; 10      ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[2]                                                                                                                                                                                                        ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[1]                                                                                                                                                                                                        ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[0]                                                                                                                                                                                                        ; 2       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[6]                                                                                                                                                                                                        ; 3       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[5]                                                                                                                                                                                                        ; 3       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[4]                                                                                                                                                                                                        ; 3       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[3]                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                             ; Megafunction                                                                                                                                            ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[4]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[0]                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|data_write_reg[2]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_os[31]                                                                                                                                                                ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|dat_os[23]                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_os[7]                                                                                                                                                                 ;
; 4:1                ; 248 bits  ; 496 LEs       ; 496 LEs              ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|dat_os[9]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_os[0]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|dat_os[1]                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[1]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|addr_s[29]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23]                                                                                                                       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|rld_s[41]                                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|rld_s[32]                                                                                                                                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|rld_s[19]                                                                                                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|rld_s[40]                                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|rld_s[37]                                                                                                                                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|rld_s[14]                                                                                                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|rld_s[40]                                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|rld_s[32]                                                                                                                                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|rld_s[7]                                                                                                                                       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[40]                                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[36]                                                                                                                                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[14]                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_write_reg[0]                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_read_reg[8]                                                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 0 LEs                ; 240 LEs                ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[11]                                                                                                                                                                 ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[5]                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[1]                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|entries[0]                                                            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[2]                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[5]                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                          ;
; 64:1               ; 23 bits   ; 966 LEs       ; 92 LEs               ; 874 LEs                ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[12]                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[28]                                                                                                                                   ;
; 9:1                ; 27 bits   ; 162 LEs       ; 54 LEs               ; 108 LEs                ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[18]                                                                                                                                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]          ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|active_data[7]                                                                                                                                                                      ;
; 8:1                ; 30 bits   ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[11]                                                                                                                                ;
; 8:1                ; 30 bits   ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[5]                                                                                                                                    ;
; 36:1               ; 8 bits    ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[3]                                                                                                                                                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[28]                                                                                                                                ;
; 12:1               ; 27 bits   ; 216 LEs       ; 108 LEs              ; 108 LEs                ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg[6]                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[15]                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[16]                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[31]                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[18]                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|out_data[79]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control|alu_func[3]                                                                                                                            ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux24                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux31                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux29                                                                                                                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux36                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux62                                                                                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux57                                                                                                                                  ;
; 4:1                ; 51 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift2R[29]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift8L[1]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift8L[7]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift8R[30]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift8R[24]                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift8L[8]                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|shift8R[23]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux68                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux61                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux78                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|ShiftRight0                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|c_mult[25]                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_address[11]                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control|rs_index[1]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector8                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector11                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_next                                                                                                                                ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_next                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux57                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux50                                                                                                                                ;
; 64:1               ; 31 bits   ; 1302 LEs      ; 62 LEs               ; 1240 LEs               ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux15                                                                                                                                ;
; 7:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu|c_alu[2]                                                                                                                                       ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[12]                                                                                                                            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[20]                                                                                                                            ;
; 65:1               ; 3 bits    ; 129 LEs       ; 48 LEs               ; 81 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control|alu_func[2]                                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_byte_we[1]                                                                                                                       ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux72                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|Selector1                                                                                                                                                 ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[0]                                                                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[29]                                                                                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux84                                                                                                                                  ;
; 21:1               ; 5 bits    ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control|rt_index[4]                                                                                                                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux94                                                                                                                                  ;
; 22:1               ; 5 bits    ; 70 LEs        ; 30 LEs               ; 40 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux93                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|Selector34                                                                                                                                                                          ;
; 19:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control|rd_index[0]                                                                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|Selector31                                                                                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|Selector28                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                               ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                ;
; IP_TOOL_VERSION                       ; 18.0                  ; -    ; -                                                                                                                                ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                  ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                   ;
; IP_TOOL_VERSION                       ; 18.0                             ; -    ; -                                                                                                                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                   ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                 ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                 ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                           ;
+-----------------------------+-------+------+--------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                              ;
+-----------------------------+-------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; F2S_Width      ; 3     ; Signed Integer                                                               ;
; S2F_Width      ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                 ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                               ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                               ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                               ;
; REF_CLK_FREQ               ; 50.0 MHz  ; String                                                                                                                                                                               ;
; REF_CLK_PERIOD_PS          ; 20000     ; Signed Integer                                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                               ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                               ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                               ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                               ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                               ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                               ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                               ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                               ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                              ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                            ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                            ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                    ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                    ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                    ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                    ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                    ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                    ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                    ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                    ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                                    ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                                    ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                    ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                    ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                            ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                            ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                            ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                            ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                            ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                            ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                        ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                      ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                              ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                              ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                              ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                              ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                              ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                              ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                              ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                              ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                              ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                                              ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                      ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                      ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                      ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                      ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                      ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                      ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                              ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                      ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                              ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                      ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                      ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                    ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                            ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                      ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                      ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                      ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                      ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                      ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                      ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                      ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                      ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                      ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                      ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                      ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                      ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                      ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                      ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                              ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                              ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                              ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                              ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                              ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                              ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                              ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                              ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                              ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                              ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                              ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                              ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                              ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                              ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                              ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                              ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                              ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                              ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                              ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                              ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                              ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                              ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                              ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                              ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                              ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                              ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                              ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                              ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                              ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                              ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                              ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                              ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                              ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                              ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                              ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                              ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                              ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                              ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                              ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                              ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                              ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                              ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                              ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                              ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                              ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                              ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                              ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                              ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                              ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                              ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                              ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                              ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                              ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                              ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                              ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                              ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                              ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                              ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                              ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                              ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                              ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                              ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                              ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                              ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                              ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                              ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                              ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                              ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                              ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                              ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                              ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                              ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                      ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                      ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                      ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                      ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                     ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                     ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                     ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                      ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                            ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                      ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                              ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                      ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                              ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                      ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; memory_type    ; ALTERA_LPM ; String                                                                                    ;
; log_file       ; UNUSED     ; String                                                                                    ;
; spi_slaves     ; 1          ; Signed Integer                                                                            ;
; sys_clk        ; 50000000   ; Signed Integer                                                                            ;
; spi_clk        ; 1562500    ; Signed Integer                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                               ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------+
; channel_descriptors ; A(D"1",D"1") ; Array/Record                                                                                       ;
; channels            ; 2            ; Signed Integer                                                                                     ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus ;
+----------------+----------------------------------------------------------------------------------+-------------------------------------------+
; Parameter Name ; Value                                                                            ; Type                                      ;
+----------------+----------------------------------------------------------------------------------+-------------------------------------------+
; masters        ; 2                                                                                ; Signed Integer                            ;
; slaves         ; 17                                                                               ; Signed Integer                            ;
; addr_w         ; 32                                                                               ; Signed Integer                            ;
; data_w         ; 32                                                                               ; Signed Integer                            ;
; sel_w          ; 4                                                                                ; Signed Integer                            ;
; addr_dec_w     ; 32                                                                               ; Signed Integer                            ;
; memmap         ; A(A(B"00000000000000000000000000000000",B"00000000000000000100111111111111"),A(B ; Array/Record                              ;
; memmap         ; "00000000000000000101000000000000",B"00000000000000000000000000011111"),A(B"0000 ;                                           ;
; memmap         ; 0000000000000101000100000000",B"00000000000000000000000000001111"),A(B"000000000 ;                                           ;
; memmap         ; 00000000101001000000000",B"00000000000000000000000000001111"),A(B"00000000000000 ;                                           ;
; memmap         ; 000101001000010000",B"00000000000000000000000000001111"),A(B"0000000000000000010 ;                                           ;
; memmap         ; 1001000100000",B"00000000000000000000000000001111"),A(B"000000000000000001010010 ;                                           ;
; memmap         ; 00110000",B"00000000000000000000000000001111"),A(B"00000000000000000101001100000 ;                                           ;
; memmap         ; 000",B"00000000000000000000000000001111"),A(B"00000000000000000101001100010000", ;                                           ;
; memmap         ; B"00000000000000000000000000001111"),A(B"00000000000000000101001100100000",B"000 ;                                           ;
; memmap         ; 00000000000000000000000001111"),A(B"00000000000000000101001100110000",B"00000000 ;                                           ;
; memmap         ; 000000000000000000001111"),A(B"00000000000000000101010000000000",B"0000000000000 ;                                           ;
; memmap         ; 0000000000000001111"),A(B"00000000000000000101010000010000",B"000000000000000000 ;                                           ;
; memmap         ; 00000000001111"),A(B"00000000000000000101010000100000",B"00000000000000000000000 ;                                           ;
; memmap         ; 000001111"),A(B"00000000000000000101010000110000",B"0000000000000000000000000000 ;                                           ;
; memmap         ; 1111"),A(B"00000000000000000101010100000000",B"00000000000000000000000000001111" ;                                           ;
;                ; ),A(B"00010000000000000000000000000000",B"00001111111111111111111111111111"))    ;                                           ;
+----------------+----------------------------------------------------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------+
; memory_type    ; DUAL_PORT_X ; String                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu ;
+-----------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                                                                                      ;
+-----------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; memory_type     ; DUAL_PORT_X ; String                                                                                                                    ;
; mult_type       ; DEFAULT     ; String                                                                                                                    ;
; shifter_type    ; DEFAULT     ; String                                                                                                                    ;
; alu_type        ; DEFAULT     ; String                                                                                                                    ;
; pipeline_stages ; 3           ; Signed Integer                                                                                                            ;
+-----------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_type    ; DUAL_PORT_X ; String                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
; alu_type       ; DEFAULT ; String                                                                                                                                    ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                              ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; shifter_type   ; DEFAULT ; String                                                                                                                                            ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                        ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
; mult_type      ; DEFAULT ; String                                                                                                                                      ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; channels       ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; channels       ; 32    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                         ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------+
; memory_type    ; ALTERA_LPM ; String                                                                                                       ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                 ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------+
; memory_type    ; ALTERA_LPM ; String                                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0 ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                         ; Type                                                                                                                   ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8                                             ; Signed Integer                                                                                                         ;
; LPM_WIDTHAD            ; 11                                            ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS           ; 2048                                          ; Signed Integer                                                                                                         ;
; LPM_INDATA             ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_OUTDATA            ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; LPM_FILE               ; mem_data/sample.de1_soc_ram_image_block_0.mif ; Untyped                                                                                                                ;
; USE_EAB                ; ON                                            ; Untyped                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V                                     ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_ram_dq_ldf1                               ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON                                            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                                           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON                                            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                                           ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1 ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                         ; Type                                                                                                                   ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8                                             ; Signed Integer                                                                                                         ;
; LPM_WIDTHAD            ; 11                                            ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS           ; 2048                                          ; Signed Integer                                                                                                         ;
; LPM_INDATA             ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_OUTDATA            ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; LPM_FILE               ; mem_data/sample.de1_soc_ram_image_block_1.mif ; Untyped                                                                                                                ;
; USE_EAB                ; ON                                            ; Untyped                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V                                     ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_ram_dq_ndf1                               ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON                                            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                                           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON                                            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                                           ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2 ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                         ; Type                                                                                                                   ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8                                             ; Signed Integer                                                                                                         ;
; LPM_WIDTHAD            ; 11                                            ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS           ; 2048                                          ; Signed Integer                                                                                                         ;
; LPM_INDATA             ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_OUTDATA            ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; LPM_FILE               ; mem_data/sample.de1_soc_ram_image_block_2.mif ; Untyped                                                                                                                ;
; USE_EAB                ; ON                                            ; Untyped                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V                                     ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_ram_dq_pdf1                               ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON                                            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                                           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON                                            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                                           ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3 ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                         ; Type                                                                                                                   ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8                                             ; Signed Integer                                                                                                         ;
; LPM_WIDTHAD            ; 11                                            ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS           ; 2048                                          ; Signed Integer                                                                                                         ;
; LPM_INDATA             ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                                    ; Untyped                                                                                                                ;
; LPM_OUTDATA            ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; LPM_FILE               ; mem_data/sample.de1_soc_ram_image_block_3.mif ; Untyped                                                                                                                ;
; USE_EAB                ; ON                                            ; Untyped                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V                                     ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_ram_dq_rdf1                               ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON                                            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                                           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON                                            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                                           ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------+
; log_file       ; UNUSED ; String                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; log_file       ; UNUSED ; String                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                                                                                           ;
; data_w         ; 32       ; Signed Integer                                                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 64    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                                                                                           ;
; data_w         ; 32       ; Signed Integer                                                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 64    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                                                                                           ;
; data_w         ; 32       ; Signed Integer                                                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 64    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                                                                                           ;
; data_w         ; 32       ; Signed Integer                                                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 64    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 32    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 32    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 32    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 32    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; channels       ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; channels       ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; channels       ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; channels       ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                          ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------+
; slaves         ; 1        ; Signed Integer                                                                                                ;
; data_w         ; 8        ; Signed Integer                                                                                                ;
; sys_clk        ; 50000000 ; Signed Integer                                                                                                ;
; spi_clk        ; 1562500  ; Signed Integer                                                                                                ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                          ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; slaves         ; 1        ; Signed Integer                                                                                                                ;
; data_w         ; 8        ; Signed Integer                                                                                                                ;
; sys_clk        ; 50000000 ; Signed Integer                                                                                                                ;
; spi_clk        ; 1562500  ; Signed Integer                                                                                                                ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 32    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_w         ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                             ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                           ;
; pll_type                             ; General                ; String                                                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                                                                                           ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router|plasma_de1_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001|plasma_de1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                            ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                            ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                            ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                            ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 34    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                   ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                                   ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                   ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                   ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                   ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                   ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                   ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                   ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                   ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                   ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 224   ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 213   ; Signed Integer                                                                                                                                   ;
; PKT_QOS_H                 ; 210   ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 210   ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 209   ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 231   ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 228   ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 207   ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 207   ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 208   ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 208   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 227   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 225   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 204   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 202   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 206   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 205   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 232   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 233   ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 201   ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 193   ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 192   ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 184   ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 177   ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 183   ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 182   ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 178   ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 179   ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 180   ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 181   ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 211   ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 211   ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 212   ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 212   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 236   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 234   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 237   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 34    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                 ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; IN_DATA_W         ; 47    ; Signed Integer                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 38    ; Signed Integer                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 34    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router_001|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002|plasma_de1_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 69    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 76    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 93    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 72    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 73    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 98    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 97    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 96    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 94    ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 93    ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 69    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 76    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 93    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 70    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 72    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 73    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 98    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 97    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 96    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 94    ; Signed Integer                                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 93    ; Signed Integer                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 37    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 69    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 70    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 76    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 84    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 85    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 93    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 94    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 96    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 124   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 125   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 75    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 97    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 98    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 126   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 128   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 72    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 129   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 177   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 178   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 184   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 192   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 202   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 204   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 232   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 233   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 183   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 205   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 206   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 234   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 236   ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 237   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 34    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 177   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 178   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 184   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 192   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 193   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 201   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 202   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 204   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 232   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 233   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 183   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 205   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 206   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 234   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 236   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 180   ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 237   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 69    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 70    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 76    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 94    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 96    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 75    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 97    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 98    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 34    ; Signed Integer                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                                              ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 47    ; Signed Integer                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 38    ; Signed Integer                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                  ;
; Entity Instance                           ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001"                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller"                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[46..37]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; out_data[37..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                            ;
; out_data[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002|plasma_de1_soc_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[36..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_data[37..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001|plasma_de1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router|plasma_de1_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                        ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rld_i[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; rld_i[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; rld_i[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; dir_i       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; cnt_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; rld_i[31..5] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; rld_i[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; rld_i[4]     ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; dir_i        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; cnt_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------+
; irq_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                         ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; dir_i         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; cnt_o[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------+
; irq_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                              ;
+--------------+-------+----------+--------------------------------------------------------------------------------------+
; ir_i[30..14] ; Input ; Info     ; Stuck at GND                                                                         ;
; ir_i[1..0]   ; Input ; Info     ; Stuck at GND                                                                         ;
+--------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------+
; mem_pause_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                    ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------+
; master_gnt_i ; Input ; Info     ; Stuck at GND                                                                               ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter"    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; interruptible_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc"                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_o[127..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_i          ; Input  ; Info     ; Stuck at GND                                                                        ;
; mosi            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sclk            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cs              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                          ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                            ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                            ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                            ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                            ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                            ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                            ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                  ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                    ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                    ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                    ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                           ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                          ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                          ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                          ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                   ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                   ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.           ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.           ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.           ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0"                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; f2h_AWREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "plasma_de1_soc:plasma_de1_soc"                     ;
+----------------------------------+--------+----------+------------------------+
; Port                             ; Type   ; Severity ; Details                ;
+----------------------------------+--------+----------+------------------------+
; plasma_soc_0_sd_card_sd_cd       ; Input  ; Info     ; Explicitly unconnected ;
; plasma_soc_0_sd_card_sd_spi_cs   ; Output ; Info     ; Explicitly unconnected ;
; plasma_soc_0_sd_card_sd_spi_miso ; Input  ; Info     ; Explicitly unconnected ;
; plasma_soc_0_sd_card_sd_spi_mosi ; Output ; Info     ; Explicitly unconnected ;
; plasma_soc_0_sd_card_sd_spi_sclk ; Output ; Info     ; Explicitly unconnected ;
; plasma_soc_0_sd_card_sd_wp       ; Input  ; Info     ; Explicitly unconnected ;
+----------------------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                                    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; RAM0        ; 8     ; 2048  ; Read/Write ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag ;
; 1              ; RAM1        ; 8     ; 2048  ; Read/Write ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag ;
; 2              ; RAM2        ; 8     ; 2048  ; Read/Write ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag ;
; 3              ; RAM3        ; 8     ; 2048  ; Read/Write ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition              ;
+----------------------------------------------------------+-------+
; Type                                                     ; Count ;
+----------------------------------------------------------+-------+
; arriav_ff                                                ; 6049  ;
;     CLR                                                  ; 469   ;
;     CLR SCLR                                             ; 1     ;
;     CLR SLD                                              ; 1     ;
;     ENA                                                  ; 2846  ;
;     ENA CLR                                              ; 1774  ;
;     ENA CLR SCLR                                         ; 688   ;
;     ENA CLR SCLR SLD                                     ; 56    ;
;     ENA CLR SLD                                          ; 99    ;
;     ENA SCLR                                             ; 80    ;
;     ENA SLD                                              ; 32    ;
;     plain                                                ; 3     ;
; arriav_hps_interface_boot_from_fpga                      ; 1     ;
; arriav_hps_interface_clocks_resets                       ; 1     ;
; arriav_hps_interface_dbg_apb                             ; 1     ;
; arriav_hps_interface_fpga2hps                            ; 1     ;
; arriav_hps_interface_fpga2sdram                          ; 1     ;
; arriav_hps_interface_hps2fpga                            ; 1     ;
; arriav_hps_interface_tpiu_trace                          ; 1     ;
; arriav_io_obuf                                           ; 88    ;
; arriav_lcell_comb                                        ; 6921  ;
;     arith                                                ; 1210  ;
;         0 data inputs                                    ; 10    ;
;         1 data inputs                                    ; 1032  ;
;         2 data inputs                                    ; 143   ;
;         3 data inputs                                    ; 4     ;
;         4 data inputs                                    ; 10    ;
;         5 data inputs                                    ; 11    ;
;     extend                                               ; 693   ;
;         7 data inputs                                    ; 693   ;
;     normal                                               ; 4998  ;
;         0 data inputs                                    ; 2     ;
;         1 data inputs                                    ; 29    ;
;         2 data inputs                                    ; 937   ;
;         3 data inputs                                    ; 789   ;
;         4 data inputs                                    ; 1246  ;
;         5 data inputs                                    ; 1059  ;
;         6 data inputs                                    ; 936   ;
;     shared                                               ; 20    ;
;         1 data inputs                                    ; 16    ;
;         2 data inputs                                    ; 1     ;
;         4 data inputs                                    ; 3     ;
; arriav_mac                                               ; 28    ;
; blackbox                                                 ; 1     ;
;                 lasma_de1_soc_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                            ; 318   ;
; generic_pll                                              ; 2     ;
; stratixv_ram_block                                       ; 48    ;
;                                                          ;       ;
; Max LUT depth                                            ; 23.00 ;
; Average LUT depth                                        ; 7.80  ;
+----------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition plasma_de1_soc_hps_0_hps_io_border:border ;
+------------------------------------+------------------------------------------------------+
; Type                               ; Count                                                ;
+------------------------------------+------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                   ;
; arriav_ddio_in                     ; 32                                                   ;
; arriav_ddio_oe                     ; 4                                                    ;
; arriav_ddio_out                    ; 252                                                  ;
; arriav_delay_chain                 ; 124                                                  ;
; arriav_dll                         ; 1                                                    ;
; arriav_dqs_config                  ; 4                                                    ;
; arriav_dqs_delay_chain             ; 4                                                    ;
; arriav_dqs_enable_ctrl             ; 4                                                    ;
; arriav_ff                          ; 36                                                   ;
;     plain                          ; 36                                                   ;
; arriav_hps_sdram_pll               ; 1                                                    ;
; arriav_io_config                   ; 40                                                   ;
; arriav_io_ibuf                     ; 36                                                   ;
; arriav_io_obuf                     ; 46                                                   ;
; arriav_ir_fifo_userdes             ; 32                                                   ;
; arriav_lcell_comb                  ; 1                                                    ;
;     normal                         ; 1                                                    ;
;         0 data inputs              ; 1                                                    ;
; arriav_leveling_delay_chain        ; 40                                                   ;
; arriav_lfifo                       ; 4                                                    ;
; arriav_mem_phy                     ; 1                                                    ;
; arriav_read_fifo_read_clock_select ; 32                                                   ;
; arriav_vfifo                       ; 4                                                    ;
; boundary_port                      ; 72                                                   ;
; cyclonev_hmc                       ; 1                                                    ;
; cyclonev_termination               ; 1                                                    ;
; cyclonev_termination_logic         ; 1                                                    ;
; stratixv_pseudo_diff_out           ; 5                                                    ;
;                                    ;                                                      ;
; Max LUT depth                      ; 0.00                                                 ;
; Average LUT depth                  ; 0.00                                                 ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------------------+
; Elapsed Time Per Partition                               ;
+-------------------------------------------+--------------+
; Partition Name                            ; Elapsed Time ;
+-------------------------------------------+--------------+
; Top                                       ; 00:00:41     ;
; plasma_de1_soc_hps_0_hps_io_border:border ; 00:00:12     ;
+-------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 30 13:13:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLASMA_DE1_SOC -c PLASMA_DE1_SOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/plasma_de1_soc.vhd
    Info (12022): Found design unit 1: plasma_de1_soc-rtl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 51
    Info (12023): Found entity 1: plasma_de1_soc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_avalon_st_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_rsp_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_rsp_demux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_cmd_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_cmd_demux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_router_002_default_decode File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: plasma_de1_soc_mm_interconnect_1_router_002 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_1_router_default_decode File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: plasma_de1_soc_mm_interconnect_1_router File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_avalon_st_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_rsp_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_cmd_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_cmd_demux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_router_001_default_decode File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: plasma_de1_soc_mm_interconnect_0_router_001 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_router_default_decode File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: plasma_de1_soc_mm_interconnect_0_router File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0.v
    Info (12023): Found entity 1: plasma_de1_soc_sys_sdram_pll_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v
    Info (12023): Found entity 1: plasma_de1_soc_sys_sdram_pll_0_sys_pll File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v
    Info (12023): Found entity 1: plasma_de1_soc_sdram_controller_0_input_efifo_module File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: plasma_de1_soc_sdram_controller_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: plasma_de1_soc_sdram_controller_0_test_component_ram_module File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: plasma_de1_soc_sdram_controller_0_test_component File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd
    Info (12022): Found design unit 1: wb_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 5
    Info (12022): Found design unit 2: wb_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 93
Info (12021): Found 1 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd
    Info (12022): Found design unit 1: avalon_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd
    Info (12022): Found design unit 1: avalon_slave2wb_master-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 47
    Info (12023): Found entity 1: avalon_slave2wb_master File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd
    Info (12022): Found design unit 1: avalon_master2wb_slave-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd Line: 46
    Info (12023): Found entity 1: avalon_master2wb_slave File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/counter.vhd
    Info (12022): Found design unit 1: counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/gpio.vhd
    Info (12022): Found design unit 1: gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 24
    Info (12023): Found entity 1: gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_gpio.vhd
    Info (12022): Found design unit 1: slave_gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 67
    Info (12023): Found entity 1: slave_gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_channel.vhd
    Info (12022): Found design unit 1: ir_channel-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 21
    Info (12023): Found entity 1: ir_channel File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_control.vhd
    Info (12022): Found design unit 1: ir_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 28
    Info (12023): Found entity 1: ir_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shared_bus.vhd
    Info (12022): Found design unit 1: shared_bus-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 70
    Info (12023): Found entity 1: shared_bus File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/arbiter.vhd
    Info (12022): Found design unit 1: arbiter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 33
    Info (12023): Found entity 1: arbiter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/master_cpu.vhd
    Info (12022): Found design unit 1: master_cpu-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 41
    Info (12023): Found entity 1: master_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_irc.vhd
    Info (12022): Found design unit 1: slave_irc-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 68
    Info (12023): Found entity 1: slave_irc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_counter.vhd
    Info (12022): Found design unit 1: slave_counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 61
    Info (12023): Found entity 1: slave_counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_memory.vhd
    Info (12022): Found design unit 1: slave_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 36
    Info (12023): Found entity 1: slave_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_uart.vhd
    Info (12022): Found design unit 1: slave_uart-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 63
    Info (12023): Found entity 1: slave_uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd
    Info (12022): Found design unit 1: slave_ext_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 37
    Info (12023): Found entity 1: slave_ext_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 96
    Info (12023): Found entity 1: plasma_soc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc_top-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 54
    Info (12023): Found entity 1: plasma_soc_top File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd
    Info (12022): Found design unit 1: slave_spic-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 73
    Info (12023): Found entity 1: slave_spic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/spi_control.vhd
    Info (12022): Found design unit 1: spi_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 38
    Info (12023): Found entity 1: spi_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_timer.vhd
    Info (12022): Found design unit 1: slave_timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 61
    Info (12023): Found entity 1: slave_timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/timer.vhd
    Info (12022): Found design unit 1: timer_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 7
    Info (12022): Found design unit 2: timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 56
    Info (12023): Found entity 1: timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 36
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/util_pkg.vhd
    Info (12022): Found design unit 1: util_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 8
    Info (12022): Found design unit 2: util_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/alu.vhd
    Info (12022): Found design unit 1: alu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 26
    Info (12023): Found entity 1: alu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/bus_mux.vhd
    Info (12022): Found design unit 1: bus_mux-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 45
    Info (12023): Found entity 1: bus_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/control.vhd
    Info (12022): Found design unit 1: control-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 47
    Info (12023): Found entity 1: control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd
    Info (12022): Found design unit 1: mem_ctrl-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 39
    Info (12023): Found entity 1: mem_ctrl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd
    Info (12022): Found design unit 1: mlite_cpu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 94
    Info (12023): Found entity 1: mlite_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 77
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_pack.vhd
    Info (12022): Found design unit 1: mlite_pack (plasma_lib) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 15
    Info (12022): Found design unit 2: mlite_pack-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 417
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mult.vhd
    Info (12022): Found design unit 1: mult-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 53
    Info (12023): Found entity 1: mult File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pc_next.vhd
    Info (12022): Found design unit 1: pc_next-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 31
    Info (12023): Found entity 1: pc_next File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 50
    Info (12023): Found entity 1: pipeline File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_if.vhd
    Info (12022): Found design unit 1: plasma_if-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 42
    Info (12023): Found entity 1: plasma_if File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ram.vhd
    Info (12022): Found design unit 1: ram-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 39
    Info (12023): Found entity 1: ram File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shifter.vhd
    Info (12022): Found design unit 1: shifter-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 27
    Info (12023): Found entity 1: shifter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/uart.vhdw
    Info (12022): Found design unit 1: uart-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 35
    Info (12023): Found entity 1: uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd
    Info (12022): Found design unit 1: reg_bank-ram_block File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 45
    Info (12023): Found entity 1: reg_bank File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma.vhd
    Info (12022): Found design unit 1: plasma-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 58
    Info (12023): Found entity 1: plasma File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 39
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd
    Info (12022): Found design unit 1: wb_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 5
    Info (12022): Found design unit 2: wb_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 93
Info (12021): Found 1 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd
    Info (12022): Found design unit 1: avalon_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd
    Info (12022): Found design unit 1: avalon_slave2wb_master-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 47
    Info (12023): Found entity 1: avalon_slave2wb_master File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd
    Info (12022): Found design unit 1: avalon_master2wb_slave-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd Line: 46
    Info (12023): Found entity 1: avalon_master2wb_slave File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_master2wb_slave.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/counter.vhd
    Info (12022): Found design unit 1: counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/gpio.vhd
    Info (12022): Found design unit 1: gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 24
    Info (12023): Found entity 1: gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_gpio.vhd
    Info (12022): Found design unit 1: slave_gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 67
    Info (12023): Found entity 1: slave_gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_channel.vhd
    Info (12022): Found design unit 1: ir_channel-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 21
    Info (12023): Found entity 1: ir_channel File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_control.vhd
    Info (12022): Found design unit 1: ir_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 28
    Info (12023): Found entity 1: ir_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/alu.vhd
    Info (12022): Found design unit 1: alu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 26
    Info (12023): Found entity 1: alu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/bus_mux.vhd
    Info (12022): Found design unit 1: bus_mux-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 45
    Info (12023): Found entity 1: bus_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/control.vhd
    Info (12022): Found design unit 1: control-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 47
    Info (12023): Found entity 1: control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd
    Info (12022): Found design unit 1: mem_ctrl-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 39
    Info (12023): Found entity 1: mem_ctrl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd
    Info (12022): Found design unit 1: mlite_cpu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 94
    Info (12023): Found entity 1: mlite_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 77
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_pack.vhd
    Info (12022): Found design unit 1: mlite_pack (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 15
    Info (12022): Found design unit 2: mlite_pack-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 417
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mult.vhd
    Info (12022): Found design unit 1: mult-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 53
    Info (12023): Found entity 1: mult File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pc_next.vhd
    Info (12022): Found design unit 1: pc_next-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 31
    Info (12023): Found entity 1: pc_next File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 50
    Info (12023): Found entity 1: pipeline File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shared_bus.vhd
    Info (12022): Found design unit 1: shared_bus-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 70
    Info (12023): Found entity 1: shared_bus File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_if.vhd
    Info (12022): Found design unit 1: plasma_if-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 42
    Info (12023): Found entity 1: plasma_if File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ram.vhd
    Info (12022): Found design unit 1: ram-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 39
    Info (12023): Found entity 1: ram File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shifter.vhd
    Info (12022): Found design unit 1: shifter-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 27
    Info (12023): Found entity 1: shifter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/uart.vhdw
    Info (12022): Found design unit 1: uart-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 35
    Info (12023): Found entity 1: uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd
    Info (12022): Found design unit 1: slave_spic-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 73
    Info (12023): Found entity 1: slave_spic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/spi_control.vhd
    Info (12022): Found design unit 1: spi_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 38
    Info (12023): Found entity 1: spi_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_timer.vhd
    Info (12022): Found design unit 1: slave_timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 61
    Info (12023): Found entity 1: slave_timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/timer.vhd
    Info (12022): Found design unit 1: timer_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 7
    Info (12022): Found design unit 2: timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 56
    Info (12023): Found entity 1: timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 36
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/util_pkg.vhd
    Info (12022): Found design unit 1: util_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 8
    Info (12022): Found design unit 2: util_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd
    Info (12022): Found design unit 1: reg_bank-ram_block File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 45
    Info (12023): Found entity 1: reg_bank File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma.vhd
    Info (12022): Found design unit 1: plasma-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 58
    Info (12023): Found entity 1: plasma File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/arbiter.vhd
    Info (12022): Found design unit 1: arbiter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 33
    Info (12023): Found entity 1: arbiter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/master_cpu.vhd
    Info (12022): Found design unit 1: master_cpu-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 41
    Info (12023): Found entity 1: master_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_irc.vhd
    Info (12022): Found design unit 1: slave_irc-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 68
    Info (12023): Found entity 1: slave_irc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_counter.vhd
    Info (12022): Found design unit 1: slave_counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 61
    Info (12023): Found entity 1: slave_counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_memory.vhd
    Info (12022): Found design unit 1: slave_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 36
    Info (12023): Found entity 1: slave_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_uart.vhd
    Info (12022): Found design unit 1: slave_uart-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 63
    Info (12023): Found entity 1: slave_uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd
    Info (12022): Found design unit 1: slave_ext_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 37
    Info (12023): Found entity 1: slave_ext_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 96
    Info (12023): Found entity 1: plasma_soc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc_top-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 54
    Info (12023): Found entity 1: plasma_soc_top File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v
    Info (12023): Found entity 1: plasma_de1_soc_hps_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v
    Info (12023): Found entity 1: plasma_de1_soc_hps_0_hps_io File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: plasma_de1_soc_hps_0_hps_io_border File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: plasma_de1_soc_hps_0_fpga_interfaces File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc.v
    Info (12023): Found entity 1: PLASMA_DE1_SOC File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at plasma_de1_soc_sdram_controller_0.v(318): conditional expression evaluates to a constant File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at plasma_de1_soc_sdram_controller_0.v(328): conditional expression evaluates to a constant File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at plasma_de1_soc_sdram_controller_0.v(338): conditional expression evaluates to a constant File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at plasma_de1_soc_sdram_controller_0.v(682): conditional expression evaluates to a constant File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "PLASMA_DE1_SOC" for the top level hierarchy
Info (12128): Elaborating entity "plasma_de1_soc" for hierarchy "plasma_de1_soc:plasma_de1_soc" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 213
Info (12128): Elaborating entity "plasma_de1_soc_hps_0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 442
Info (12128): Elaborating entity "plasma_de1_soc_hps_0_fpga_interfaces" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v Line: 212
Info (12128): Elaborating entity "plasma_de1_soc_hps_0_hps_io" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v Line: 231
Info (12128): Elaborating entity "plasma_de1_soc_hps_0_hps_io_border" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v Line: 45
Info (12128): Elaborating entity "hps_sdram" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv Line: 84
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "plasma_soc_top" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 543
Warning (10541): VHDL Signal Declaration warning at plasma_soc_top.de1_soc.vhd(24): used implicit default value for signal "SD_SPI_CS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at plasma_soc_top.de1_soc.vhd(25): used implicit default value for signal "SD_SPI_MOSI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at plasma_soc_top.de1_soc.vhd(27): used implicit default value for signal "SD_SPI_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at plasma_soc_top.de1_soc.vhd(66): object "data_reg" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at plasma_soc_top.de1_soc.vhd(68): object "mem_pause_in" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at plasma_soc_top.de1_soc.vhd(69): object "clk_in" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at plasma_soc_top.de1_soc.vhd(76): object "sclk" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at plasma_soc_top.de1_soc.vhd(77): object "cs_n" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 77
Warning (10541): VHDL Signal Declaration warning at plasma_soc_top.de1_soc.vhd(78): used implicit default value for signal "miso" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at plasma_soc_top.de1_soc.vhd(79): object "mosi" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 79
Info (12128): Elaborating entity "plasma_soc" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at plasma_soc.de1_soc.vhd(100): object "master_select" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at plasma_soc.de1_soc.vhd(130): object "irq_uart" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 130
Info (12128): Elaborating entity "arbiter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|arbiter:arbiter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 190
Info (12128): Elaborating entity "shared_bus" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 208
Info (12128): Elaborating entity "master_cpu" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 286
Warning (10036): Verilog HDL or VHDL warning at master_cpu.vhd(48): object "dat_is" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at master_cpu.vhd(51): used explicit default value for signal "stall_s" because signal was never assigned a value File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 51
Info (12128): Elaborating entity "mlite_cpu" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 121
Info (12128): Elaborating entity "pc_next" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 182
Info (12128): Elaborating entity "mem_ctrl" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 194
Info (12128): Elaborating entity "control" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 214
Info (12128): Elaborating entity "reg_bank" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 231
Info (12128): Elaborating entity "bus_mux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 245
Info (12128): Elaborating entity "alu" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 265
Info (12128): Elaborating entity "shifter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 273
Info (12128): Elaborating entity "mult" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 281
Info (12128): Elaborating entity "avalon_slave2wb_master" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|avalon_slave2wb_master:u_avalon_slave2wb_master" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 314
Info (12128): Elaborating entity "avalon_master2wb_slave" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|avalon_master2wb_slave:u_avalon_master2wb_slave" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 345
Info (12128): Elaborating entity "slave_irc" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 376
Warning (10540): VHDL Signal Declaration warning at slave_irc.vhd(70): used explicit default value for signal "stat_s" because signal was never assigned a value File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at slave_irc.vhd(72): object "ir_s" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 72
Info (12128): Elaborating entity "ir_control" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 143
Info (12128): Elaborating entity "ir_channel" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:0:channel" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 32
Info (12128): Elaborating entity "slave_memory" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 401
Info (12128): Elaborating entity "ram" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 53
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 103
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 103
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
    Info (12134): Parameter "LPM_NUMWORDS" = "2048"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "mem_data/sample.de1_soc_ram_image_block_0.mif"
    Info (12134): Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD = YES, INSTANCE_NAME = RAM0"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_ram_dq_ldf1.tdf
    Info (12023): Found entity 1: lpm_ram_dq_ldf1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ldf1.tdf Line: 27
Info (12128): Elaborating entity "lpm_ram_dq_ldf1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mce1.tdf
    Info (12023): Found entity 1: altsyncram_mce1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_mce1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mce1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ldf1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ldf1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ldf1.tdf Line: 37
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ldf1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011312"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 123
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 123
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 123
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
    Info (12134): Parameter "LPM_NUMWORDS" = "2048"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "mem_data/sample.de1_soc_ram_image_block_1.mif"
    Info (12134): Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD = YES, INSTANCE_NAME = RAM1"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_ram_dq_ndf1.tdf
    Info (12023): Found entity 1: lpm_ram_dq_ndf1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ndf1.tdf Line: 27
Info (12128): Elaborating entity "lpm_ram_dq_ndf1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nce1.tdf
    Info (12023): Found entity 1: altsyncram_nce1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_nce1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nce1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ndf1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ndf1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ndf1.tdf Line: 37
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_ndf1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011313"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 143
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 143
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 143
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
    Info (12134): Parameter "LPM_NUMWORDS" = "2048"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "mem_data/sample.de1_soc_ram_image_block_2.mif"
    Info (12134): Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD = YES, INSTANCE_NAME = RAM2"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_ram_dq_pdf1.tdf
    Info (12023): Found entity 1: lpm_ram_dq_pdf1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_pdf1.tdf Line: 27
Info (12128): Elaborating entity "lpm_ram_dq_pdf1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oce1.tdf
    Info (12023): Found entity 1: altsyncram_oce1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_oce1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oce1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_pdf1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_pdf1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_pdf1.tdf Line: 37
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_pdf1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011314"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 163
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 163
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 163
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
    Info (12134): Parameter "LPM_NUMWORDS" = "2048"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "mem_data/sample.de1_soc_ram_image_block_3.mif"
    Info (12134): Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD = YES, INSTANCE_NAME = RAM3"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_ram_dq_rdf1.tdf
    Info (12023): Found entity 1: lpm_ram_dq_rdf1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_rdf1.tdf Line: 27
Info (12128): Elaborating entity "lpm_ram_dq_rdf1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pce1.tdf
    Info (12023): Found entity 1: altsyncram_pce1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_pce1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pce1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_rdf1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_rdf1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_rdf1.tdf Line: 37
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/lpm_ram_dq_rdf1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011315"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "slave_uart" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 427
Info (12128): Elaborating entity "uart" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 144
Warning (10492): VHDL Process Statement warning at uart.vhdw(129): signal "busy_write_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 129
Info (12128): Elaborating entity "slave_timer" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 458
Warning (10036): Verilog HDL or VHDL warning at slave_timer.vhd(65): object "dat_is" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 65
Info (12128): Elaborating entity "timer" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 136
Info (12128): Elaborating entity "counter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 95
Warning (10492): VHDL Process Statement warning at counter.vhd(42): signal "dir_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 42
Warning (10492): VHDL Process Statement warning at counter.vhd(45): signal "rld_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 45
Info (12128): Elaborating entity "slave_counter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 484
Warning (10036): Verilog HDL or VHDL warning at slave_counter.vhd(65): object "dat_is" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 65
Info (12128): Elaborating entity "counter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 136
Warning (10492): VHDL Process Statement warning at counter.vhd(42): signal "dir_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 42
Warning (10492): VHDL Process Statement warning at counter.vhd(45): signal "rld_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 45
Info (12128): Elaborating entity "slave_gpio" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 510
Info (12128): Elaborating entity "gpio" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 139
Info (12128): Elaborating entity "slave_spic" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 538
Info (12128): Elaborating entity "spi_control" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 129
Warning (10492): VHDL Process Statement warning at spi_control.vhd(126): signal "spi_clk_en_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 126
Info (12128): Elaborating entity "counter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 141
Warning (10492): VHDL Process Statement warning at counter.vhd(42): signal "dir_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 42
Warning (10492): VHDL Process Statement warning at counter.vhd(45): signal "rld_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 45
Info (12128): Elaborating entity "plasma_de1_soc_sdram_controller_0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 575
Info (12128): Elaborating entity "plasma_de1_soc_sdram_controller_0_input_efifo_module" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "plasma_de1_soc_sys_sdram_pll_0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 599
Info (12128): Elaborating entity "plasma_de1_soc_sys_sdram_pll_0_sys_pll" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_sys_sdram_pll_0.v Line: 30
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 608
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 197
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 261
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 342
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 426
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 467
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 508
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_router" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 524
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_router_default_decode" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router:router|plasma_de1_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_router_001" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 540
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_router_001:router_001|plasma_de1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 590
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_cmd_demux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 607
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_cmd_mux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 624
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_rsp_mux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 658
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 724
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 790
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 819
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 631
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 247
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 375
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 459
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 500
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 541
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_router" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 557
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_router_default_decode" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router:router|plasma_de1_soc_mm_interconnect_1_router_default_decode:the_default_decode" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_router_002" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 589
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_router_002_default_decode" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_router_002:router_002|plasma_de1_soc_mm_interconnect_1_router_002_default_decode:the_default_decode" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 639
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_cmd_demux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_demux:cmd_demux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 656
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_cmd_mux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 696
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_rsp_demux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 719
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_rsp_mux" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_mux:rsp_mux" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 736
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 819
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 885
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_avalon_st_adapter" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1.v Line: 914
Info (12128): Elaborating entity "plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|plasma_de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 682
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.07.30.13:18:40 Progress: Loading sld5bbb016f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bbb016f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/ip/sld5bbb016f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2" is uninferred due to asynchronous read logic
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[0]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[0]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[0]~1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[0]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[0]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[0]~1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[0]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[0]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[0]~1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[0]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[0]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[0]~1" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[31]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[31]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[31]~5" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[30]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[30]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[30]~9" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[29]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[29]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[29]~13" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[28]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[28]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[28]~17" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[27]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[27]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[27]~21" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[26]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[26]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[26]~25" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[25]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[25]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[25]~29" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[24]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[24]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[24]~33" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[23]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[23]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[23]~37" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[22]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[22]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[22]~41" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[21]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[21]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[21]~45" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[20]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[20]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[20]~49" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[19]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[19]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[19]~53" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[18]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[18]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[18]~57" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[17]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[17]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[17]~61" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[16]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[16]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[16]~65" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[15]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[15]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[15]~69" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[14]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[14]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[14]~73" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[13]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[13]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[13]~77" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[12]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[12]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[12]~81" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[11]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[11]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[11]~85" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[10]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[10]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[10]~89" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[9]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[9]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[9]~93" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[8]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[8]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[8]~97" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[7]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[7]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[7]~101" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[6]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[6]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[6]~105" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[5]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[5]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[5]~109" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[4]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[4]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[4]~113" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[3]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[3]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[3]~117" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[2]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[2]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[2]~121" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[1]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[1]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[1]~125" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[31]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[31]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[31]~5" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[30]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[30]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[30]~9" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[29]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[29]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[29]~13" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[28]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[28]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[28]~17" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[27]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[27]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[27]~21" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[26]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[26]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[26]~25" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[25]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[25]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[25]~29" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[24]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[24]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[24]~33" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[23]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[23]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[23]~37" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[22]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[22]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[22]~41" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[21]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[21]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[21]~45" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[20]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[20]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[20]~49" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[19]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[19]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[19]~53" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[18]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[18]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[18]~57" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[17]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[17]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[17]~61" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[16]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[16]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[16]~65" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[15]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[15]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[15]~69" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[14]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[14]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[14]~73" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[13]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[13]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[13]~77" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[12]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[12]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[12]~81" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[11]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[11]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[11]~85" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[10]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[10]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[10]~89" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[9]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[9]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[9]~93" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[8]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[8]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[8]~97" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[7]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[7]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[7]~101" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[6]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[6]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[6]~105" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[5]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[5]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[5]~109" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[4]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[4]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[4]~113" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[3]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[3]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[3]~117" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[2]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[2]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[2]~121" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[1]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[1]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[1]~125" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[31]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[31]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[31]~5" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[30]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[30]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[30]~9" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[29]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[29]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[29]~13" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[28]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[28]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[28]~17" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[27]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[27]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[27]~21" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[26]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[26]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[26]~25" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[25]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[25]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[25]~29" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[24]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[24]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[24]~33" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[23]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[23]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[23]~37" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[22]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[22]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[22]~41" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[21]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[21]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[21]~45" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[20]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[20]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[20]~49" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[19]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[19]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[19]~53" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[18]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[18]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[18]~57" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[17]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[17]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[17]~61" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[16]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[16]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[16]~65" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[15]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[15]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[15]~69" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[14]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[14]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[14]~73" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[13]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[13]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[13]~77" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[12]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[12]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[12]~81" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[11]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[11]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[11]~85" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[10]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[10]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[10]~89" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[9]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[9]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[9]~93" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[8]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[8]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[8]~97" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[7]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[7]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[7]~101" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[6]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[6]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[6]~105" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[5]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[5]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[5]~109" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[4]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[4]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[4]~113" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[3]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[3]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[3]~117" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[2]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[2]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[2]~121" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[1]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[1]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[1]~125" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[31]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[31]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[31]~5" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[30]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[30]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[30]~9" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[29]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[29]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[29]~13" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[28]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[28]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[28]~17" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[27]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[27]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[27]~21" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[26]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[26]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[26]~25" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[25]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[25]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[25]~29" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[24]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[24]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[24]~33" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[23]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[23]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[23]~37" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[22]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[22]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[22]~41" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[21]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[21]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[21]~45" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[20]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[20]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[20]~49" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[19]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[19]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[19]~53" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[18]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[18]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[18]~57" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[17]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[17]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[17]~61" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[16]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[16]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[16]~65" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[15]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[15]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[15]~69" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[14]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[14]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[14]~73" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[13]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[13]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[13]~77" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[12]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[12]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[12]~81" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[11]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[11]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[11]~85" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[10]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[10]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[10]~89" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[9]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[9]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[9]~93" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[8]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[8]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[8]~97" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[7]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[7]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[7]~101" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[6]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[6]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[6]~105" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[5]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[5]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[5]~109" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[4]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[4]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[4]~113" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[3]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[3]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[3]~117" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[2]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[2]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[2]~121" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
    Warning (13310): Register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[1]" is converted into an equivalent circuit using register "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[1]~_emulated" and latch "plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|cnt_s[1]~125" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 48
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 32
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 875 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "plasma_de1_soc_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[1]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[2]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[3]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "SW[0]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[1]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[2]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[3]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[4]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[5]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[6]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[7]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[8]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
    Warning (15610): No output dependent on input pin "SW[9]" File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 70
Info (21057): Implemented 11962 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 128 bidirectional pins
    Info (21061): Implemented 11029 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 320 warnings
    Info: Peak virtual memory: 5267 megabytes
    Info: Processing ended: Mon Jul 30 13:23:58 2018
    Info: Elapsed time: 00:10:01
    Info: Total CPU time (on all processors): 00:09:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.map.smsg.


