// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bgsub_Block_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        init,
        m_axi_bgmodel_AWVALID,
        m_axi_bgmodel_AWREADY,
        m_axi_bgmodel_AWADDR,
        m_axi_bgmodel_AWID,
        m_axi_bgmodel_AWLEN,
        m_axi_bgmodel_AWSIZE,
        m_axi_bgmodel_AWBURST,
        m_axi_bgmodel_AWLOCK,
        m_axi_bgmodel_AWCACHE,
        m_axi_bgmodel_AWPROT,
        m_axi_bgmodel_AWQOS,
        m_axi_bgmodel_AWREGION,
        m_axi_bgmodel_AWUSER,
        m_axi_bgmodel_WVALID,
        m_axi_bgmodel_WREADY,
        m_axi_bgmodel_WDATA,
        m_axi_bgmodel_WSTRB,
        m_axi_bgmodel_WLAST,
        m_axi_bgmodel_WID,
        m_axi_bgmodel_WUSER,
        m_axi_bgmodel_ARVALID,
        m_axi_bgmodel_ARREADY,
        m_axi_bgmodel_ARADDR,
        m_axi_bgmodel_ARID,
        m_axi_bgmodel_ARLEN,
        m_axi_bgmodel_ARSIZE,
        m_axi_bgmodel_ARBURST,
        m_axi_bgmodel_ARLOCK,
        m_axi_bgmodel_ARCACHE,
        m_axi_bgmodel_ARPROT,
        m_axi_bgmodel_ARQOS,
        m_axi_bgmodel_ARREGION,
        m_axi_bgmodel_ARUSER,
        m_axi_bgmodel_RVALID,
        m_axi_bgmodel_RREADY,
        m_axi_bgmodel_RDATA,
        m_axi_bgmodel_RLAST,
        m_axi_bgmodel_RID,
        m_axi_bgmodel_RUSER,
        m_axi_bgmodel_RRESP,
        m_axi_bgmodel_BVALID,
        m_axi_bgmodel_BREADY,
        m_axi_bgmodel_BRESP,
        m_axi_bgmodel_BID,
        m_axi_bgmodel_BUSER,
        bgmodel1,
        m_axi_frame_out_AWVALID,
        m_axi_frame_out_AWREADY,
        m_axi_frame_out_AWADDR,
        m_axi_frame_out_AWID,
        m_axi_frame_out_AWLEN,
        m_axi_frame_out_AWSIZE,
        m_axi_frame_out_AWBURST,
        m_axi_frame_out_AWLOCK,
        m_axi_frame_out_AWCACHE,
        m_axi_frame_out_AWPROT,
        m_axi_frame_out_AWQOS,
        m_axi_frame_out_AWREGION,
        m_axi_frame_out_AWUSER,
        m_axi_frame_out_WVALID,
        m_axi_frame_out_WREADY,
        m_axi_frame_out_WDATA,
        m_axi_frame_out_WSTRB,
        m_axi_frame_out_WLAST,
        m_axi_frame_out_WID,
        m_axi_frame_out_WUSER,
        m_axi_frame_out_ARVALID,
        m_axi_frame_out_ARREADY,
        m_axi_frame_out_ARADDR,
        m_axi_frame_out_ARID,
        m_axi_frame_out_ARLEN,
        m_axi_frame_out_ARSIZE,
        m_axi_frame_out_ARBURST,
        m_axi_frame_out_ARLOCK,
        m_axi_frame_out_ARCACHE,
        m_axi_frame_out_ARPROT,
        m_axi_frame_out_ARQOS,
        m_axi_frame_out_ARREGION,
        m_axi_frame_out_ARUSER,
        m_axi_frame_out_RVALID,
        m_axi_frame_out_RREADY,
        m_axi_frame_out_RDATA,
        m_axi_frame_out_RLAST,
        m_axi_frame_out_RID,
        m_axi_frame_out_RUSER,
        m_axi_frame_out_RRESP,
        m_axi_frame_out_BVALID,
        m_axi_frame_out_BREADY,
        m_axi_frame_out_BRESP,
        m_axi_frame_out_BID,
        m_axi_frame_out_BUSER,
        frame_out2,
        frame_in
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 68'b1;
parameter    ap_ST_st2_fsm_1 = 68'b10;
parameter    ap_ST_st3_fsm_2 = 68'b100;
parameter    ap_ST_st4_fsm_3 = 68'b1000;
parameter    ap_ST_st5_fsm_4 = 68'b10000;
parameter    ap_ST_st6_fsm_5 = 68'b100000;
parameter    ap_ST_st7_fsm_6 = 68'b1000000;
parameter    ap_ST_st8_fsm_7 = 68'b10000000;
parameter    ap_ST_st9_fsm_8 = 68'b100000000;
parameter    ap_ST_st10_fsm_9 = 68'b1000000000;
parameter    ap_ST_st11_fsm_10 = 68'b10000000000;
parameter    ap_ST_st12_fsm_11 = 68'b100000000000;
parameter    ap_ST_st13_fsm_12 = 68'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 68'b10000000000000;
parameter    ap_ST_pp0_stg0_fsm_14 = 68'b100000000000000;
parameter    ap_ST_st18_fsm_15 = 68'b1000000000000000;
parameter    ap_ST_st19_fsm_16 = 68'b10000000000000000;
parameter    ap_ST_st20_fsm_17 = 68'b100000000000000000;
parameter    ap_ST_st21_fsm_18 = 68'b1000000000000000000;
parameter    ap_ST_st22_fsm_19 = 68'b10000000000000000000;
parameter    ap_ST_st23_fsm_20 = 68'b100000000000000000000;
parameter    ap_ST_st24_fsm_21 = 68'b1000000000000000000000;
parameter    ap_ST_st25_fsm_22 = 68'b10000000000000000000000;
parameter    ap_ST_pp1_stg0_fsm_23 = 68'b100000000000000000000000;
parameter    ap_ST_st29_fsm_24 = 68'b1000000000000000000000000;
parameter    ap_ST_st30_fsm_25 = 68'b10000000000000000000000000;
parameter    ap_ST_st31_fsm_26 = 68'b100000000000000000000000000;
parameter    ap_ST_st32_fsm_27 = 68'b1000000000000000000000000000;
parameter    ap_ST_st33_fsm_28 = 68'b10000000000000000000000000000;
parameter    ap_ST_st34_fsm_29 = 68'b100000000000000000000000000000;
parameter    ap_ST_st35_fsm_30 = 68'b1000000000000000000000000000000;
parameter    ap_ST_st36_fsm_31 = 68'b10000000000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_32 = 68'b100000000000000000000000000000000;
parameter    ap_ST_st40_fsm_33 = 68'b1000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_34 = 68'b10000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_35 = 68'b100000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_36 = 68'b1000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_37 = 68'b10000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_38 = 68'b100000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_39 = 68'b1000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_40 = 68'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_41 = 68'b100000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_42 = 68'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_43 = 68'b10000000000000000000000000000000000000000000;
parameter    ap_ST_pp4_stg0_fsm_44 = 68'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_45 = 68'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_46 = 68'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_47 = 68'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_48 = 68'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_49 = 68'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp5_stg0_fsm_50 = 68'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_51 = 68'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_52 = 68'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_53 = 68'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_54 = 68'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_55 = 68'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp6_stg0_fsm_56 = 68'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st72_fsm_57 = 68'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_58 = 68'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_59 = 68'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_60 = 68'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_61 = 68'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp7_stg0_fsm_62 = 68'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_63 = 68'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st81_fsm_64 = 68'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st82_fsm_65 = 68'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st83_fsm_66 = 68'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st84_fsm_67 = 68'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_4B000 = 32'b1001011000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_A00 = 32'b101000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_140 = 32'b101000000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv19_4B000 = 19'b1001011000000000000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv7_78 = 7'b1111000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv9_140 = 9'b101000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv12_A00 = 12'b101000000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] init;
output   m_axi_bgmodel_AWVALID;
input   m_axi_bgmodel_AWREADY;
output  [31:0] m_axi_bgmodel_AWADDR;
output  [0:0] m_axi_bgmodel_AWID;
output  [31:0] m_axi_bgmodel_AWLEN;
output  [2:0] m_axi_bgmodel_AWSIZE;
output  [1:0] m_axi_bgmodel_AWBURST;
output  [1:0] m_axi_bgmodel_AWLOCK;
output  [3:0] m_axi_bgmodel_AWCACHE;
output  [2:0] m_axi_bgmodel_AWPROT;
output  [3:0] m_axi_bgmodel_AWQOS;
output  [3:0] m_axi_bgmodel_AWREGION;
output  [0:0] m_axi_bgmodel_AWUSER;
output   m_axi_bgmodel_WVALID;
input   m_axi_bgmodel_WREADY;
output  [31:0] m_axi_bgmodel_WDATA;
output  [3:0] m_axi_bgmodel_WSTRB;
output   m_axi_bgmodel_WLAST;
output  [0:0] m_axi_bgmodel_WID;
output  [0:0] m_axi_bgmodel_WUSER;
output   m_axi_bgmodel_ARVALID;
input   m_axi_bgmodel_ARREADY;
output  [31:0] m_axi_bgmodel_ARADDR;
output  [0:0] m_axi_bgmodel_ARID;
output  [31:0] m_axi_bgmodel_ARLEN;
output  [2:0] m_axi_bgmodel_ARSIZE;
output  [1:0] m_axi_bgmodel_ARBURST;
output  [1:0] m_axi_bgmodel_ARLOCK;
output  [3:0] m_axi_bgmodel_ARCACHE;
output  [2:0] m_axi_bgmodel_ARPROT;
output  [3:0] m_axi_bgmodel_ARQOS;
output  [3:0] m_axi_bgmodel_ARREGION;
output  [0:0] m_axi_bgmodel_ARUSER;
input   m_axi_bgmodel_RVALID;
output   m_axi_bgmodel_RREADY;
input  [31:0] m_axi_bgmodel_RDATA;
input   m_axi_bgmodel_RLAST;
input  [0:0] m_axi_bgmodel_RID;
input  [0:0] m_axi_bgmodel_RUSER;
input  [1:0] m_axi_bgmodel_RRESP;
input   m_axi_bgmodel_BVALID;
output   m_axi_bgmodel_BREADY;
input  [1:0] m_axi_bgmodel_BRESP;
input  [0:0] m_axi_bgmodel_BID;
input  [0:0] m_axi_bgmodel_BUSER;
input  [31:0] bgmodel1;
output   m_axi_frame_out_AWVALID;
input   m_axi_frame_out_AWREADY;
output  [31:0] m_axi_frame_out_AWADDR;
output  [0:0] m_axi_frame_out_AWID;
output  [31:0] m_axi_frame_out_AWLEN;
output  [2:0] m_axi_frame_out_AWSIZE;
output  [1:0] m_axi_frame_out_AWBURST;
output  [1:0] m_axi_frame_out_AWLOCK;
output  [3:0] m_axi_frame_out_AWCACHE;
output  [2:0] m_axi_frame_out_AWPROT;
output  [3:0] m_axi_frame_out_AWQOS;
output  [3:0] m_axi_frame_out_AWREGION;
output  [0:0] m_axi_frame_out_AWUSER;
output   m_axi_frame_out_WVALID;
input   m_axi_frame_out_WREADY;
output  [7:0] m_axi_frame_out_WDATA;
output  [0:0] m_axi_frame_out_WSTRB;
output   m_axi_frame_out_WLAST;
output  [0:0] m_axi_frame_out_WID;
output  [0:0] m_axi_frame_out_WUSER;
output   m_axi_frame_out_ARVALID;
input   m_axi_frame_out_ARREADY;
output  [31:0] m_axi_frame_out_ARADDR;
output  [0:0] m_axi_frame_out_ARID;
output  [31:0] m_axi_frame_out_ARLEN;
output  [2:0] m_axi_frame_out_ARSIZE;
output  [1:0] m_axi_frame_out_ARBURST;
output  [1:0] m_axi_frame_out_ARLOCK;
output  [3:0] m_axi_frame_out_ARCACHE;
output  [2:0] m_axi_frame_out_ARPROT;
output  [3:0] m_axi_frame_out_ARQOS;
output  [3:0] m_axi_frame_out_ARREGION;
output  [0:0] m_axi_frame_out_ARUSER;
input   m_axi_frame_out_RVALID;
output   m_axi_frame_out_RREADY;
input  [7:0] m_axi_frame_out_RDATA;
input   m_axi_frame_out_RLAST;
input  [0:0] m_axi_frame_out_RID;
input  [0:0] m_axi_frame_out_RUSER;
input  [1:0] m_axi_frame_out_RRESP;
input   m_axi_frame_out_BVALID;
output   m_axi_frame_out_BREADY;
input  [1:0] m_axi_frame_out_BRESP;
input  [0:0] m_axi_frame_out_BID;
input  [0:0] m_axi_frame_out_BUSER;
input  [31:0] frame_out2;
input  [31:0] frame_in;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bgmodel_AWVALID;
reg[31:0] m_axi_bgmodel_AWADDR;
reg[31:0] m_axi_bgmodel_AWLEN;
reg m_axi_bgmodel_WVALID;
reg[31:0] m_axi_bgmodel_WDATA;
reg m_axi_bgmodel_ARVALID;
reg[31:0] m_axi_bgmodel_ARADDR;
reg m_axi_bgmodel_RREADY;
reg m_axi_bgmodel_BREADY;
reg m_axi_frame_out_AWVALID;
reg[31:0] m_axi_frame_out_AWADDR;
reg m_axi_frame_out_WVALID;
reg[7:0] m_axi_frame_out_WDATA;
reg m_axi_frame_out_ARVALID;
reg[31:0] m_axi_frame_out_ARADDR;
reg m_axi_frame_out_RREADY;
reg m_axi_frame_out_BREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [67:0] ap_CS_fsm = 68'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_87;
reg   [8:0] indvar_reg_374;
reg   [8:0] ap_reg_ppstg_indvar_reg_374_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_14;
reg    ap_sig_bdd_208;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond1_reg_982;
reg    ap_sig_bdd_217;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [11:0] indvar9_reg_386;
reg   [11:0] ap_reg_ppstg_indvar9_reg_386_pp1_it1;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_23;
reg    ap_sig_bdd_233;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg   [0:0] exitcond4_reg_1002;
reg    ap_sig_bdd_241;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [8:0] indvar1_reg_398;
reg   [8:0] ap_reg_ppstg_indvar1_reg_398_pp2_it1;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_32;
reg    ap_sig_bdd_257;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg   [0:0] exitcond5_reg_1028;
reg    ap_sig_bdd_264;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg   [11:0] indvar2_reg_410;
reg   [11:0] ap_reg_ppstg_indvar2_reg_410_pp3_it1;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_41;
reg    ap_sig_bdd_280;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg   [0:0] exitcond6_reg_1048;
reg    ap_sig_bdd_287;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg    ap_reg_ppiten_pp3_it2 = 1'b0;
reg   [11:0] indvar3_reg_422;
reg   [8:0] indvar4_reg_433;
reg   [11:0] indvar5_reg_444;
reg   [8:0] indvar6_reg_455;
reg   [7:0] reg_484;
reg   [31:0] reg_490;
reg    ap_sig_bdd_326;
reg    ap_sig_ioackin_m_axi_bgmodel_AWREADY;
wire  signed [32:0] tmp_111_cast_fu_496_p1;
reg  signed [32:0] tmp_111_cast_reg_937;
wire  signed [32:0] tmp_112_cast_fu_500_p1;
reg  signed [32:0] tmp_112_cast_reg_943;
wire   [30:0] tmp_113_cast_fu_514_p1;
reg   [30:0] tmp_113_cast_reg_949;
wire   [18:0] p_1_fu_535_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_351;
wire   [0:0] exitcond_fu_529_p2;
reg    ap_sig_ioackin_m_axi_bgmodel_WREADY;
wire   [32:0] tmp_113_fu_577_p1;
reg   [32:0] tmp_113_reg_971;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_367;
wire   [0:0] tmp_53_fu_541_p2;
reg   [31:0] frame_out_addr_reg_976;
wire   [0:0] exitcond1_fu_596_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_982_pp0_it1;
wire   [8:0] indvar_next_fu_602_p2;
reg   [8:0] indvar_next_reg_986;
wire   [30:0] tmp_117_fu_647_p2;
reg   [30:0] tmp_117_reg_991;
reg    ap_sig_cseq_ST_st18_fsm_15;
reg    ap_sig_bdd_389;
reg   [31:0] bgmodel_addr_17_reg_996;
reg    ap_sig_cseq_ST_st19_fsm_16;
reg    ap_sig_bdd_398;
reg    ap_sig_ioackin_m_axi_bgmodel_ARREADY;
wire   [0:0] exitcond4_fu_662_p2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_1002_pp1_it1;
wire   [11:0] indvar_next1_fu_668_p2;
reg   [11:0] indvar_next1_reg_1006;
wire   [6:0] tmp_58_fu_679_p2;
reg   [6:0] tmp_58_reg_1011;
reg    ap_sig_cseq_ST_st29_fsm_24;
reg    ap_sig_bdd_418;
wire   [32:0] tmp_119_fu_715_p1;
reg   [32:0] tmp_119_reg_1017;
reg   [31:0] frame_out_addr_2_reg_1022;
wire   [0:0] exitcond5_fu_734_p2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1028_pp2_it1;
wire   [8:0] indvar_next2_fu_740_p2;
reg   [8:0] indvar_next2_reg_1032;
wire   [30:0] tmp_123_fu_783_p2;
reg   [30:0] tmp_123_reg_1037;
reg    ap_sig_cseq_ST_st40_fsm_33;
reg    ap_sig_bdd_438;
reg   [31:0] bgmodel_addr_18_reg_1042;
reg    ap_sig_cseq_ST_st41_fsm_34;
reg    ap_sig_bdd_447;
wire   [0:0] exitcond6_fu_798_p2;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_1048_pp3_it1;
wire   [11:0] indvar_next3_fu_804_p2;
reg   [11:0] indvar_next3_reg_1052;
wire   [0:0] exitcond7_fu_815_p2;
reg   [0:0] exitcond7_reg_1057;
reg    ap_sig_cseq_ST_pp4_stg0_fsm_44;
reg    ap_sig_bdd_464;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1057_pp4_it1;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
wire   [11:0] indvar_next4_fu_821_p2;
wire   [31:0] part_bgmodel_q0;
reg   [31:0] part_bgmodel_load_reg_1071;
reg   [31:0] frame_out_addr_3_reg_1076;
reg    ap_sig_cseq_ST_st56_fsm_45;
reg    ap_sig_bdd_500;
wire   [0:0] exitcond8_fu_846_p2;
reg   [0:0] exitcond8_reg_1081;
reg    ap_sig_cseq_ST_pp5_stg0_fsm_50;
reg    ap_sig_bdd_509;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_1081_pp5_it1;
reg    ap_sig_ioackin_m_axi_frame_out_WREADY;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
wire   [8:0] indvar_next5_fu_852_p2;
wire   [7:0] extLd_fu_863_p3;
reg   [7:0] extLd_reg_1095;
wire   [0:0] exitcond9_fu_871_p2;
reg   [0:0] exitcond9_reg_1100;
reg    ap_sig_cseq_ST_pp6_stg0_fsm_56;
reg    ap_sig_bdd_545;
reg    ap_reg_ppiten_pp6_it0 = 1'b0;
reg    ap_reg_ppiten_pp6_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1100_pp6_it1;
reg    ap_reg_ppiten_pp6_it2 = 1'b0;
wire   [11:0] indvar_next6_fu_877_p2;
wire   [31:0] part2_bgmodel_q0;
reg   [31:0] part2_bgmodel_load_reg_1114;
reg   [31:0] frame_out_addr_4_reg_1119;
reg    ap_sig_cseq_ST_st72_fsm_57;
reg    ap_sig_bdd_581;
wire   [0:0] exitcond2_fu_902_p2;
reg   [0:0] exitcond2_reg_1124;
reg    ap_sig_cseq_ST_pp7_stg0_fsm_62;
reg    ap_sig_bdd_590;
reg    ap_reg_ppiten_pp7_it0 = 1'b0;
reg    ap_reg_ppiten_pp7_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1124_pp7_it1;
reg    ap_reg_ppiten_pp7_it2 = 1'b0;
wire   [8:0] indvar_next7_fu_908_p2;
wire   [7:0] extLd1_fu_919_p3;
reg   [7:0] extLd1_reg_1138;
wire   [6:0] part_1_fu_927_p2;
reg   [6:0] part_1_reg_1143;
reg    ap_sig_cseq_ST_st80_fsm_63;
reg    ap_sig_bdd_624;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_631;
reg    ap_sig_cseq_ST_st25_fsm_22;
reg    ap_sig_bdd_643;
reg    ap_sig_cseq_ST_st36_fsm_31;
reg    ap_sig_bdd_655;
reg    ap_sig_cseq_ST_st47_fsm_40;
reg    ap_sig_bdd_667;
reg    ap_sig_cseq_ST_st52_fsm_43;
reg    ap_sig_bdd_679;
wire    grp_bgsub_process_fu_466_ap_done;
wire    grp_bgsub_process_fu_475_ap_done;
reg    ap_sig_cseq_ST_st60_fsm_49;
reg    ap_sig_bdd_697;
reg    ap_sig_ioackin_m_axi_frame_out_AWREADY;
reg    ap_sig_cseq_ST_st68_fsm_55;
reg    ap_sig_bdd_713;
reg    ap_sig_cseq_ST_st76_fsm_61;
reg    ap_sig_bdd_727;
reg   [11:0] part_bgmodel_address0;
reg    part_bgmodel_ce0;
reg    part_bgmodel_we0;
reg   [31:0] part_bgmodel_d0;
wire   [11:0] part_bgmodel_address1;
reg    part_bgmodel_ce1;
reg    part_bgmodel_we1;
wire   [31:0] part_bgmodel_d1;
wire   [31:0] part_bgmodel_q1;
reg   [8:0] part_frame_in_address0;
reg    part_frame_in_ce0;
reg    part_frame_in_we0;
wire   [7:0] part_frame_in_d0;
wire   [7:0] part_frame_in_q0;
reg   [8:0] part_frame_out_address0;
reg    part_frame_out_ce0;
reg    part_frame_out_we0;
wire   [0:0] part_frame_out_d0;
wire   [0:0] part_frame_out_q0;
reg   [11:0] part2_bgmodel_address0;
reg    part2_bgmodel_ce0;
reg    part2_bgmodel_we0;
reg   [31:0] part2_bgmodel_d0;
wire   [11:0] part2_bgmodel_address1;
reg    part2_bgmodel_ce1;
reg    part2_bgmodel_we1;
wire   [31:0] part2_bgmodel_d1;
wire   [31:0] part2_bgmodel_q1;
reg   [8:0] part2_frame_in_address0;
reg    part2_frame_in_ce0;
reg    part2_frame_in_we0;
wire   [7:0] part2_frame_in_d0;
wire   [7:0] part2_frame_in_q0;
reg   [8:0] part2_frame_out_address0;
reg    part2_frame_out_ce0;
reg    part2_frame_out_we0;
wire   [0:0] part2_frame_out_d0;
wire   [0:0] part2_frame_out_q0;
wire    grp_bgsub_process_fu_466_ap_start;
wire    grp_bgsub_process_fu_466_ap_idle;
wire    grp_bgsub_process_fu_466_ap_ready;
wire   [8:0] grp_bgsub_process_fu_466_frame_in_address0;
wire    grp_bgsub_process_fu_466_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_466_frame_in_q0;
wire   [8:0] grp_bgsub_process_fu_466_frame_out_address0;
wire    grp_bgsub_process_fu_466_frame_out_ce0;
wire    grp_bgsub_process_fu_466_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_466_frame_out_d0;
wire   [11:0] grp_bgsub_process_fu_466_bgmodel_address0;
wire    grp_bgsub_process_fu_466_bgmodel_ce0;
wire    grp_bgsub_process_fu_466_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_466_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_466_bgmodel_q0;
wire   [11:0] grp_bgsub_process_fu_466_bgmodel_address1;
wire    grp_bgsub_process_fu_466_bgmodel_ce1;
wire    grp_bgsub_process_fu_466_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_466_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_466_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_466_learningRate;
wire    grp_bgsub_process_fu_475_ap_start;
wire    grp_bgsub_process_fu_475_ap_idle;
wire    grp_bgsub_process_fu_475_ap_ready;
wire   [8:0] grp_bgsub_process_fu_475_frame_in_address0;
wire    grp_bgsub_process_fu_475_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_475_frame_in_q0;
wire   [8:0] grp_bgsub_process_fu_475_frame_out_address0;
wire    grp_bgsub_process_fu_475_frame_out_ce0;
wire    grp_bgsub_process_fu_475_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_475_frame_out_d0;
wire   [11:0] grp_bgsub_process_fu_475_bgmodel_address0;
wire    grp_bgsub_process_fu_475_bgmodel_ce0;
wire    grp_bgsub_process_fu_475_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_475_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_475_bgmodel_q0;
wire   [11:0] grp_bgsub_process_fu_475_bgmodel_address1;
wire    grp_bgsub_process_fu_475_bgmodel_ce1;
wire    grp_bgsub_process_fu_475_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_475_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_475_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_475_learningRate;
reg   [18:0] p_reg_338;
reg   [31:0] learningRate_reg_349;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_856;
reg    ap_sig_bdd_859;
reg   [6:0] part_reg_362;
reg    ap_sig_cseq_ST_st84_fsm_67;
reg    ap_sig_bdd_872;
reg   [8:0] indvar_phi_fu_378_p4;
reg   [11:0] indvar9_phi_fu_390_p4;
reg   [8:0] indvar1_phi_fu_402_p4;
reg   [11:0] indvar2_phi_fu_414_p4;
reg    grp_bgsub_process_fu_466_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st51_fsm_42;
reg    ap_sig_bdd_901;
reg    grp_bgsub_process_fu_475_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_57_fu_608_p1;
wire   [63:0] tmp_61_fu_674_p1;
wire   [63:0] tmp_64_fu_746_p1;
wire   [63:0] tmp_67_fu_810_p1;
wire   [63:0] tmp_68_fu_827_p1;
wire   [63:0] tmp_70_fu_858_p1;
wire   [63:0] tmp_72_fu_883_p1;
wire   [63:0] tmp_74_fu_914_p1;
wire   [63:0] tmp_112_fu_518_p1;
wire  signed [63:0] tmp_115_fu_586_p1;
wire   [63:0] tmp_118_fu_652_p1;
wire  signed [63:0] tmp_121_fu_724_p1;
wire   [63:0] tmp_124_fu_788_p1;
wire  signed [63:0] tmp_126_fu_836_p1;
wire  signed [63:0] tmp_128_fu_892_p1;
reg    ap_reg_ioackin_m_axi_bgmodel_AWREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_bgmodel_WREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_bgmodel_ARREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_frame_out_ARREADY = 1'b0;
reg    ap_sig_ioackin_m_axi_frame_out_ARREADY;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_1010;
reg    ap_sig_cseq_ST_st30_fsm_25;
reg    ap_sig_bdd_1025;
reg    ap_reg_ioackin_m_axi_frame_out_AWREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_frame_out_WREADY = 1'b0;
wire   [29:0] tmp_111_fu_504_p4;
wire   [14:0] p_shl_fu_547_p3;
wire   [12:0] p_shl2_fu_559_p3;
wire   [15:0] p_shl_cast_fu_555_p1;
wire   [15:0] p_shl2_cast_fu_567_p1;
wire   [15:0] tmp_54_fu_571_p2;
wire   [32:0] tmp_114_fu_581_p2;
wire   [17:0] p_shl3_fu_613_p3;
wire   [15:0] p_shl4_fu_625_p3;
wire   [18:0] p_shl3_cast_fu_621_p1;
wire   [18:0] p_shl4_cast_fu_633_p1;
wire   [18:0] tmp_55_fu_637_p2;
wire   [30:0] tmp_116_fu_643_p1;
wire   [14:0] p_shl5_fu_685_p3;
wire   [12:0] p_shl6_fu_697_p3;
wire   [15:0] p_shl5_cast_fu_693_p1;
wire   [15:0] p_shl6_cast_fu_705_p1;
wire   [15:0] tmp_59_fu_709_p2;
wire   [32:0] tmp_120_fu_719_p2;
wire   [17:0] p_shl7_fu_751_p3;
wire   [15:0] p_shl8_fu_762_p3;
wire   [18:0] p_shl7_cast_fu_758_p1;
wire   [18:0] p_shl8_cast_fu_769_p1;
wire   [18:0] tmp_62_fu_773_p2;
wire   [30:0] tmp_122_fu_779_p1;
wire   [32:0] tmp_125_fu_832_p2;
wire   [32:0] tmp_127_fu_888_p2;
reg   [67:0] ap_NS_fsm;
reg    ap_sig_bdd_942;
reg    ap_sig_bdd_972;
reg    ap_sig_bdd_987;
reg    ap_sig_bdd_953;
reg    ap_sig_bdd_978;
reg    ap_sig_bdd_994;
reg    ap_sig_bdd_1564;
reg    ap_sig_bdd_1044;
reg    ap_sig_bdd_1057;


bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 2560 ),
    .AddressWidth( 12 ))
part_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_bgmodel_address0 ),
    .ce0( part_bgmodel_ce0 ),
    .we0( part_bgmodel_we0 ),
    .d0( part_bgmodel_d0 ),
    .q0( part_bgmodel_q0 ),
    .address1( part_bgmodel_address1 ),
    .ce1( part_bgmodel_ce1 ),
    .we1( part_bgmodel_we1 ),
    .d1( part_bgmodel_d1 ),
    .q1( part_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
part_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_frame_in_address0 ),
    .ce0( part_frame_in_ce0 ),
    .we0( part_frame_in_we0 ),
    .d0( part_frame_in_d0 ),
    .q0( part_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
part_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_frame_out_address0 ),
    .ce0( part_frame_out_ce0 ),
    .we0( part_frame_out_we0 ),
    .d0( part_frame_out_d0 ),
    .q0( part_frame_out_q0 )
);

bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 2560 ),
    .AddressWidth( 12 ))
part2_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_bgmodel_address0 ),
    .ce0( part2_bgmodel_ce0 ),
    .we0( part2_bgmodel_we0 ),
    .d0( part2_bgmodel_d0 ),
    .q0( part2_bgmodel_q0 ),
    .address1( part2_bgmodel_address1 ),
    .ce1( part2_bgmodel_ce1 ),
    .we1( part2_bgmodel_we1 ),
    .d1( part2_bgmodel_d1 ),
    .q1( part2_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
part2_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_frame_in_address0 ),
    .ce0( part2_frame_in_ce0 ),
    .we0( part2_frame_in_we0 ),
    .d0( part2_frame_in_d0 ),
    .q0( part2_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
part2_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_frame_out_address0 ),
    .ce0( part2_frame_out_ce0 ),
    .we0( part2_frame_out_we0 ),
    .d0( part2_frame_out_d0 ),
    .q0( part2_frame_out_q0 )
);

bgsub_process grp_bgsub_process_fu_466(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_466_ap_start ),
    .ap_done( grp_bgsub_process_fu_466_ap_done ),
    .ap_idle( grp_bgsub_process_fu_466_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_466_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_466_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_466_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_466_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_466_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_466_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_466_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_466_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_466_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_466_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_466_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_466_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_466_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_466_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_466_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_466_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_466_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_466_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_466_learningRate )
);

bgsub_process grp_bgsub_process_fu_475(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_475_ap_start ),
    .ap_done( grp_bgsub_process_fu_475_ap_done ),
    .ap_idle( grp_bgsub_process_fu_475_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_475_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_475_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_475_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_475_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_475_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_475_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_475_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_475_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_475_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_475_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_475_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_475_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_475_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_475_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_475_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_475_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_475_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_475_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_475_learningRate )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_53_fu_541_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34)))) begin
            ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_AWREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_326 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))))) begin
            ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY) & ~ap_sig_bdd_326) | ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_WREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_529_p2) & ~((ap_const_lv1_0 == exitcond_fu_529_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2))))) begin
            ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_529_p2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)))) begin
            ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | ((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)))) begin
            ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_AWREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61)))) begin
            ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)))) begin
            ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_WREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2))))) begin
            ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)))) begin
            ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_596_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond1_fu_596_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_596_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_662_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond4_fu_662_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_662_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_734_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond5_fu_734_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_734_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
            ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_798_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & (ap_const_lv1_0 == exitcond6_fu_798_p2))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_798_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
            ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~(ap_const_lv1_0 == exitcond7_fu_815_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done)))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & (ap_const_lv1_0 == exitcond7_fu_815_p2))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~(ap_const_lv1_0 == exitcond7_fu_815_p2)))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2))) begin
            ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done)))) begin
            ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond8_fu_846_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond8_fu_846_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond8_fu_846_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))) begin
            ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
            ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_871_p2))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & (ap_const_lv1_0 == exitcond9_fu_871_p2))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_871_p2)))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2))) begin
            ap_reg_ppiten_pp6_it2 <= ap_reg_ppiten_pp6_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_902_p2))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & (ap_const_lv1_0 == exitcond2_fu_902_p2))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_1;
        end else if (((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_902_p2)))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2))) begin
            ap_reg_ppiten_pp7_it2 <= ap_reg_ppiten_pp7_it1;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61))) begin
            ap_reg_ppiten_pp7_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_466_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_466_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_42)) begin
            grp_bgsub_process_fu_466_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_466_ap_ready)) begin
            grp_bgsub_process_fu_466_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_475_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_475_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_42)) begin
            grp_bgsub_process_fu_475_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_475_ap_ready)) begin
            grp_bgsub_process_fu_475_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1028) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        indvar1_reg_398 <= indvar_next2_reg_1032;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
        indvar1_reg_398 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1048) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        indvar2_reg_410 <= indvar_next3_reg_1052;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
        indvar2_reg_410 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & (ap_const_lv1_0 == exitcond7_fu_815_p2))) begin
        indvar3_reg_422 <= indvar_next4_fu_821_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done)))) begin
        indvar3_reg_422 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
        indvar4_reg_433 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond8_fu_846_p2))) begin
        indvar4_reg_433 <= indvar_next5_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
        indvar5_reg_444 <= ap_const_lv12_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & (ap_const_lv1_0 == exitcond9_fu_871_p2))) begin
        indvar5_reg_444 <= indvar_next6_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61))) begin
        indvar6_reg_455 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & (ap_const_lv1_0 == exitcond2_fu_902_p2))) begin
        indvar6_reg_455 <= indvar_next7_fu_908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1002) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        indvar9_reg_386 <= indvar_next1_reg_1006;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
        indvar9_reg_386 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_982 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_reg_374 <= indvar_next_reg_986;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        indvar_reg_374 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == init) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_859)) begin
        learningRate_reg_349[23] <= 1'b1;
        learningRate_reg_349[24] <= 1'b1;
        learningRate_reg_349[25] <= 1'b1;
        learningRate_reg_349[26] <= 1'b1;
        learningRate_reg_349[27] <= 1'b1;
        learningRate_reg_349[28] <= 1'b1;
        learningRate_reg_349[29] <= 1'b1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == init) & ~(ap_sig_bdd_326 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        learningRate_reg_349[23] <= 1'b0;
        learningRate_reg_349[24] <= 1'b0;
        learningRate_reg_349[25] <= 1'b0;
        learningRate_reg_349[26] <= 1'b0;
        learningRate_reg_349[27] <= 1'b0;
        learningRate_reg_349[28] <= 1'b0;
        learningRate_reg_349[29] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_326 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        p_reg_338 <= ap_const_lv19_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_529_p2) & ~((ap_const_lv1_0 == exitcond_fu_529_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)))) begin
        p_reg_338 <= p_1_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st84_fsm_67) & ~(m_axi_frame_out_BVALID == ap_const_logic_0))) begin
        part_reg_362 <= part_1_reg_1143;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_859)) begin
        part_reg_362 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_reg_ppstg_exitcond1_reg_982_pp0_it1 <= exitcond1_reg_982;
        ap_reg_ppstg_indvar_reg_374_pp0_it1 <= indvar_reg_374;
        exitcond1_reg_982 <= exitcond1_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)))) begin
        ap_reg_ppstg_exitcond2_reg_1124_pp7_it1 <= exitcond2_reg_1124;
        exitcond2_reg_1124 <= exitcond2_fu_902_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        ap_reg_ppstg_exitcond4_reg_1002_pp1_it1 <= exitcond4_reg_1002;
        ap_reg_ppstg_indvar9_reg_386_pp1_it1 <= indvar9_reg_386;
        exitcond4_reg_1002 <= exitcond4_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        ap_reg_ppstg_exitcond5_reg_1028_pp2_it1 <= exitcond5_reg_1028;
        ap_reg_ppstg_indvar1_reg_398_pp2_it1 <= indvar1_reg_398;
        exitcond5_reg_1028 <= exitcond5_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        ap_reg_ppstg_exitcond6_reg_1048_pp3_it1 <= exitcond6_reg_1048;
        ap_reg_ppstg_indvar2_reg_410_pp3_it1 <= indvar2_reg_410;
        exitcond6_reg_1048 <= exitcond6_fu_798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)))) begin
        ap_reg_ppstg_exitcond7_reg_1057_pp4_it1 <= exitcond7_reg_1057;
        exitcond7_reg_1057 <= exitcond7_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        ap_reg_ppstg_exitcond8_reg_1081_pp5_it1 <= exitcond8_reg_1081;
        exitcond8_reg_1081 <= exitcond8_fu_846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)))) begin
        ap_reg_ppstg_exitcond9_reg_1100_pp6_it1 <= exitcond9_reg_1100;
        exitcond9_reg_1100 <= exitcond9_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY))) begin
        bgmodel_addr_17_reg_996[30 : 0] <= tmp_118_fu_652_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34))) begin
        bgmodel_addr_18_reg_1042[30 : 0] <= tmp_124_fu_788_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & (ap_const_lv1_0 == exitcond2_reg_1124))) begin
        extLd1_reg_1138 <= extLd1_fu_919_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond8_reg_1081))) begin
        extLd_reg_1095 <= extLd_fu_863_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_24)) begin
        frame_out_addr_2_reg_1022 <= tmp_121_fu_724_p1;
        tmp_119_reg_1017[15 : 7] <= tmp_119_fu_715_p1[15 : 7];
        tmp_58_reg_1011[6 : 1] <= tmp_58_fu_679_p2[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_45)) begin
        frame_out_addr_3_reg_1076 <= tmp_126_fu_836_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_57)) begin
        frame_out_addr_4_reg_1119 <= tmp_128_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_53_fu_541_p2))) begin
        frame_out_addr_reg_976 <= tmp_115_fu_586_p1;
        tmp_113_reg_971[15 : 6] <= tmp_113_fu_577_p1[15 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        indvar_next1_reg_1006 <= indvar_next1_fu_668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        indvar_next2_reg_1032 <= indvar_next2_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        indvar_next3_reg_1052 <= indvar_next3_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_next_reg_986 <= indvar_next_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & (ap_const_lv1_0 == exitcond9_reg_1100))) begin
        part2_bgmodel_load_reg_1114 <= part2_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_63)) begin
        part_1_reg_1143 <= part_1_fu_927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & (ap_const_lv1_0 == exitcond7_reg_1057))) begin
        part_bgmodel_load_reg_1071 <= part_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_982 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1028) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))))) begin
        reg_484 <= m_axi_frame_out_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1002) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1048) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))))) begin
        reg_490 <= m_axi_bgmodel_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_sig_bdd_326 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        tmp_111_cast_reg_937 <= tmp_111_cast_fu_496_p1;
        tmp_112_cast_reg_943 <= tmp_112_cast_fu_500_p1;
        tmp_113_cast_reg_949[29 : 0] <= tmp_113_cast_fu_514_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_15)) begin
        tmp_117_reg_991 <= tmp_117_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_33)) begin
        tmp_123_reg_1037 <= tmp_123_fu_783_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st7_fsm_6 or tmp_53_fu_541_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_53_fu_541_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_53_fu_541_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_53_fu_541_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_208) begin
    if (ap_sig_bdd_208) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_233) begin
    if (ap_sig_bdd_233) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_257) begin
    if (ap_sig_bdd_257) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_280) begin
    if (ap_sig_bdd_280) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_464) begin
    if (ap_sig_bdd_464) begin
        ap_sig_cseq_ST_pp4_stg0_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp4_stg0_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_509) begin
    if (ap_sig_bdd_509) begin
        ap_sig_cseq_ST_pp5_stg0_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp5_stg0_fsm_50 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_545) begin
    if (ap_sig_bdd_545) begin
        ap_sig_cseq_ST_pp6_stg0_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp6_stg0_fsm_56 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_590) begin
    if (ap_sig_bdd_590) begin
        ap_sig_cseq_ST_pp7_stg0_fsm_62 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp7_stg0_fsm_62 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_631) begin
    if (ap_sig_bdd_631) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_389) begin
    if (ap_sig_bdd_389) begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_398) begin
    if (ap_sig_bdd_398) begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_87) begin
    if (ap_sig_bdd_87) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_643) begin
    if (ap_sig_bdd_643) begin
        ap_sig_cseq_ST_st25_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_418) begin
    if (ap_sig_bdd_418) begin
        ap_sig_cseq_ST_st29_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_351) begin
    if (ap_sig_bdd_351) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1025) begin
    if (ap_sig_bdd_1025) begin
        ap_sig_cseq_ST_st30_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_655) begin
    if (ap_sig_bdd_655) begin
        ap_sig_cseq_ST_st36_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_438) begin
    if (ap_sig_bdd_438) begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_447) begin
    if (ap_sig_bdd_447) begin
        ap_sig_cseq_ST_st41_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_667) begin
    if (ap_sig_bdd_667) begin
        ap_sig_cseq_ST_st47_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_901) begin
    if (ap_sig_bdd_901) begin
        ap_sig_cseq_ST_st51_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_679) begin
    if (ap_sig_bdd_679) begin
        ap_sig_cseq_ST_st52_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_500) begin
    if (ap_sig_bdd_500) begin
        ap_sig_cseq_ST_st56_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st56_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_697) begin
    if (ap_sig_bdd_697) begin
        ap_sig_cseq_ST_st60_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_713) begin
    if (ap_sig_bdd_713) begin
        ap_sig_cseq_ST_st68_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st68_fsm_55 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_856) begin
    if (ap_sig_bdd_856) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_581) begin
    if (ap_sig_bdd_581) begin
        ap_sig_cseq_ST_st72_fsm_57 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st72_fsm_57 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_727) begin
    if (ap_sig_bdd_727) begin
        ap_sig_cseq_ST_st76_fsm_61 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st76_fsm_61 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_367) begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_624) begin
    if (ap_sig_bdd_624) begin
        ap_sig_cseq_ST_st80_fsm_63 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_63 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_872) begin
    if (ap_sig_bdd_872) begin
        ap_sig_cseq_ST_st84_fsm_67 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st84_fsm_67 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1010) begin
    if (ap_sig_bdd_1010) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (m_axi_bgmodel_ARREADY or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_ARREADY = m_axi_bgmodel_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_ARREADY = ap_const_logic_1;
    end
end

always @ (m_axi_bgmodel_AWREADY or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_AWREADY = m_axi_bgmodel_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_AWREADY = ap_const_logic_1;
    end
end

always @ (m_axi_bgmodel_WREADY or ap_reg_ioackin_m_axi_bgmodel_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_WREADY = m_axi_bgmodel_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_WREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_ARREADY or ap_reg_ioackin_m_axi_frame_out_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_ARREADY = m_axi_frame_out_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_ARREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_AWREADY or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_AWREADY = m_axi_frame_out_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_AWREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_WREADY or ap_reg_ioackin_m_axi_frame_out_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_WREADY = m_axi_frame_out_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_WREADY = ap_const_logic_1;
    end
end

always @ (indvar1_reg_398 or ap_sig_cseq_ST_pp2_stg0_fsm_32 or exitcond5_reg_1028 or ap_reg_ppiten_pp2_it1 or indvar_next2_reg_1032) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1028) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        indvar1_phi_fu_402_p4 = indvar_next2_reg_1032;
    end else begin
        indvar1_phi_fu_402_p4 = indvar1_reg_398;
    end
end

always @ (indvar2_reg_410 or ap_sig_cseq_ST_pp3_stg0_fsm_41 or exitcond6_reg_1048 or ap_reg_ppiten_pp3_it1 or indvar_next3_reg_1052) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1048) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        indvar2_phi_fu_414_p4 = indvar_next3_reg_1052;
    end else begin
        indvar2_phi_fu_414_p4 = indvar2_reg_410;
    end
end

always @ (indvar9_reg_386 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or exitcond4_reg_1002 or ap_reg_ppiten_pp1_it1 or indvar_next1_reg_1006) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1002) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        indvar9_phi_fu_390_p4 = indvar_next1_reg_1006;
    end else begin
        indvar9_phi_fu_390_p4 = indvar9_reg_386;
    end
end

always @ (indvar_reg_374 or ap_sig_cseq_ST_pp0_stg0_fsm_14 or exitcond1_reg_982 or ap_reg_ppiten_pp0_it1 or indvar_next_reg_986) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_982 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        indvar_phi_fu_378_p4 = indvar_next_reg_986;
    end else begin
        indvar_phi_fu_378_p4 = indvar_reg_374;
    end
end

always @ (ap_sig_cseq_ST_st19_fsm_16 or ap_sig_cseq_ST_st41_fsm_34 or tmp_118_fu_652_p1 or tmp_124_fu_788_p1 or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34)) begin
            m_axi_bgmodel_ARADDR = tmp_124_fu_788_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16)) begin
            m_axi_bgmodel_ARADDR = tmp_118_fu_652_p1;
        end else begin
            m_axi_bgmodel_ARADDR = 'bx;
        end
    end else begin
        m_axi_bgmodel_ARADDR = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st19_fsm_16 or ap_sig_cseq_ST_st41_fsm_34 or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)))) begin
        m_axi_bgmodel_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_addr_17_reg_996 or bgmodel_addr_18_reg_1042 or tmp_112_fu_518_p1 or ap_reg_ioackin_m_axi_bgmodel_AWREADY or ap_sig_bdd_942 or ap_sig_bdd_972 or ap_sig_bdd_987) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) begin
        if (ap_sig_bdd_987) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_18_reg_1042;
        end else if (ap_sig_bdd_972) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_17_reg_996;
        end else if (ap_sig_bdd_942) begin
            m_axi_bgmodel_AWADDR = tmp_112_fu_518_p1;
        end else begin
            m_axi_bgmodel_AWADDR = 'bx;
        end
    end else begin
        m_axi_bgmodel_AWADDR = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or init or m_axi_frame_out_BVALID or ap_sig_bdd_326 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_ap_done or grp_bgsub_process_fu_475_ap_done or ap_sig_cseq_ST_st68_fsm_55 or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)))) begin
        m_axi_bgmodel_AWLEN = ap_const_lv32_A00;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_326 & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY))) begin
        m_axi_bgmodel_AWLEN = ap_const_lv32_4B000;
    end else begin
        m_axi_bgmodel_AWLEN = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or init or m_axi_frame_out_BVALID or ap_sig_bdd_326 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_ap_done or grp_bgsub_process_fu_475_ap_done or ap_sig_cseq_ST_st68_fsm_55 or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_326 & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)))) begin
        m_axi_bgmodel_AWVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_AWVALID = ap_const_logic_0;
    end
end

always @ (init or m_axi_bgmodel_BVALID or ap_sig_cseq_ST_st60_fsm_49 or ap_sig_ioackin_m_axi_frame_out_AWREADY or ap_sig_cseq_ST_st76_fsm_61 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_bdd_859) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61)) | (~(ap_const_lv1_0 == init) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_859))) begin
        m_axi_bgmodel_BREADY = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg0_fsm_23 or exitcond4_reg_1002 or ap_sig_bdd_241 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp3_stg0_fsm_41 or exitcond6_reg_1048 or ap_sig_bdd_287 or ap_reg_ppiten_pp3_it1) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1002) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1048) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))))) begin
        m_axi_bgmodel_RREADY = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_RREADY = ap_const_logic_0;
    end
end

always @ (part_bgmodel_load_reg_1071 or part2_bgmodel_load_reg_1114 or ap_reg_ioackin_m_axi_bgmodel_WREADY or ap_sig_bdd_953 or ap_sig_bdd_978 or ap_sig_bdd_994) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) begin
        if (ap_sig_bdd_994) begin
            m_axi_bgmodel_WDATA = part2_bgmodel_load_reg_1114;
        end else if (ap_sig_bdd_978) begin
            m_axi_bgmodel_WDATA = part_bgmodel_load_reg_1071;
        end else if (ap_sig_bdd_953) begin
            m_axi_bgmodel_WDATA = ap_const_lv32_0;
        end else begin
            m_axi_bgmodel_WDATA = 'bx;
        end
    end else begin
        m_axi_bgmodel_WDATA = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_529_p2 or ap_reg_ppstg_exitcond7_reg_1057_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_reg_ppstg_exitcond9_reg_1100_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_reg_ioackin_m_axi_bgmodel_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_529_p2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)))) begin
        m_axi_bgmodel_WVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_WVALID = ap_const_logic_0;
    end
end

always @ (frame_out_addr_reg_976 or frame_out_addr_2_reg_1022 or ap_reg_ioackin_m_axi_frame_out_ARREADY or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st30_fsm_25) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_2_reg_1022;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_reg_976;
        end else begin
            m_axi_frame_out_ARADDR = 'bx;
        end
    end else begin
        m_axi_frame_out_ARADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_m_axi_frame_out_ARREADY or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st30_fsm_25) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) | ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)))) begin
        m_axi_frame_out_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_ARVALID = ap_const_logic_0;
    end
end

always @ (frame_out_addr_3_reg_1076 or frame_out_addr_4_reg_1119 or ap_sig_cseq_ST_st60_fsm_49 or ap_sig_cseq_ST_st76_fsm_61 or ap_sig_bdd_1564) begin
    if (ap_sig_bdd_1564) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_4_reg_1119;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_3_reg_1076;
        end else begin
            m_axi_frame_out_AWADDR = 'bx;
        end
    end else begin
        m_axi_frame_out_AWADDR = 'bx;
    end
end

always @ (m_axi_bgmodel_BVALID or ap_sig_cseq_ST_st60_fsm_49 or ap_sig_cseq_ST_st76_fsm_61 or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_49) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_61) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)))) begin
        m_axi_frame_out_AWVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_AWVALID = ap_const_logic_0;
    end
end

always @ (m_axi_frame_out_BVALID or ap_sig_ioackin_m_axi_bgmodel_AWREADY or ap_sig_cseq_ST_st68_fsm_55 or ap_sig_cseq_ST_st84_fsm_67) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st84_fsm_67) & ~(m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
        m_axi_frame_out_BREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_out_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_14 or exitcond1_reg_982 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp2_stg0_fsm_32 or exitcond5_reg_1028 or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it1) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_982 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1028) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))))) begin
        m_axi_frame_out_RREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_out_RREADY = ap_const_logic_0;
    end
end

always @ (extLd_reg_1095 or extLd1_reg_1138 or ap_reg_ioackin_m_axi_frame_out_WREADY or ap_sig_bdd_1044 or ap_sig_bdd_1057) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) begin
        if (ap_sig_bdd_1057) begin
            m_axi_frame_out_WDATA = extLd1_reg_1138;
        end else if (ap_sig_bdd_1044) begin
            m_axi_frame_out_WDATA = extLd_reg_1095;
        end else begin
            m_axi_frame_out_WDATA = 'bx;
        end
    end else begin
        m_axi_frame_out_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond8_reg_1081_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_exitcond2_reg_1124_pp7_it1 or ap_reg_ppiten_pp7_it2 or ap_reg_ioackin_m_axi_frame_out_WREADY) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)))) begin
        m_axi_frame_out_WVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_WVALID = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp3_it2 or ap_sig_cseq_ST_pp6_stg0_fsm_56 or ap_reg_ppiten_pp6_it0 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_bgmodel_address0 or tmp_67_fu_810_p1 or tmp_72_fu_883_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) begin
        part2_bgmodel_address0 = tmp_67_fu_810_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0))) begin
        part2_bgmodel_address0 = tmp_72_fu_883_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_bgmodel_address0 = grp_bgsub_process_fu_475_bgmodel_address0;
    end else begin
        part2_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_287 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp6_stg0_fsm_56 or ap_reg_ppiten_pp6_it0 or ap_reg_ppstg_exitcond9_reg_1100_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_56) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))))) begin
        part2_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_bgmodel_ce0 = grp_bgsub_process_fu_475_bgmodel_ce0;
    end else begin
        part2_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_bgmodel_ce1 = grp_bgsub_process_fu_475_bgmodel_ce1;
    end else begin
        part2_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp3_it2 or reg_490 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) begin
        part2_bgmodel_d0 = reg_490;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_bgmodel_d0 = grp_bgsub_process_fu_475_bgmodel_d0;
    end else begin
        part2_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_287 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppstg_exitcond6_reg_1048_pp3_it1 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond6_reg_1048_pp3_it1))) begin
        part2_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_bgmodel_we0 = grp_bgsub_process_fu_475_bgmodel_we0;
    end else begin
        part2_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_bgmodel_we1 = grp_bgsub_process_fu_475_bgmodel_we1;
    end else begin
        part2_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_frame_in_address0 or tmp_64_fu_746_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) begin
        part2_frame_in_address0 = tmp_64_fu_746_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_frame_in_address0 = grp_bgsub_process_fu_475_frame_in_address0;
    end else begin
        part2_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_264 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        part2_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_frame_in_ce0 = grp_bgsub_process_fu_475_frame_in_ce0;
    end else begin
        part2_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_264 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond5_reg_1028_pp2_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1028_pp2_it1))) begin
        part2_frame_in_we0 = ap_const_logic_1;
    end else begin
        part2_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp7_stg0_fsm_62 or ap_reg_ppiten_pp7_it0 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_frame_out_address0 or tmp_74_fu_914_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0))) begin
        part2_frame_out_address0 = tmp_74_fu_914_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_frame_out_address0 = grp_bgsub_process_fu_475_frame_out_address0;
    end else begin
        part2_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_ioackin_m_axi_frame_out_WREADY or ap_sig_cseq_ST_pp7_stg0_fsm_62 or ap_reg_ppiten_pp7_it0 or ap_reg_ppstg_exitcond2_reg_1124_pp7_it1 or ap_reg_ppiten_pp7_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)))) begin
        part2_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_frame_out_ce0 = grp_bgsub_process_fu_475_frame_out_ce0;
    end else begin
        part2_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_475_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part2_frame_out_we0 = grp_bgsub_process_fu_475_frame_out_we0;
    end else begin
        part2_frame_out_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp4_stg0_fsm_44 or ap_reg_ppiten_pp4_it0 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_bgmodel_address0 or tmp_61_fu_674_p1 or tmp_68_fu_827_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) begin
        part_bgmodel_address0 = tmp_61_fu_674_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        part_bgmodel_address0 = tmp_68_fu_827_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_bgmodel_address0 = grp_bgsub_process_fu_466_bgmodel_address0;
    end else begin
        part_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_241 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp4_stg0_fsm_44 or ap_reg_ppiten_pp4_it0 or ap_reg_ppstg_exitcond7_reg_1057_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_44) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        part_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_bgmodel_ce0 = grp_bgsub_process_fu_466_bgmodel_ce0;
    end else begin
        part_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_bgmodel_ce1 = grp_bgsub_process_fu_466_bgmodel_ce1;
    end else begin
        part_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it2 or reg_490 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) begin
        part_bgmodel_d0 = reg_490;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_bgmodel_d0 = grp_bgsub_process_fu_466_bgmodel_d0;
    end else begin
        part_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_241 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppstg_exitcond4_reg_1002_pp1_it1 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_1002_pp1_it1))) begin
        part_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_bgmodel_we0 = grp_bgsub_process_fu_466_bgmodel_we0;
    end else begin
        part_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_bgmodel_we1 = grp_bgsub_process_fu_466_bgmodel_we1;
    end else begin
        part_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_frame_in_address0 or tmp_57_fu_608_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        part_frame_in_address0 = tmp_57_fu_608_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_frame_in_address0 = grp_bgsub_process_fu_466_frame_in_address0;
    end else begin
        part_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_217 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        part_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_frame_in_ce0 = grp_bgsub_process_fu_466_frame_in_ce0;
    end else begin
        part_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_217 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond1_reg_982_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_982_pp0_it1))) begin
        part_frame_in_we0 = ap_const_logic_1;
    end else begin
        part_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp5_stg0_fsm_50 or ap_reg_ppiten_pp5_it0 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_frame_out_address0 or tmp_70_fu_858_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0))) begin
        part_frame_out_address0 = tmp_70_fu_858_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_frame_out_address0 = grp_bgsub_process_fu_466_frame_out_address0;
    end else begin
        part_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp5_stg0_fsm_50 or ap_reg_ppiten_pp5_it0 or ap_reg_ppstg_exitcond8_reg_1081_pp5_it1 or ap_sig_ioackin_m_axi_frame_out_WREADY or ap_reg_ppiten_pp5_it2 or ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_50) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        part_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_frame_out_ce0 = grp_bgsub_process_fu_466_frame_out_ce0;
    end else begin
        part_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
        part_frame_out_we0 = grp_bgsub_process_fu_466_frame_out_we0;
    end else begin
        part_frame_out_we0 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or init or m_axi_bgmodel_BVALID or m_axi_frame_out_BVALID or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_241 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp3_it0 or ap_sig_bdd_287 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_sig_bdd_326 or ap_sig_ioackin_m_axi_bgmodel_AWREADY or exitcond_fu_529_p2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or tmp_53_fu_541_p2 or exitcond1_fu_596_p2 or ap_sig_ioackin_m_axi_bgmodel_ARREADY or exitcond4_fu_662_p2 or exitcond5_fu_734_p2 or exitcond6_fu_798_p2 or exitcond7_fu_815_p2 or ap_reg_ppiten_pp4_it0 or ap_reg_ppiten_pp4_it1 or ap_reg_ppstg_exitcond7_reg_1057_pp4_it1 or ap_reg_ppiten_pp4_it2 or exitcond8_fu_846_p2 or ap_reg_ppiten_pp5_it0 or ap_reg_ppiten_pp5_it1 or ap_reg_ppstg_exitcond8_reg_1081_pp5_it1 or ap_sig_ioackin_m_axi_frame_out_WREADY or ap_reg_ppiten_pp5_it2 or exitcond9_fu_871_p2 or ap_reg_ppiten_pp6_it0 or ap_reg_ppiten_pp6_it1 or ap_reg_ppstg_exitcond9_reg_1100_pp6_it1 or ap_reg_ppiten_pp6_it2 or exitcond2_fu_902_p2 or ap_reg_ppiten_pp7_it0 or ap_reg_ppiten_pp7_it1 or ap_reg_ppstg_exitcond2_reg_1124_pp7_it1 or ap_reg_ppiten_pp7_it2 or grp_bgsub_process_fu_466_ap_done or grp_bgsub_process_fu_475_ap_done or ap_sig_ioackin_m_axi_frame_out_AWREADY or ap_sig_bdd_859 or ap_sig_ioackin_m_axi_frame_out_ARREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_326 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if (((ap_const_lv1_0 == init) & ~(ap_sig_bdd_326 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (((ap_const_lv1_0 == exitcond_fu_529_p2) & ~((ap_const_lv1_0 == exitcond_fu_529_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~((ap_const_lv1_0 == exitcond_fu_529_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)) & ~(ap_const_lv1_0 == exitcond_fu_529_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~ap_sig_bdd_859) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == tmp_53_fu_541_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
        end
        ap_ST_pp0_stg0_fsm_14 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_596_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_596_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st18_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
            end
        end
        ap_ST_st18_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_16;
        end
        ap_ST_st19_fsm_16 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st20_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_16;
            end
        end
        ap_ST_st20_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_18;
        end
        ap_ST_st21_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_19;
        end
        ap_ST_st22_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_20;
        end
        ap_ST_st23_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_21;
        end
        ap_ST_st24_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_22;
        end
        ap_ST_st25_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
        end
        ap_ST_pp1_stg0_fsm_23 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_662_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_241 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_662_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st29_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end
        end
        ap_ST_st29_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_25;
        end
        ap_ST_st30_fsm_25 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st31_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_25;
            end
        end
        ap_ST_st31_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_27;
        end
        ap_ST_st32_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_28;
        end
        ap_ST_st33_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_29;
        end
        ap_ST_st34_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_30;
        end
        ap_ST_st35_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_31;
        end
        ap_ST_st36_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
        end
        ap_ST_pp2_stg0_fsm_32 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_734_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_734_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st40_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
            end
        end
        ap_ST_st40_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_34;
        end
        ap_ST_st41_fsm_34 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st42_fsm_35;
            end else begin
                ap_NS_fsm = ap_ST_st41_fsm_34;
            end
        end
        ap_ST_st42_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_36;
        end
        ap_ST_st43_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_37;
        end
        ap_ST_st44_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_38;
        end
        ap_ST_st45_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_39;
        end
        ap_ST_st46_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_40;
        end
        ap_ST_st47_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
        end
        ap_ST_pp3_stg0_fsm_41 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_798_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_798_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_st51_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
            end
        end
        ap_ST_st51_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_43;
        end
        ap_ST_st52_fsm_43 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_44;
            end else begin
                ap_NS_fsm = ap_ST_st52_fsm_43;
            end
        end
        ap_ST_pp4_stg0_fsm_44 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~(ap_const_lv1_0 == exitcond7_fu_815_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_44;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~(ap_const_lv1_0 == exitcond7_fu_815_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_st56_fsm_45;
            end else begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_44;
            end
        end
        ap_ST_st56_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_46;
        end
        ap_ST_st57_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_47;
        end
        ap_ST_st58_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_48;
        end
        ap_ST_st59_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st60_fsm_49;
        end
        ap_ST_st60_fsm_49 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_50;
            end else begin
                ap_NS_fsm = ap_ST_st60_fsm_49;
            end
        end
        ap_ST_pp5_stg0_fsm_50 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond8_fu_846_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_50;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond8_fu_846_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_st64_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_50;
            end
        end
        ap_ST_st64_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_52;
        end
        ap_ST_st65_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st66_fsm_53;
        end
        ap_ST_st66_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st67_fsm_54;
        end
        ap_ST_st67_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st68_fsm_55;
        end
        ap_ST_st68_fsm_55 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_56;
            end else begin
                ap_NS_fsm = ap_ST_st68_fsm_55;
            end
        end
        ap_ST_pp6_stg0_fsm_56 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_871_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_56;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_871_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_st72_fsm_57;
            end else begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_56;
            end
        end
        ap_ST_st72_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st73_fsm_58;
        end
        ap_ST_st73_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_59;
        end
        ap_ST_st74_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st75_fsm_60;
        end
        ap_ST_st75_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st76_fsm_61;
        end
        ap_ST_st76_fsm_61 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_62;
            end else begin
                ap_NS_fsm = ap_ST_st76_fsm_61;
            end
        end
        ap_ST_pp7_stg0_fsm_62 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_902_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_62;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_902_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
                ap_NS_fsm = ap_ST_st80_fsm_63;
            end else begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_62;
            end
        end
        ap_ST_st80_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st81_fsm_64;
        end
        ap_ST_st81_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st82_fsm_65;
        end
        ap_ST_st82_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st83_fsm_66;
        end
        ap_ST_st83_fsm_66 : 
        begin
            ap_NS_fsm = ap_ST_st84_fsm_67;
        end
        ap_ST_st84_fsm_67 : 
        begin
            if (~(m_axi_frame_out_BVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st84_fsm_67;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_1010 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1025 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_reg_ppstg_exitcond8_reg_1081_pp5_it1 or ap_reg_ppiten_pp5_it2) begin
    ap_sig_bdd_1044 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1081_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2));
end


always @ (ap_reg_ppstg_exitcond2_reg_1124_pp7_it1 or ap_reg_ppiten_pp7_it2) begin
    ap_sig_bdd_1057 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1124_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2));
end


always @ (m_axi_bgmodel_BVALID or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    ap_sig_bdd_1564 = (~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_208 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (m_axi_frame_out_RVALID or exitcond1_reg_982) begin
    ap_sig_bdd_217 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (exitcond1_reg_982 == ap_const_lv1_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_233 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (m_axi_bgmodel_RVALID or exitcond4_reg_1002) begin
    ap_sig_bdd_241 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond4_reg_1002));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_257 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (m_axi_frame_out_RVALID or exitcond5_reg_1028) begin
    ap_sig_bdd_264 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond5_reg_1028));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_280 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (m_axi_bgmodel_RVALID or exitcond6_reg_1048) begin
    ap_sig_bdd_287 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond6_reg_1048));
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_326 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_351 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_389 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_398 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_418 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_438 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_447 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_464 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_500 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_509 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_545 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_581 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_39]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_590 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_624 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_631 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_643 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_655 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_667 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_679 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_697 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_713 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_727 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_856 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (init or m_axi_bgmodel_BVALID) begin
    ap_sig_bdd_859 = (~(ap_const_lv1_0 == init) & (m_axi_bgmodel_BVALID == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_87 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_872 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_43]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_901 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_sig_cseq_ST_st1_fsm_0 or init or ap_sig_bdd_326) begin
    ap_sig_bdd_942 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_326);
end


always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_529_p2) begin
    ap_sig_bdd_953 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_529_p2));
end


always @ (ap_sig_cseq_ST_st52_fsm_43 or grp_bgsub_process_fu_466_ap_done or grp_bgsub_process_fu_475_ap_done) begin
    ap_sig_bdd_972 = ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43) & ~((ap_const_logic_0 == grp_bgsub_process_fu_466_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_475_ap_done)));
end


always @ (ap_reg_ppstg_exitcond7_reg_1057_pp4_it1 or ap_reg_ppiten_pp4_it2) begin
    ap_sig_bdd_978 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1057_pp4_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2));
end


always @ (m_axi_frame_out_BVALID or ap_sig_cseq_ST_st68_fsm_55) begin
    ap_sig_bdd_987 = ((ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_55) & ~(m_axi_frame_out_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond9_reg_1100_pp6_it1 or ap_reg_ppiten_pp6_it2) begin
    ap_sig_bdd_994 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1100_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2));
end

assign exitcond1_fu_596_p2 = (indvar_phi_fu_378_p4 == ap_const_lv9_140? 1'b1: 1'b0);

assign exitcond2_fu_902_p2 = (indvar6_reg_455 == ap_const_lv9_140? 1'b1: 1'b0);

assign exitcond4_fu_662_p2 = (indvar9_phi_fu_390_p4 == ap_const_lv12_A00? 1'b1: 1'b0);

assign exitcond5_fu_734_p2 = (indvar1_phi_fu_402_p4 == ap_const_lv9_140? 1'b1: 1'b0);

assign exitcond6_fu_798_p2 = (indvar2_phi_fu_414_p4 == ap_const_lv12_A00? 1'b1: 1'b0);

assign exitcond7_fu_815_p2 = (indvar3_reg_422 == ap_const_lv12_A00? 1'b1: 1'b0);

assign exitcond8_fu_846_p2 = (indvar4_reg_433 == ap_const_lv9_140? 1'b1: 1'b0);

assign exitcond9_fu_871_p2 = (indvar5_reg_444 == ap_const_lv12_A00? 1'b1: 1'b0);

assign exitcond_fu_529_p2 = (p_reg_338 == ap_const_lv19_4B000? 1'b1: 1'b0);

assign extLd1_fu_919_p3 = ((part2_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign extLd_fu_863_p3 = ((part_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign grp_bgsub_process_fu_466_ap_start = grp_bgsub_process_fu_466_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_466_bgmodel_q0 = part_bgmodel_q0;

assign grp_bgsub_process_fu_466_bgmodel_q1 = part_bgmodel_q1;

assign grp_bgsub_process_fu_466_frame_in_q0 = part_frame_in_q0;

assign grp_bgsub_process_fu_466_learningRate = learningRate_reg_349;

assign grp_bgsub_process_fu_475_ap_start = grp_bgsub_process_fu_475_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_475_bgmodel_q0 = part2_bgmodel_q0;

assign grp_bgsub_process_fu_475_bgmodel_q1 = part2_bgmodel_q1;

assign grp_bgsub_process_fu_475_frame_in_q0 = part2_frame_in_q0;

assign grp_bgsub_process_fu_475_learningRate = learningRate_reg_349;

assign indvar_next1_fu_668_p2 = (indvar9_phi_fu_390_p4 + ap_const_lv12_1);

assign indvar_next2_fu_740_p2 = (indvar1_phi_fu_402_p4 + ap_const_lv9_1);

assign indvar_next3_fu_804_p2 = (indvar2_phi_fu_414_p4 + ap_const_lv12_1);

assign indvar_next4_fu_821_p2 = (indvar3_reg_422 + ap_const_lv12_1);

assign indvar_next5_fu_852_p2 = (indvar4_reg_433 + ap_const_lv9_1);

assign indvar_next6_fu_877_p2 = (indvar5_reg_444 + ap_const_lv12_1);

assign indvar_next7_fu_908_p2 = (indvar6_reg_455 + ap_const_lv9_1);

assign indvar_next_fu_602_p2 = (indvar_phi_fu_378_p4 + ap_const_lv9_1);

assign m_axi_bgmodel_ARBURST = ap_const_lv2_0;

assign m_axi_bgmodel_ARCACHE = ap_const_lv4_0;

assign m_axi_bgmodel_ARID = ap_const_lv1_0;

assign m_axi_bgmodel_ARLEN = ap_const_lv32_A00;

assign m_axi_bgmodel_ARLOCK = ap_const_lv2_0;

assign m_axi_bgmodel_ARPROT = ap_const_lv3_0;

assign m_axi_bgmodel_ARQOS = ap_const_lv4_0;

assign m_axi_bgmodel_ARREGION = ap_const_lv4_0;

assign m_axi_bgmodel_ARSIZE = ap_const_lv3_0;

assign m_axi_bgmodel_ARUSER = ap_const_lv1_0;

assign m_axi_bgmodel_AWBURST = ap_const_lv2_0;

assign m_axi_bgmodel_AWCACHE = ap_const_lv4_0;

assign m_axi_bgmodel_AWID = ap_const_lv1_0;

assign m_axi_bgmodel_AWLOCK = ap_const_lv2_0;

assign m_axi_bgmodel_AWPROT = ap_const_lv3_0;

assign m_axi_bgmodel_AWQOS = ap_const_lv4_0;

assign m_axi_bgmodel_AWREGION = ap_const_lv4_0;

assign m_axi_bgmodel_AWSIZE = ap_const_lv3_0;

assign m_axi_bgmodel_AWUSER = ap_const_lv1_0;

assign m_axi_bgmodel_WID = ap_const_lv1_0;

assign m_axi_bgmodel_WLAST = ap_const_logic_0;

assign m_axi_bgmodel_WSTRB = ap_const_lv4_F;

assign m_axi_bgmodel_WUSER = ap_const_lv1_0;

assign m_axi_frame_out_ARBURST = ap_const_lv2_0;

assign m_axi_frame_out_ARCACHE = ap_const_lv4_0;

assign m_axi_frame_out_ARID = ap_const_lv1_0;

assign m_axi_frame_out_ARLEN = ap_const_lv32_140;

assign m_axi_frame_out_ARLOCK = ap_const_lv2_0;

assign m_axi_frame_out_ARPROT = ap_const_lv3_0;

assign m_axi_frame_out_ARQOS = ap_const_lv4_0;

assign m_axi_frame_out_ARREGION = ap_const_lv4_0;

assign m_axi_frame_out_ARSIZE = ap_const_lv3_0;

assign m_axi_frame_out_ARUSER = ap_const_lv1_0;

assign m_axi_frame_out_AWBURST = ap_const_lv2_0;

assign m_axi_frame_out_AWCACHE = ap_const_lv4_0;

assign m_axi_frame_out_AWID = ap_const_lv1_0;

assign m_axi_frame_out_AWLEN = ap_const_lv32_140;

assign m_axi_frame_out_AWLOCK = ap_const_lv2_0;

assign m_axi_frame_out_AWPROT = ap_const_lv3_0;

assign m_axi_frame_out_AWQOS = ap_const_lv4_0;

assign m_axi_frame_out_AWREGION = ap_const_lv4_0;

assign m_axi_frame_out_AWSIZE = ap_const_lv3_0;

assign m_axi_frame_out_AWUSER = ap_const_lv1_0;

assign m_axi_frame_out_WID = ap_const_lv1_0;

assign m_axi_frame_out_WLAST = ap_const_logic_0;

assign m_axi_frame_out_WSTRB = ap_const_lv1_1;

assign m_axi_frame_out_WUSER = ap_const_lv1_0;

assign p_1_fu_535_p2 = (p_reg_338 + ap_const_lv19_1);

assign p_shl2_cast_fu_567_p1 = p_shl2_fu_559_p3;

assign p_shl2_fu_559_p3 = {{part_reg_362}, {ap_const_lv6_0}};

assign p_shl3_cast_fu_621_p1 = p_shl3_fu_613_p3;

assign p_shl3_fu_613_p3 = {{part_reg_362}, {ap_const_lv11_0}};

assign p_shl4_cast_fu_633_p1 = p_shl4_fu_625_p3;

assign p_shl4_fu_625_p3 = {{part_reg_362}, {ap_const_lv9_0}};

assign p_shl5_cast_fu_693_p1 = p_shl5_fu_685_p3;

assign p_shl5_fu_685_p3 = {{tmp_58_fu_679_p2}, {ap_const_lv8_0}};

assign p_shl6_cast_fu_705_p1 = p_shl6_fu_697_p3;

assign p_shl6_fu_697_p3 = {{tmp_58_fu_679_p2}, {ap_const_lv6_0}};

assign p_shl7_cast_fu_758_p1 = p_shl7_fu_751_p3;

assign p_shl7_fu_751_p3 = {{tmp_58_reg_1011}, {ap_const_lv11_0}};

assign p_shl8_cast_fu_769_p1 = p_shl8_fu_762_p3;

assign p_shl8_fu_762_p3 = {{tmp_58_reg_1011}, {ap_const_lv9_0}};

assign p_shl_cast_fu_555_p1 = p_shl_fu_547_p3;

assign p_shl_fu_547_p3 = {{part_reg_362}, {ap_const_lv8_0}};

assign part2_bgmodel_address1 = grp_bgsub_process_fu_475_bgmodel_address1;

assign part2_bgmodel_d1 = grp_bgsub_process_fu_475_bgmodel_d1;

assign part2_frame_in_d0 = reg_484;

assign part2_frame_out_d0 = grp_bgsub_process_fu_475_frame_out_d0;

assign part_1_fu_927_p2 = (part_reg_362 + ap_const_lv7_2);

assign part_bgmodel_address1 = grp_bgsub_process_fu_466_bgmodel_address1;

assign part_bgmodel_d1 = grp_bgsub_process_fu_466_bgmodel_d1;

assign part_frame_in_d0 = reg_484;

assign part_frame_out_d0 = grp_bgsub_process_fu_466_frame_out_d0;

assign tmp_111_cast_fu_496_p1 = $signed(frame_in);

assign tmp_111_fu_504_p4 = {{bgmodel1[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_112_cast_fu_500_p1 = $signed(frame_out2);

assign tmp_112_fu_518_p1 = tmp_111_fu_504_p4;

assign tmp_113_cast_fu_514_p1 = tmp_111_fu_504_p4;

assign tmp_113_fu_577_p1 = tmp_54_fu_571_p2;

assign tmp_114_fu_581_p2 = ($signed(tmp_111_cast_reg_937) + $signed(tmp_113_fu_577_p1));

assign tmp_115_fu_586_p1 = $signed(tmp_114_fu_581_p2);

assign tmp_116_fu_643_p1 = tmp_55_fu_637_p2;

assign tmp_117_fu_647_p2 = (tmp_113_cast_reg_949 + tmp_116_fu_643_p1);

assign tmp_118_fu_652_p1 = tmp_117_reg_991;

assign tmp_119_fu_715_p1 = tmp_59_fu_709_p2;

assign tmp_120_fu_719_p2 = ($signed(tmp_111_cast_reg_937) + $signed(tmp_119_fu_715_p1));

assign tmp_121_fu_724_p1 = $signed(tmp_120_fu_719_p2);

assign tmp_122_fu_779_p1 = tmp_62_fu_773_p2;

assign tmp_123_fu_783_p2 = (tmp_113_cast_reg_949 + tmp_122_fu_779_p1);

assign tmp_124_fu_788_p1 = tmp_123_reg_1037;

assign tmp_125_fu_832_p2 = ($signed(tmp_113_reg_971) + $signed(tmp_112_cast_reg_943));

assign tmp_126_fu_836_p1 = $signed(tmp_125_fu_832_p2);

assign tmp_127_fu_888_p2 = ($signed(tmp_119_reg_1017) + $signed(tmp_112_cast_reg_943));

assign tmp_128_fu_892_p1 = $signed(tmp_127_fu_888_p2);

assign tmp_53_fu_541_p2 = (part_reg_362 < ap_const_lv7_78? 1'b1: 1'b0);

assign tmp_54_fu_571_p2 = (p_shl_cast_fu_555_p1 + p_shl2_cast_fu_567_p1);

assign tmp_55_fu_637_p2 = (p_shl3_cast_fu_621_p1 + p_shl4_cast_fu_633_p1);

assign tmp_57_fu_608_p1 = ap_reg_ppstg_indvar_reg_374_pp0_it1;

assign tmp_58_fu_679_p2 = (part_reg_362 | ap_const_lv7_1);

assign tmp_59_fu_709_p2 = (p_shl5_cast_fu_693_p1 + p_shl6_cast_fu_705_p1);

assign tmp_61_fu_674_p1 = ap_reg_ppstg_indvar9_reg_386_pp1_it1;

assign tmp_62_fu_773_p2 = (p_shl7_cast_fu_758_p1 + p_shl8_cast_fu_769_p1);

assign tmp_64_fu_746_p1 = ap_reg_ppstg_indvar1_reg_398_pp2_it1;

assign tmp_67_fu_810_p1 = ap_reg_ppstg_indvar2_reg_410_pp3_it1;

assign tmp_68_fu_827_p1 = indvar3_reg_422;

assign tmp_70_fu_858_p1 = indvar4_reg_433;

assign tmp_72_fu_883_p1 = indvar5_reg_444;

assign tmp_74_fu_914_p1 = indvar6_reg_455;
always @ (posedge ap_clk) begin
    tmp_113_cast_reg_949[30] <= 1'b0;
    tmp_113_reg_971[5:0] <= 6'b000000;
    tmp_113_reg_971[32:16] <= 17'b00000000000000000;
    bgmodel_addr_17_reg_996[31] <= 1'b0;
    tmp_58_reg_1011[0] <= 1'b1;
    tmp_119_reg_1017[6:0] <= 7'b1000000;
    tmp_119_reg_1017[32:16] <= 17'b00000000000000000;
    bgmodel_addr_18_reg_1042[31] <= 1'b0;
    learningRate_reg_349[22:0] <= 23'b00000000000000000000000;
    learningRate_reg_349[31:30] <= 2'b00;
end



endmodule //bgsub_Block_proc

