/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Thu May 31 10:20:58 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execPass_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execPass_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execPass_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execPass_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execPass_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execPass_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_execPass_data_0_lat_0;
  MOD_Wire<tUWide> INST_execPass_data_0_lat_1;
  MOD_Reg<tUWide> INST_execPass_data_0_rl;
  MOD_Reg<tUInt8> INST_execPass_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execPass_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execPass_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execPass_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execPass_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execPass_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execPass_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execPass_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execPass_deqP_rl;
  MOD_Reg<tUInt8> INST_execPass_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execPass_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execPass_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execPass_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execPass_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execPass_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execPass_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execPass_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execPass_enqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt8> INST_memPass_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_memPass_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_memPass_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_memPass_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_memPass_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_memPass_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_memPass_data_0_lat_0;
  MOD_Wire<tUWide> INST_memPass_data_0_lat_1;
  MOD_Reg<tUWide> INST_memPass_data_0_rl;
  MOD_Reg<tUInt8> INST_memPass_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memPass_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memPass_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memPass_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memPass_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memPass_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memPass_deqP_lat_0;
  MOD_Wire<tUInt8> INST_memPass_deqP_lat_1;
  MOD_Reg<tUInt8> INST_memPass_deqP_rl;
  MOD_Reg<tUInt8> INST_memPass_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memPass_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memPass_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memPass_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memPass_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memPass_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memPass_enqP_lat_0;
  MOD_Wire<tUInt8> INST_memPass_enqP_lat_1;
  MOD_Reg<tUInt8> INST_memPass_enqP_rl;
  MOD_Reg<tUInt8> INST_memRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_memRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d286;
  tUInt8 DEF_IF_d2e_data_0_049_BITS_422_TO_419_054_EQ_9_055_ETC___d1087;
  tUInt8 DEF_d2e_data_0_049_BIT_194___d1056;
  tUInt8 DEF_IF_d2e_data_0_049_BITS_422_TO_419_054_EQ_9_055_ETC___d1104;
  tUInt8 DEF_d2e_data_0_049_BITS_422_TO_419___d1054;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_execPass_ETC___d88;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_NOT_exec_ETC___d93;
  tUInt8 DEF_execPass_data_0_dummy2_1__h33349;
  tUInt8 DEF_NOT_execPass_data_0_dummy2_1_96___d497;
  tUInt8 DEF_cnt1__h14528;
  tUInt8 DEF_iCode__h39561;
  tUInt8 DEF_execPass_data_0_dummy2_1_96_AND_IF_execPass_da_ETC___d533;
  tUWide DEF_m2w_data_0___d1466;
  tUWide DEF_e2m_data_0___d1289;
  tUWide DEF_d2e_data_0___d1049;
  tUWide DEF_f2d_data_0___d500;
  tUWide DEF_execPass_data_0_rl___d70;
  tUWide DEF_execPass_data_0_lat_0_wget____d68;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d582;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d612;
  tUInt8 DEF_condFlag___d1062;
  tUInt8 DEF_upd__h49988;
  tUInt8 DEF_upd__h47639;
  tUInt8 DEF_upd__h47325;
  tUInt8 DEF_upd__h45311;
  tUInt8 DEF_upd__h42347;
  tUInt8 DEF_upd__h42033;
  tUInt8 DEF_upd__h40653;
  tUInt8 DEF_upd__h36820;
  tUInt8 DEF_upd__h36506;
  tUInt8 DEF_upd__h33499;
  tUInt8 DEF_upd__h31375;
  tUInt8 DEF_upd__h31061;
  tUInt8 DEF_upd__h32723;
  tUInt8 DEF_upd__h48947;
  tUInt8 DEF_upd__h32055;
  tUInt8 DEF_upd__h44031;
  tUInt8 DEF_upd__h31988;
  tUInt8 DEF_upd__h50463;
  tUInt8 DEF_upd__h52227;
  tUInt8 DEF_upd__h52285;
  tUInt8 DEF_upd__h28982;
  tUInt8 DEF_upd__h46178;
  tUInt8 DEF_upd__h28330;
  tUInt8 DEF_upd__h43473;
  tUInt8 DEF_m2w_deqP_dummy2_1__h47607;
  tUInt8 DEF_m2w_deqP_dummy2_0__h50024;
  tUInt8 DEF_m2w_enqP_dummy2_1__h47445;
  tUInt8 DEF_m2w_enqP_dummy2_0__h47432;
  tUInt8 DEF_e2m_deqP_dummy2_1__h42315;
  tUInt8 DEF_e2m_deqP_dummy2_0__h45347;
  tUInt8 DEF_e2m_enqP_dummy2_1__h42153;
  tUInt8 DEF_e2m_enqP_dummy2_0__h42140;
  tUInt8 DEF_d2e_deqP_dummy2_1__h36788;
  tUInt8 DEF_d2e_deqP_dummy2_0__h40689;
  tUInt8 DEF_d2e_enqP_dummy2_1__h36626;
  tUInt8 DEF_d2e_enqP_dummy2_0__h36613;
  tUInt8 DEF_f2d_deqP_dummy2_1__h31343;
  tUInt8 DEF_f2d_deqP_dummy2_0__h33535;
  tUInt8 DEF_f2d_enqP_dummy2_1__h31181;
  tUInt8 DEF_f2d_enqP_dummy2_0__h31168;
  tUInt8 DEF_memPass_deqP_dummy2_1__h32843;
  tUInt8 DEF_memPass_deqP_dummy2_0__h32830;
  tUInt8 DEF_memPass_enqP_dummy2_1__h32624;
  tUInt8 DEF_memPass_enqP_dummy2_0__h48983;
  tUInt8 DEF_execPass_deqP_dummy2_1__h32175;
  tUInt8 DEF_execPass_deqP_dummy2_0__h32162;
  tUInt8 DEF_execPass_enqP_dummy2_1__h31956;
  tUInt8 DEF_execPass_enqP_dummy2_0__h44067;
  tUInt8 DEF_execPass_data_0_lat_0_whas____d67;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h50583;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h50570;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h52253;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h50389;
  tUInt8 DEF_memRedirect_deqP_dummy2_1__h29102;
  tUInt8 DEF_memRedirect_deqP_dummy2_0__h29089;
  tUInt8 DEF_memRedirect_enqP_dummy2_1__h28883;
  tUInt8 DEF_memRedirect_enqP_dummy2_0__h46214;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h28450;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h28437;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h28231;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h43509;
  tUInt8 DEF_eEpoch__h41170;
  tUInt64 DEF_valP__h41227;
  tUInt64 DEF_d2e_data_0_049_BITS_193_TO_130___d1105;
  tUInt8 DEF_e2m_data_0_289_BITS_538_TO_535___d1292;
  tUInt8 DEF_fCode__h39562;
  tUInt8 DEF_regA__h39563;
  tUInt8 DEF_regB__h39564;
  tUInt8 DEF_d2e_data_0_049_BITS_415_TO_413___d1058;
  tUInt8 DEF_m2w_data_0_466_BIT_539___d1467;
  tUInt8 DEF_e2m_data_0_289_BIT_539___d1290;
  tUInt8 DEF_execPass_data_0_rl_0_BIT_70___d87;
  tUInt8 DEF_execPass_data_0_rl_0_BIT_69___d535;
  tUInt8 DEF_execPass_data_0_lat_0_wget__8_BIT_70___d86;
  tUInt8 DEF_execPass_data_0_lat_0_wget__8_BIT_69___d534;
  tUInt8 DEF_condFlag_062_BIT_2___d1064;
  tUInt8 DEF_condFlag_062_BIT_1___d1069;
  tUInt8 DEF_condFlag_062_BIT_0___d1063;
  tUInt8 DEF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051___d1052;
  tUInt8 DEF_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_data_0__ETC___d1294;
  tUInt64 DEF_IF_IF_d2e_data_0_049_BITS_422_TO_419_054_EQ_9__ETC___d1109;
  tUInt64 DEF_IF_d2e_data_0_049_BITS_422_TO_419_054_EQ_9_055_ETC___d1108;
  tUInt8 DEF_d2e_data_0_049_BITS_415_TO_413_058_EQ_0_059_OR_ETC___d1101;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_OR__ETC___d555;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_OR__ETC___d539;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1100___d522;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1000_18__ETC___d520;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1001___d519;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1000___d518;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b111___d514;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_OR__ETC___d607;
  tUInt8 DEF_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_data_0__ETC___d1293;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100_0_ETC___d611;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100_0_ETC___d581;
  tUInt8 DEF_f2d_data_0_00_BITS_204_TO_201_58_EQ_0b0___d559;
  tUInt8 DEF_IF_execPass_data_0_dummy2_1_96_AND_IF_execPass_ETC___d573;
  tUInt8 DEF_IF_execPass_data_0_dummy2_1_96_THEN_IF_execPas_ETC___d572;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100___d509;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b10___d512;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b110___d513;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1010___d516;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1011___d517;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1001__ETC___d578;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b101___d510;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b11___d507;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0___d502;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_execPass_ETC___d571;
  tUInt8 DEF_y__h50616;
  tUInt8 DEF_x__h50615;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__2_THEN_statRe_ETC___d55;
  tUInt8 DEF_n__read__h49987;
  tUInt8 DEF_n__read__h46177;
  tUInt8 DEF_n__read__h48946;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__71_THEN_m2w_deqP_lat_0_ETC___d274;
  tUInt8 DEF_x__h47677;
  tUInt8 DEF_n__read__h45310;
  tUInt8 DEF_n__read__h43472;
  tUInt8 DEF_n__read__h44030;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__57_THEN_e2m_deqP_lat_0_ETC___d260;
  tUInt8 DEF_x__h42385;
  tUInt8 DEF_n__read__h40652;
  tUInt8 DEF_y__h32876;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__43_THEN_d2e_deqP_lat_0_ETC___d246;
  tUInt8 DEF_x__h36858;
  tUInt8 DEF_y__h32208;
  tUInt8 DEF_n__read__h31854;
  tUInt8 DEF_IF_execPass_enqP_lat_0_whas__22_THEN_execPass__ETC___d125;
  tUInt8 DEF_n__read__h33498;
  tUInt8 DEF_y__h29135;
  tUInt8 DEF_y__h28483;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__29_THEN_f2d_deqP_lat_0_ETC___d232;
  tUInt8 DEF_x__h31413;
  tUInt8 DEF_NOT_d2e_data_0_049_BIT_194_056___d1089;
  tUInt8 DEF_d2e_data_0_049_BITS_422_TO_419_054_EQ_10___d1084;
  tUInt8 DEF_IF_d2e_data_0_049_BITS_415_TO_413_058_EQ_1_061_ETC___d1100;
  tUInt8 DEF_NOT_condFlag_062_BIT_0_063_090_AND_condFlag_06_ETC___d1091;
  tUInt8 DEF_IF_d2e_data_0_049_BITS_415_TO_413_058_EQ_1_061_ETC___d1081;
  tUInt8 DEF_condFlag_062_BIT_0_063_OR_NOT_condFlag_062_BIT_ETC___d1066;
  tUInt8 DEF_NOT_condFlag_062_BIT_2_064___d1065;
  tUInt8 DEF_condFlag_062_BIT_1_069_AND_NOT_condFlag_062_BI_ETC___d1092;
  tUInt8 DEF_NOT_condFlag_062_BIT_1_069_070_OR_condFlag_062_ETC___d1071;
  tUInt8 DEF_NOT_condFlag_062_BIT_1_069_070_AND_NOT_condFla_ETC___d1094;
  tUInt8 DEF_condFlag_062_BIT_1_069_OR_condFlag_062_BIT_2_064___d1075;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_ETC___d594;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_ETC___d532;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d567;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100__ETC___d566;
  tUInt8 DEF_IF_execPass_data_0_dummy2_1_96_THEN_IF_execPas_ETC___d537;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1000__ETC___d523;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1000_18___d521;
  tUInt8 DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1000__ETC___d546;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1100_22___d545;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_NOT_exec_ETC___d597;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_execPass_ETC___d536;
  tUInt8 DEF_d2e_data_0_049_BITS_412_TO_349_088_EQ_IF_IF_d2_ETC___d1110;
  tUInt8 DEF_IF_execPass_data_0_dummy2_1_96_AND_IF_execPass_ETC___d583;
  tUInt8 DEF_IF_execPass_data_0_dummy2_1_96_AND_IF_execPass_ETC___d613;
  tUInt8 DEF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1___d504;
  tUInt8 DEF_d2e_data_0_049_BITS_415_TO_413_058_EQ_0___d1059;
  tUInt8 DEF_IF_IF_execPass_enqP_dummy2_1_85_THEN_IF_execPa_ETC___d494;
  tUInt8 DEF_IF_execPass_data_0_dummy2_1_96_AND_IF_execPass_ETC___d568;
  tUInt8 DEF_NOT_m2w_data_0_466_BIT_539_467___d1468;
  tUInt8 DEF_NOT_e2m_data_0_289_BIT_539_290___d1291;
  tUInt8 DEF_NOT_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_dat_ETC___d1295;
  tUInt8 DEF_NOT_d2e_data_0_049_BITS_415_TO_413_058_EQ_0_05_ETC___d1082;
  tUInt8 DEF_NOT_condFlag_062_BIT_1_069___d1070;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100__ETC___d553;
  tUInt8 DEF_NOT_IF_IF_execPass_enqP_dummy2_1_85_THEN_IF_ex_ETC___d617;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100__ETC___d605;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_204_TO_201_58_EQ_0b0_59___d560;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1000_ETC___d557;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1001_19___d556;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b100_09___d540;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b101_10___d511;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b10_12___d541;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b110_13___d542;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b111_14___d515;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1010_16___d543;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1011_17___d544;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_ETC___d506;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b1_04___d505;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b11_07___d508;
  tUInt8 DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02___d503;
  tUInt8 DEF_NOT_IF_IF_execPass_enqP_dummy2_1_85_THEN_IF_ex_ETC___d495;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_NOT_exec_ETC___d110;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_NOT_memP_ETC___d180;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_NOT_memP_ETC___d196;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_execPass_ETC___d72;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_execPass_ETC___d105;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_memPass__ETC___d142;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_memPass__ETC___d175;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_memPass__ETC___d158;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_memPass__ETC___d191;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_NOT_memP_ETC___d163;
  tUInt8 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_NOT_memP_ETC___d147;
  tUInt8 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_NOT_exec_ETC___d77;
  tUWide DEF_memPass_data_0_rl___d140;
  tUWide DEF_memPass_data_0_lat_1_wget____d135;
  tUWide DEF_memPass_data_0_lat_0_wget____d138;
  tUWide DEF_inst__h29413;
  tUWide DEF_execPass_data_0_lat_1_wget____d65;
  tUInt64 DEF_upd__h29847;
  tUInt64 DEF_upd__h29980;
  tUInt64 DEF_upd__h29584;
  tUInt64 DEF_upd__h29717;
  tUInt8 DEF_upd__h32656;
  tUInt8 DEF_statRedirect_data_0_rl__h8396;
  tUInt8 DEF_upd__h28915;
  tUInt8 DEF_upd__h28263;
  tUInt8 DEF_memPass_data_0_lat_0_whas____d137;
  tUWide DEF_inst__h31787;
  tUWide DEF_f2d_data_0_00_BITS_64_TO_0___d952;
  tUInt64 DEF_x__h16204;
  tUInt64 DEF_x__h16336;
  tUInt64 DEF_x__h16201;
  tUInt64 DEF_x__h16333;
  tUInt64 DEF_x__h12284;
  tUInt64 DEF_x__h12281;
  tUInt8 DEF_memPass_data_0_rl_40_BIT_141___d141;
  tUInt8 DEF_memPass_data_0_rl_40_BIT_135___d157;
  tUInt8 DEF_memPass_data_0_rl_40_BIT_129___d174;
  tUInt8 DEF_memPass_data_0_rl_40_BIT_64___d190;
  tUInt8 DEF_memPass_data_0_lat_0_wget__38_BIT_141___d139;
  tUInt8 DEF_memPass_data_0_lat_0_wget__38_BIT_135___d156;
  tUInt8 DEF_memPass_data_0_lat_0_wget__38_BIT_129___d173;
  tUInt8 DEF_memPass_data_0_lat_0_wget__38_BIT_64___d189;
  tUInt8 DEF_execPass_data_0_rl_0_BIT_76___d71;
  tUInt8 DEF_execPass_data_0_rl_0_BIT_64___d104;
  tUInt8 DEF_execPass_data_0_lat_0_wget__8_BIT_76___d69;
  tUInt8 DEF_execPass_data_0_lat_0_wget__8_BIT_64___d103;
  tUWide DEF_IF_e2m_data_0_289_BIT_539_290_THEN_IF_e2m_data_ETC___d1406;
  tUWide DEF_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_data_0__ETC___d1396;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_397_C_ETC___d1405;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1237;
  tUWide DEF_IF_d2e_data_0_049_BITS_422_TO_419_054_EQ_9_055_ETC___d1235;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1236;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1205;
  tUWide DEF_d2e_data_0_049_BIT_194_056_CONCAT_IF_d2e_data__ETC___d1203;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1204;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1199;
  tUWide DEF_NOT_d2e_data_0_049_BITS_418_TO_416_158_EQ_0_15_ETC___d1197;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1198;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1202;
  tUWide DEF_d2e_data_0_049_BIT_324_129_CONCAT_IF_d2e_data__ETC___d1200;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1201;
  tUInt64 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_memPass__ETC___d185;
  tUInt64 DEF_IF_memPass_data_0_lat_0_whas__37_THEN_memPass__ETC___d201;
  tUInt64 DEF_IF_execPass_data_0_lat_0_whas__7_THEN_execPass_ETC___d115;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas_THEN_execRed_ETC___d6;
  tUInt64 DEF_IF_memRedirect_data_0_lat_0_whas__4_THEN_memRe_ETC___d27;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__5_THEN_stat_ETC___d48;
  tUInt8 DEF_IF_memPass_enqP_lat_0_whas__08_THEN_memPass_en_ETC___d211;
  tUInt8 DEF_IF_memRedirect_enqP_lat_0_whas__1_THEN_memRedi_ETC___d34;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__0_THEN_execRe_ETC___d13;
  tUWide DEF_e2m_data_0_289_BIT_539_290_CONCAT_IF_e2m_data__ETC___d1407;
  tUWide DEF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052_CON_ETC___d1244;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1243;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1404;
  tUWide DEF__0_OR_e2m_data_0_289_BIT_528_321_322_CONCAT_IF__ETC___d1395;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1242;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1398;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1403;
  tUWide DEF__0_OR_e2m_data_0_289_BIT_522_326_327_CONCAT_IF__ETC___d1331;
  tUWide DEF__0_OR_e2m_data_0_289_BIT_457_332_333_CONCAT_IF__ETC___d1394;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1241;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1399;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1402;
  tUWide DEF__0_OR_e2m_data_0_289_BIT_392_336_337_CONCAT_IF__ETC___d1340;
  tUWide DEF_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_data_0__ETC___d1393;
  tUWide DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d953;
  tUWide DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d951;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1240;
  tUWide DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d950;
  tUWide DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d949;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1401;
  tUWide DEF_e2m_data_0_289_BITS_198_TO_194_373_CONCAT_IF_e_ETC___d1392;
  tUWide DEF_IF_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02__ETC___d948;
  tUWide DEF_IF_NOT_IF_IF_execPass_enqP_dummy2_1_85_THEN_IF_ETC___d887;
  tUWide DEF_IF_NOT_IF_IF_execPass_enqP_dummy2_1_85_THEN_IF_ETC___d947;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1239;
  tUWide DEF_iMem_req_IF_IF_IF_execRedirect_enqP_dummy2_1_9_ETC___d476;
  tUWide DEF_IF_IF_IF_execRedirect_enqP_dummy2_1_91_THEN_IF_ETC___d475;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1400;
  tUWide DEF_IF_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_data_ETC___d1391;
  tUWide DEF_IF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052__ETC___d1238;
  tUWide DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_ETC___d943;
  tUWide DEF_NOT_f2d_data_0_00_BITS_208_TO_205_01_EQ_0b0_02_ETC___d946;
  tUWide DEF_IF_memPass_data_0_lat_1_whas__34_THEN_memPass__ETC___d205;
  tUWide DEF_IF_memPass_data_0_lat_1_whas__34_THEN_memPass__ETC___d204;
  tUWide DEF_e2m_data_0_289_BIT_539_290_AND_0_OR_e2m_data_0_ETC___d1421;
  tUWide DEF_e2m_data_0_289_BIT_539_290_AND_0_OR_e2m_data_0_ETC___d1420;
  tUWide DEF_NOT_IF_e2m_data_0_289_BIT_539_290_THEN_e2m_dat_ETC___d1450;
  tUWide DEF_IF_execPass_data_0_lat_1_whas__4_THEN_execPass_ETC___d119;
  tUWide DEF_IF_execPass_data_0_lat_1_whas__4_THEN_execPass_ETC___d118;
  tUWide DEF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052_AND_ETC___d1256;
  tUWide DEF_d2e_data_0_049_BIT_0_050_EQ_eEpoch_051_052_AND_ETC___d1255;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_memRedirect_data_0_canon();
  void RL_memRedirect_enqP_canon();
  void RL_memRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_execPass_data_0_canon();
  void RL_execPass_enqP_canon();
  void RL_execPass_deqP_canon();
  void RL_memPass_data_0_canon();
  void RL_memPass_enqP_canon();
  void RL_memPass_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMemory();
  void RL_doWriteBack();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
