# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name mat_i_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_0_V \
    op interface \
    ports { mat_i_0_V_dout { I 16 vector } mat_i_0_V_empty_n { I 1 bit } mat_i_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name mat_i_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_1_V \
    op interface \
    ports { mat_i_1_V_dout { I 16 vector } mat_i_1_V_empty_n { I 1 bit } mat_i_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name mat_i_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_2_V \
    op interface \
    ports { mat_i_2_V_dout { I 16 vector } mat_i_2_V_empty_n { I 1 bit } mat_i_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name mat_i_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_3_V \
    op interface \
    ports { mat_i_3_V_dout { I 16 vector } mat_i_3_V_empty_n { I 1 bit } mat_i_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name mat_i_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_4_V \
    op interface \
    ports { mat_i_4_V_dout { I 16 vector } mat_i_4_V_empty_n { I 1 bit } mat_i_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name mat_i_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_5_V \
    op interface \
    ports { mat_i_5_V_dout { I 16 vector } mat_i_5_V_empty_n { I 1 bit } mat_i_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name mat_i_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_6_V \
    op interface \
    ports { mat_i_6_V_dout { I 16 vector } mat_i_6_V_empty_n { I 1 bit } mat_i_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name mat_i_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_7_V \
    op interface \
    ports { mat_i_7_V_dout { I 16 vector } mat_i_7_V_empty_n { I 1 bit } mat_i_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name mat_i_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_8_V \
    op interface \
    ports { mat_i_8_V_dout { I 16 vector } mat_i_8_V_empty_n { I 1 bit } mat_i_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name mat_i_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_9_V \
    op interface \
    ports { mat_i_9_V_dout { I 16 vector } mat_i_9_V_empty_n { I 1 bit } mat_i_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name mat_i_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_10_V \
    op interface \
    ports { mat_i_10_V_dout { I 16 vector } mat_i_10_V_empty_n { I 1 bit } mat_i_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name mat_i_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_11_V \
    op interface \
    ports { mat_i_11_V_dout { I 16 vector } mat_i_11_V_empty_n { I 1 bit } mat_i_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name mat_i_12_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_12_V \
    op interface \
    ports { mat_i_12_V_dout { I 16 vector } mat_i_12_V_empty_n { I 1 bit } mat_i_12_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name mat_i_13_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_13_V \
    op interface \
    ports { mat_i_13_V_dout { I 16 vector } mat_i_13_V_empty_n { I 1 bit } mat_i_13_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name mat_i_14_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_14_V \
    op interface \
    ports { mat_i_14_V_dout { I 16 vector } mat_i_14_V_empty_n { I 1 bit } mat_i_14_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name mat_i_15_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mat_i_15_V \
    op interface \
    ports { mat_i_15_V_dout { I 16 vector } mat_i_15_V_empty_n { I 1 bit } mat_i_15_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name mat1_o_0_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_0_V \
    op interface \
    ports { mat1_o_0_V_din { O 16 vector } mat1_o_0_V_full_n { I 1 bit } mat1_o_0_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name mat1_o_1_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_1_V \
    op interface \
    ports { mat1_o_1_V_din { O 16 vector } mat1_o_1_V_full_n { I 1 bit } mat1_o_1_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name mat1_o_2_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_2_V \
    op interface \
    ports { mat1_o_2_V_din { O 16 vector } mat1_o_2_V_full_n { I 1 bit } mat1_o_2_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name mat1_o_3_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_3_V \
    op interface \
    ports { mat1_o_3_V_din { O 16 vector } mat1_o_3_V_full_n { I 1 bit } mat1_o_3_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name mat1_o_4_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_4_V \
    op interface \
    ports { mat1_o_4_V_din { O 16 vector } mat1_o_4_V_full_n { I 1 bit } mat1_o_4_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name mat1_o_5_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_5_V \
    op interface \
    ports { mat1_o_5_V_din { O 16 vector } mat1_o_5_V_full_n { I 1 bit } mat1_o_5_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name mat1_o_6_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_6_V \
    op interface \
    ports { mat1_o_6_V_din { O 16 vector } mat1_o_6_V_full_n { I 1 bit } mat1_o_6_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name mat1_o_7_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_7_V \
    op interface \
    ports { mat1_o_7_V_din { O 16 vector } mat1_o_7_V_full_n { I 1 bit } mat1_o_7_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name mat1_o_8_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_8_V \
    op interface \
    ports { mat1_o_8_V_din { O 16 vector } mat1_o_8_V_full_n { I 1 bit } mat1_o_8_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name mat1_o_9_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_9_V \
    op interface \
    ports { mat1_o_9_V_din { O 16 vector } mat1_o_9_V_full_n { I 1 bit } mat1_o_9_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name mat1_o_10_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_10_V \
    op interface \
    ports { mat1_o_10_V_din { O 16 vector } mat1_o_10_V_full_n { I 1 bit } mat1_o_10_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name mat1_o_11_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_11_V \
    op interface \
    ports { mat1_o_11_V_din { O 16 vector } mat1_o_11_V_full_n { I 1 bit } mat1_o_11_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name mat1_o_12_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_12_V \
    op interface \
    ports { mat1_o_12_V_din { O 16 vector } mat1_o_12_V_full_n { I 1 bit } mat1_o_12_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name mat1_o_13_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_13_V \
    op interface \
    ports { mat1_o_13_V_din { O 16 vector } mat1_o_13_V_full_n { I 1 bit } mat1_o_13_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name mat1_o_14_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_14_V \
    op interface \
    ports { mat1_o_14_V_din { O 16 vector } mat1_o_14_V_full_n { I 1 bit } mat1_o_14_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name mat1_o_15_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat1_o_15_V \
    op interface \
    ports { mat1_o_15_V_din { O 16 vector } mat1_o_15_V_full_n { I 1 bit } mat1_o_15_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name mat2_o_0_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_0_V \
    op interface \
    ports { mat2_o_0_V_din { O 16 vector } mat2_o_0_V_full_n { I 1 bit } mat2_o_0_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name mat2_o_1_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_1_V \
    op interface \
    ports { mat2_o_1_V_din { O 16 vector } mat2_o_1_V_full_n { I 1 bit } mat2_o_1_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name mat2_o_2_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_2_V \
    op interface \
    ports { mat2_o_2_V_din { O 16 vector } mat2_o_2_V_full_n { I 1 bit } mat2_o_2_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name mat2_o_3_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_3_V \
    op interface \
    ports { mat2_o_3_V_din { O 16 vector } mat2_o_3_V_full_n { I 1 bit } mat2_o_3_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name mat2_o_4_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_4_V \
    op interface \
    ports { mat2_o_4_V_din { O 16 vector } mat2_o_4_V_full_n { I 1 bit } mat2_o_4_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name mat2_o_5_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_5_V \
    op interface \
    ports { mat2_o_5_V_din { O 16 vector } mat2_o_5_V_full_n { I 1 bit } mat2_o_5_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name mat2_o_6_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_6_V \
    op interface \
    ports { mat2_o_6_V_din { O 16 vector } mat2_o_6_V_full_n { I 1 bit } mat2_o_6_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name mat2_o_7_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_7_V \
    op interface \
    ports { mat2_o_7_V_din { O 16 vector } mat2_o_7_V_full_n { I 1 bit } mat2_o_7_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name mat2_o_8_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_8_V \
    op interface \
    ports { mat2_o_8_V_din { O 16 vector } mat2_o_8_V_full_n { I 1 bit } mat2_o_8_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name mat2_o_9_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_9_V \
    op interface \
    ports { mat2_o_9_V_din { O 16 vector } mat2_o_9_V_full_n { I 1 bit } mat2_o_9_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name mat2_o_10_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_10_V \
    op interface \
    ports { mat2_o_10_V_din { O 16 vector } mat2_o_10_V_full_n { I 1 bit } mat2_o_10_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name mat2_o_11_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_11_V \
    op interface \
    ports { mat2_o_11_V_din { O 16 vector } mat2_o_11_V_full_n { I 1 bit } mat2_o_11_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name mat2_o_12_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_12_V \
    op interface \
    ports { mat2_o_12_V_din { O 16 vector } mat2_o_12_V_full_n { I 1 bit } mat2_o_12_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name mat2_o_13_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_13_V \
    op interface \
    ports { mat2_o_13_V_din { O 16 vector } mat2_o_13_V_full_n { I 1 bit } mat2_o_13_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name mat2_o_14_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_14_V \
    op interface \
    ports { mat2_o_14_V_din { O 16 vector } mat2_o_14_V_full_n { I 1 bit } mat2_o_14_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name mat2_o_15_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mat2_o_15_V \
    op interface \
    ports { mat2_o_15_V_din { O 16 vector } mat2_o_15_V_full_n { I 1 bit } mat2_o_15_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


