\begin{titlepage}
    \begin{center}
        {\Large \textbf{Hardware Synthesis Laboratory I}}\\[1.5cm]
        
        {\huge \bfseries \moduleTitle}\\[0.8cm]
        
        {\Large FPGA Image Displayer via VGA \\[0.2cm]
        Using Verilog on Basys 3}\\[1.2cm]
        
        \includegraphics[width=10cm]{images/group.png}\\[1.2cm]
        
        {\large {Group \groupNumber:\\[0.3cm]
        \Large{\textbf\groupName}}}\\[1.2cm]

        % {\Large \textbf{}}
        
        \renewcommand{\arraystretch}{1.2}
        \begin{table}[h]
            \centering
            {\large
            \begin{tabular}{L{4.7cm}c}
                Pon Kittinaraporn      & 6630237121 \\
                Pakornkiat Opaprakasit & 6630180021 \\
                Chayutphong Soisri     & 6630054621 \\
                Thitiwut Ariyaprayoon  & 6631326521 \\
            \end{tabular}
            }
        \end{table}

        \vspace*{\fill}
        {\large Department of Computer Engineering}\\
        {\large Faculty of Engineering, Chulalongkorn University}
    \end{center}
\end{titlepage}
