<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 2.0.16">
<meta name="description" content="Vector ISA-extensions">
<title>RISC-V Vector ISA-extensions</title>
<style>
/*! normalize.css v2.1.2 | MIT License | git.io/normalize */@import url("https://fonts.googleapis.com/css2?family=Roboto+Slab:wght@100;200;300;400;500;600;700;800;900&display=swap");@import url(https://fonts.googleapis.com/css?family=Lato:400,700,700italic,400italic);@import url("https://fonts.googleapis.com/css2?family=Inconsolata:wght@200;300;400;500;600;700;800;900&display=swap");article,aside,details,figcaption,figure,footer,header,hgroup,main,nav,section,summary{display:block}audio,canvas,video{display:inline-block}audio:not([controls]){display:none;height:0}[hidden],template{display:none}script{display:none !important}html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}body{margin:0}a{background:transparent}a:focus{outline:thin dotted}a:active,a:hover{outline:0}h1{font-size:2em;margin:0.67em 0}abbr[title]{border-bottom:1px dotted}b,strong{font-weight:bold}dfn{font-style:italic}hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}mark{background:#ff0;color:#000}code,kbd,pre,samp{font-family:monospace, serif;font-size:1em}pre{white-space:pre-wrap}q{quotes:"\201C" "\201D" "\2018" "\2019"}small{font-size:80%}sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}sup{top:-0.5em}sub{bottom:-0.25em}img{border:0}svg:not(:root){overflow:hidden}figure{margin:0}fieldset{border:1px solid #c0c0c0;margin:0 2px;padding:0.35em 0.625em 0.75em}legend{border:0;padding:0}button,input,select,textarea{font-family:inherit;font-size:100%;margin:0}button,input{line-height:normal}button,select{text-transform:none}button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}button[disabled],html input[disabled]{cursor:default}input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}textarea{overflow:auto;vertical-align:top}table{border-collapse:collapse;border-spacing:0}meta.foundation-mq-small{font-family:"only screen and (min-width: 768px)";width:768px}meta.foundation-mq-medium{font-family:"only screen and (min-width:1280px)";width:1280px}meta.foundation-mq-large{font-family:"only screen and (min-width:1440px)";width:1440px}*,*:before,*:after{-moz-box-sizing:border-box;-webkit-box-sizing:border-box;box-sizing:border-box}html,body{font-size:100%}body{background:#fff;color:#222;padding:0;margin:0;font-family:"Helvetica Neue","Helvetica",Helvetica,Arial,sans-serif;font-weight:normal;font-style:normal;line-height:1;position:relative;cursor:auto}a:hover{cursor:pointer}img,object,embed{max-width:100%;height:auto}object,embed{height:100%}img{-ms-interpolation-mode:bicubic}#map_canvas img,#map_canvas embed,#map_canvas object,.map_canvas img,.map_canvas embed,.map_canvas object{max-width:none !important}.left{float:left !important}.right{float:right !important}.text-left{text-align:left !important}.text-right{text-align:right !important}.text-center{text-align:center !important}.text-justify{text-align:justify !important}.hide{display:none}.antialiased{-webkit-font-smoothing:antialiased}img{display:inline-block;vertical-align:middle}textarea{height:auto;min-height:50px}select{width:100%}p.lead{font-size:1.21875em;line-height:1.6}.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.4;color:#6c818f;font-weight:300;margin-top:0.2em;margin-bottom:0.5em}div,dl,dt,dd,ul,ol,li,h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6,pre,form,p,blockquote,th,td{margin:0;padding:0;direction:ltr}a{color:#2980b9;text-decoration:none;line-height:inherit}a:hover,a:focus{color:#3091d1}a img{border:none}p{font-family:inherit;font-weight:normal;font-size:1em;line-height:1.5;margin-bottom:1.25em;text-rendering:optimizeLegibility}p aside{font-size:0.875em;line-height:1.35;font-style:italic}h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{font-family:"Roboto Slab",sans-serif;font-weight:bold;font-style:normal;color:#465158;text-rendering:optimizeLegibility;margin-top:1em;margin-bottom:0.5em;line-height:1.2125em}h1 small,h2 small,h3 small,#toctitle small,.sidebarblock>.content>.title small,h4 small,h5 small,h6 small{font-size:60%;color:#909ea7;line-height:0}h1{font-size:2.125em}h2{font-size:1.6875em}h3,#toctitle,.sidebarblock>.content>.title{font-size:1.375em}h4{font-size:1.125em}h5{font-size:1.125em}h6{font-size:1em}hr{border:solid #ddd;border-width:1px 0 0;clear:both;margin:1.25em 0 1.1875em;height:0}em,i{font-style:italic;line-height:inherit}strong,b{font-weight:bold;line-height:inherit}small{font-size:60%;line-height:inherit}code{font-family:"Inconsolata","Consolas","Deja Vu Sans Mono","Bitstream Vera Sans Mono",monospace;font-weight:normal;color:#2980b9}ul,ol,dl{font-size:1em;line-height:1.5;margin-bottom:1.25em;list-style-position:outside;font-family:inherit}ul,ol{margin-left:0}ul.no-bullet,ol.no-bullet{margin-left:0}ul li ul,ul li ol{margin-left:1.25em;margin-bottom:0;font-size:1em}ul.square li ul,ul.circle li ul,ul.disc li ul{list-style:inherit}ul.square{list-style-type:square}ul.circle{list-style-type:circle}ul.disc{list-style-type:disc}ul.no-bullet{list-style:none}ol li ul,ol li ol{margin-left:1.25em;margin-bottom:0}dl dt{margin-bottom:0.3em;font-weight:bold}dl dd{margin-bottom:0.75em}abbr,acronym{text-transform:uppercase;font-size:90%;color:#000;border-bottom:1px dotted #ddd;cursor:help}abbr{text-transform:none}blockquote{margin:0 0 1.25em;padding:0.5625em 1.25em 0 1.1875em;border-left:1px solid #ddd}blockquote cite{display:block;font-size:0.8125em;color:#748590}blockquote cite:before{content:"\2014 \0020"}blockquote cite a,blockquote cite a:visited{color:#748590}blockquote,blockquote p{line-height:1.5;color:#909ea7}.vcard{display:inline-block;margin:0 0 1.25em 0;border:1px solid #ddd;padding:0.625em 0.75em}.vcard li{margin:0;display:block}.vcard .fn{font-weight:bold;font-size:0.9375em}.vevent .summary{font-weight:bold}.vevent abbr{cursor:auto;text-decoration:none;font-weight:bold;border:none;padding:0 0.0625em}@media only screen and (min-width: 768px){h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.4}h1{font-size:2.75em}h2{font-size:2.3125em}h3,#toctitle,.sidebarblock>.content>.title{font-size:1.6875em}h4{font-size:1.4375em}}table{background:#fff;margin-bottom:1.25em;border:solid 0 #ddd}table thead,table tfoot{background:none;font-weight:bold}table thead tr th,table thead tr td,table tfoot tr th,table tfoot tr td{padding:1px 8px 1px 5px;font-size:1em;color:#222;text-align:left}table tr th,table tr td{padding:1px 8px 1px 5px;font-size:1em;color:#222}table tr.even,table tr.alt,table tr:nth-of-type(even){background:none}table thead tr th,table tfoot tr th,table tbody tr td,table tr td,table tfoot tr td{display:table-cell;line-height:1.5}body{tab-size:4;word-wrap:anywhere;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;-moz-osx-font-smoothing:grayscale;-webkit-font-smoothing:antialiased}table{word-wrap:normal}h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.4}object,svg{display:inline-block;vertical-align:middle}.center{margin-left:auto;margin-right:auto}.stretch{width:100%}.clearfix:before,.clearfix:after,.float-group:before,.float-group:after{content:" ";display:table}.clearfix:after,.float-group:after{clear:both}:not(pre).nobreak{word-wrap:normal}:not(pre).nowrap{white-space:nowrap}:not(pre).pre-wrap{white-space:pre-wrap}:not(pre):not([class^=L])>code{font-size:0.95em;font-style:normal !important;letter-spacing:0;padding:0;background-color:#f2f2f2;-webkit-border-radius:6px;border-radius:6px;line-height:inherit}pre{color:inherit;font-family:"Consolas","Deja Vu Sans Mono","Bitstream Vera Sans Mono",monospace;line-height:1.2}pre code,pre pre{color:inherit;font-size:inherit;line-height:inherit}pre>code{display:block}pre.nowrap,pre.nowrap pre{white-space:pre;word-wrap:normal}em em{font-style:normal}strong strong{font-weight:normal}.keyseq{color:#333}kbd{font-family:"Inconsolata","Consolas","Deja Vu Sans Mono","Bitstream Vera Sans Mono",monospace;display:inline-block;color:#000;font-size:0.65em;line-height:1.45;background-color:#f7f7f7;border:1px solid #ccc;-webkit-border-radius:3px;border-radius:3px;-webkit-box-shadow:0 1px 0 rgba(0,0,0,0.2),0 0 0 0.1em #fff inset;box-shadow:0 1px 0 rgba(0,0,0,0.2),0 0 0 0.1em #fff inset;margin:0 0.15em;padding:0.2em 0.5em;vertical-align:middle;position:relative;top:-0.1em;white-space:nowrap}.keyseq kbd:first-child{margin-left:0}.keyseq kbd:last-child{margin-right:0}.menuseq,.menuref{color:#000}.menuseq b:not(.caret),.menuref{font-weight:inherit}.menuseq{word-spacing:-0.02em}.menuseq b.caret{font-size:1.25em;line-height:0.8}.menuseq i.caret{font-weight:bold;text-align:center;width:0.45em}b.button:before,b.button:after{position:relative;top:-1px;font-weight:normal}b.button:before{content:"[";padding:0 3px 0 2px}b.button:after{content:"]";padding:0 2px 0 3px}#header,#content,#footnotes,#footer{width:100%;margin-left:auto;margin-right:auto;margin-top:0;margin-bottom:0;max-width:62.5em;*zoom:1;position:relative;padding-left:0.9375em;padding-right:0.9375em}#header:before,#header:after,#content:before,#content:after,#footnotes:before,#footnotes:after,#footer:before,#footer:after{content:" ";display:table}#header:after,#content:after,#footnotes:after,#footer:after{clear:both}#content{margin-top:1.25em}#content:before{content:none}#header>h1:first-child{color:#111;margin-top:2.25rem;margin-bottom:0}#header>h1:first-child+#toc{margin-top:8px;border-top:1px solid #ddd}#header>h1:only-child,body.toc2 #header>h1:nth-last-child(2){border-bottom:1px solid #ddd;padding-bottom:8px}#header .details{border-bottom:1px solid #ddd;line-height:1.45;padding-top:0.25em;padding-bottom:0.25em;padding-left:0.25em;color:#748590;display:-ms-flexbox;display:-webkit-flex;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap}#header .details span:first-child{margin-left:-0.125em}#header .details span.email a{color:#909ea7}#header .details br{display:none}#header .details br+span:before{content:"\00a0\2013\00a0"}#header .details br+span.author:before{content:"\00a0\22c5\00a0";color:#909ea7}#header .details br+span#revremark:before{content:"\00a0|\00a0"}#header #revnumber{text-transform:capitalize}#header #revnumber:after{content:"\00a0"}#content>h1:first-child:not([class]){color:#111;border-bottom:1px solid #ddd;padding-bottom:8px;margin-top:0;padding-top:1rem;margin-bottom:1.25rem}#toc{border-bottom:1px solid #ddd;padding-bottom:0.5em}#toc>ul{margin-left:0.125em}#toc ul.sectlevel0>li>a{font-style:italic}#toc ul.sectlevel0 ul.sectlevel1{margin:0.5em 0}#toc ul{font-family:"Roboto Slab",sans-serif;list-style-type:none}#toc li{line-height:1.3334;margin-top:0.3334em}#toc a{text-decoration:none}#toc a:active{text-decoration:underline}#toctitle{color:#6c818f;font-size:1.2em}@media only screen and (min-width: 768px){#toctitle{font-size:1.375em}body.toc2{padding-left:15em;padding-right:0}#toc.toc2{margin-top:0 !important;background:#f2f2f2;position:fixed;width:15em;left:0;top:0;border-right:1px solid #ddd;border-top-width:0 !important;border-bottom-width:0 !important;z-index:1000;padding:1.25em 1em;height:100%;overflow:auto}#toc.toc2 #toctitle{margin-top:0;margin-bottom:0.8rem;font-size:1.2em}#toc.toc2>ul{font-size:0.9em;margin-bottom:0}#toc.toc2 ul ul{margin-left:0;padding-left:1em}#toc.toc2 ul.sectlevel0 ul.sectlevel1{padding-left:0;margin-top:0.5em;margin-bottom:0.5em}body.toc2.toc-right{padding-left:0;padding-right:15em}body.toc2.toc-right #toc.toc2{border-right-width:0;border-left:1px solid #ddd;left:auto;right:0}}@media only screen and (min-width: 1280px){body.toc2{padding-left:20em;padding-right:0}#toc.toc2{width:20em}#toc.toc2 #toctitle{font-size:1.375em}#toc.toc2>ul{font-size:0.95em}#toc.toc2 ul ul{padding-left:1.25em}body.toc2.toc-right{padding-left:0;padding-right:20em}}#content #toc{border-style:solid;border-width:1px;border-color:#d9d9d9;margin-bottom:1.25em;padding:1.25em;background:#f2f2f2;-webkit-border-radius:6px;border-radius:6px}#content #toc>:first-child{margin-top:0}#content #toc>:last-child{margin-bottom:0}#footer{max-width:none;background:#000;padding:1.25em}#footer-text{color:#fff;line-height:1.35}#content{margin-bottom:0.625em}.sect1{padding-bottom:0.625em}@media only screen and (min-width: 768px){#content{margin-bottom:1.25em}.sect1{padding-bottom:1.25em}}.sect1:last-child{padding-bottom:0}.sect1+.sect1{border-top:1px solid #ddd}details,.audioblock,.imageblock,.literalblock,.listingblock,.stemblock,.videoblock{margin-bottom:1.25em}details>summary:first-of-type{cursor:pointer;display:list-item;outline:none;margin-bottom:0.75em}.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{text-rendering:optimizeLegibility;text-align:left}table.tableblock.fit-content>caption.title{white-space:nowrap;width:0}.paragraph.lead>p,#preamble>.sectionbody>[class="paragraph"]:first-of-type p{font-size:1.21875em;line-height:1.6;color:#111}table.tableblock #preamble>.sectionbody>[class="paragraph"]:first-of-type p{font-size:inherit}.admonitionblock>table{border-collapse:separate;border:0;background:none;width:100%}.admonitionblock>table td.icon{text-align:center;width:80px}.admonitionblock>table td.icon img{max-width:none}.admonitionblock>table td.icon .title{font-weight:bold;font-family:"Roboto Slab",sans-serif;text-transform:uppercase}.admonitionblock>table td.content{padding-left:1.125em;padding-right:1.25em;border-left:1px solid #ddd;color:#748590;word-wrap:anywhere}.admonitionblock>table td.content>:last-child>:last-child{margin-bottom:0}.exampleblock>.content{border-style:solid;border-width:1px;border-color:#e6e6e6;margin-bottom:1.25em;padding:1.25em;background:#fff;-webkit-border-radius:6px;border-radius:6px}.exampleblock>.content>:first-child{margin-top:0}.exampleblock>.content>:last-child{margin-bottom:0}.sidebarblock{border-style:solid;border-width:1px;border-color:#d4d4d4;margin-bottom:1.25em;padding:1.25em;background:#ededed;-webkit-border-radius:6px;border-radius:6px}.sidebarblock>:first-child{margin-top:0}.sidebarblock>:last-child{margin-bottom:0}.sidebarblock>.content>.title{color:#6c818f;margin-top:0}.exampleblock>.content>:last-child>:last-child,.exampleblock>.content .olist>ol>li:last-child>:last-child,.exampleblock>.content .ulist>ul>li:last-child>:last-child,.exampleblock>.content .qlist>ol>li:last-child>:last-child,.sidebarblock>.content>:last-child>:last-child,.sidebarblock>.content .olist>ol>li:last-child>:last-child,.sidebarblock>.content .ulist>ul>li:last-child>:last-child,.sidebarblock>.content .qlist>ol>li:last-child>:last-child{margin-bottom:0}.literalblock pre,.listingblock>.content>pre{border:1px solid #ccc;-webkit-border-radius:6px;border-radius:6px;overflow-x:auto;padding:0.5em;font-size:0.8125em}@media only screen and (min-width: 768px){.literalblock pre,.listingblock>.content>pre{font-size:0.90625em}}@media only screen and (min-width: 1280px){.literalblock pre,.listingblock>.content>pre{font-size:1em}}.literalblock pre,.listingblock>.content>pre:not(.highlight),.listingblock>.content>pre[class="highlight"],.listingblock>.content>pre[class^="highlight "]{background:#eee}.literalblock.output pre{color:#eee;background-color:inherit}.listingblock>.content{position:relative}.listingblock code[data-lang]:before{display:none;content:attr(data-lang);position:absolute;font-size:0.75em;top:0.425rem;right:0.5rem;line-height:1;text-transform:uppercase;color:inherit;opacity:0.5}.listingblock:hover code[data-lang]:before{display:block}.listingblock.terminal pre .command:before{content:attr(data-prompt);padding-right:0.5em;color:inherit;opacity:0.5}.listingblock.terminal pre .command:not([data-prompt]):before{content:"$"}.listingblock pre.highlightjs{padding:0}.listingblock pre.highlightjs>code{padding:0.5em;-webkit-border-radius:6px;border-radius:6px}.prettyprint{background:#eee}pre.prettyprint .linenums{line-height:1.2;margin-left:2em}pre.prettyprint li{background:none;list-style-type:inherit;padding-left:0}pre.prettyprint li code[data-lang]:before{opacity:1}pre.prettyprint li:not(:first-child) code[data-lang]:before{display:none}table.linenotable{border-collapse:separate;border:0;margin-bottom:0;background:none}table.linenotable td[class]{color:inherit;vertical-align:top;padding:0;line-height:inherit;white-space:normal}table.linenotable td.code{padding-left:0.75em}table.linenotable td.linenos{border-right:1px solid currentColor;opacity:0.35;padding-right:0.5em}pre.pygments .lineno{border-right:1px solid currentColor;opacity:0.35;display:inline-block;margin-right:0.75em}pre.pygments .lineno:before{content:"";margin-right:-0.125em}.quoteblock{margin:0 1em 1.25em 1.5em;display:table}.quoteblock:not(.excerpt)>.title{margin-left:-1.5em;margin-bottom:0.75em}.quoteblock blockquote,.quoteblock p{color:#909ea7;font-size:1.15rem;line-height:1.75;word-spacing:0.1em;letter-spacing:0;font-style:italic;text-align:justify}.quoteblock blockquote{margin:0;padding:0;border:0}.quoteblock blockquote:before{content:"\201c";float:left;font-size:2.75em;font-weight:bold;line-height:0.6em;margin-left:-0.6em;color:#6c818f;text-shadow:0 1px 2px rgba(0,0,0,0.1)}.quoteblock blockquote>.paragraph:last-child p{margin-bottom:0}.quoteblock .attribution{margin-top:0.75em;margin-right:0.5ex;text-align:right}.verseblock{margin:0 1em 1.25em 1em}.verseblock pre{font-family:"Open Sans", "DejaVu Sans", sans;font-size:1.15rem;color:#909ea7;font-weight:300;text-rendering:optimizeLegibility}.verseblock pre strong{font-weight:400}.verseblock .attribution{margin-top:1.25rem;margin-left:0.5ex}.quoteblock .attribution,.verseblock .attribution{font-size:0.8125em;line-height:1.45;font-style:italic}.quoteblock .attribution br,.verseblock .attribution br{display:none}.quoteblock .attribution cite,.verseblock .attribution cite{display:block;letter-spacing:-0.025em;color:#748590}.quoteblock.abstract blockquote:before,.quoteblock.excerpt blockquote:before,.quoteblock .quoteblock blockquote:before{display:none}.quoteblock.abstract blockquote,.quoteblock.abstract p,.quoteblock.excerpt blockquote,.quoteblock.excerpt p,.quoteblock .quoteblock blockquote,.quoteblock .quoteblock p{line-height:1.6;word-spacing:0}.quoteblock.abstract{margin:0 1em 1.25em 1em;display:block}.quoteblock.abstract>.title{margin:0 0 0.375em 0;font-size:1.15em;text-align:center}.quoteblock.excerpt>blockquote,.quoteblock .quoteblock{padding:0 0 0.25em 1em;border-left:0.25em solid #ddd}.quoteblock.excerpt,.quoteblock .quoteblock{margin-left:0}.quoteblock.excerpt blockquote,.quoteblock.excerpt p,.quoteblock .quoteblock blockquote,.quoteblock .quoteblock p{color:inherit;font-size:1.0625rem}.quoteblock.excerpt .attribution,.quoteblock .quoteblock .attribution{color:inherit;text-align:left;margin-right:0}p.tableblock:last-child{margin-bottom:0}td.tableblock>.content{margin-bottom:1.25em;word-wrap:anywhere}td.tableblock>.content>:last-child{margin-bottom:-1.25em}table.tableblock,th.tableblock,td.tableblock{border:0 solid #ddd}table.grid-all>*>tr>*{border-width:0}table.grid-cols>*>tr>*{border-width:0 0}table.grid-rows>*>tr>*{border-width:0 0}table.frame-all{border-width:0}table.frame-ends{border-width:0 0}table.frame-sides{border-width:0 0}table.frame-none>colgroup+*>:first-child>*,table.frame-sides>colgroup+*>:first-child>*{border-top-width:0}table.frame-none>:last-child>:last-child>*,table.frame-sides>:last-child>:last-child>*{border-bottom-width:0}table.frame-none>*>tr>:first-child,table.frame-ends>*>tr>:first-child{border-left-width:0}table.frame-none>*>tr>:last-child,table.frame-ends>*>tr>:last-child{border-right-width:0}table.stripes-all tr,table.stripes-odd tr:nth-of-type(odd),table.stripes-even tr:nth-of-type(even),table.stripes-hover tr:hover{background:none}th.halign-left,td.halign-left{text-align:left}th.halign-right,td.halign-right{text-align:right}th.halign-center,td.halign-center{text-align:center}th.valign-top,td.valign-top{vertical-align:top}th.valign-bottom,td.valign-bottom{vertical-align:bottom}th.valign-middle,td.valign-middle{vertical-align:middle}table thead th,table tfoot th{font-weight:bold}tbody tr th{display:table-cell;line-height:1.5;background:none}tbody tr th,tbody tr th p,tfoot tr th,tfoot tr th p{color:#222;font-weight:bold}p.tableblock{font-size:1em}ol{margin-left:0.25em}ul li ol{margin-left:0}dl dd{margin-left:1.125em}dl dd:last-child,dl dd:last-child>:last-child{margin-bottom:0}ol>li p,ul>li p,ul dd,ol dd,.olist .olist,.ulist .ulist,.ulist .olist,.olist .ulist{margin-bottom:0.625em}ul.checklist,ul.none,ol.none,ul.no-bullet,ol.no-bullet,ol.unnumbered,ul.unstyled,ol.unstyled{list-style-type:none}ul.no-bullet,ol.no-bullet,ol.unnumbered{margin-left:0.625em}ul.unstyled,ol.unstyled{margin-left:0}ul.checklist{margin-left:0.625em}ul.checklist li>p:first-child>.fa-square-o:first-child,ul.checklist li>p:first-child>.fa-check-square-o:first-child{width:1.25em;font-size:0.8em;position:relative;bottom:0.125em}ul.checklist li>p:first-child>input[type="checkbox"]:first-child{margin-right:0.25em}ul.inline{display:-ms-flexbox;display:-webkit-box;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap;list-style:none;margin:0 0 0.625em -1.25em}ul.inline>li{margin-left:1.25em}.unstyled dl dt{font-weight:normal;font-style:normal}ol.arabic{list-style-type:decimal}ol.decimal{list-style-type:decimal-leading-zero}ol.loweralpha{list-style-type:lower-alpha}ol.upperalpha{list-style-type:upper-alpha}ol.lowerroman{list-style-type:lower-roman}ol.upperroman{list-style-type:upper-roman}ol.lowergreek{list-style-type:lower-greek}.hdlist>table,.colist>table{border:0;background:none}.hdlist>table>tbody>tr,.colist>table>tbody>tr{background:none}td.hdlist1,td.hdlist2{vertical-align:top;padding:0 0.625em}td.hdlist1{font-weight:bold;padding-bottom:1.25em}td.hdlist2{word-wrap:anywhere}.literalblock+.colist,.listingblock+.colist{margin-top:-0.5em}.colist td:not([class]):first-child{padding:0.4em 0.75em 0 0.75em;line-height:1;vertical-align:top}.colist td:not([class]):first-child img{max-width:none}.colist td:not([class]):last-child{padding:0.25em 0}.thumb,.th{line-height:0;display:inline-block;border:solid 4px #fff;-webkit-box-shadow:0 0 0 1px #ddd;box-shadow:0 0 0 1px #ddd}.imageblock.left{margin:0.25em 0.625em 1.25em 0}.imageblock.right{margin:0.25em 0 1.25em 0.625em}.imageblock>.title{margin-bottom:0}.imageblock.thumb,.imageblock.th{border-width:6px}.imageblock.thumb>.title,.imageblock.th>.title{padding:0 0.125em}.image.left,.image.right{margin-top:0.25em;margin-bottom:0.25em;display:inline-block;line-height:0}.image.left{margin-right:0.625em}.image.right{margin-left:0.625em}a.image{text-decoration:none;display:inline-block}a.image object{pointer-events:none}sup.footnote,sup.footnoteref{font-size:0.875em;position:static;vertical-align:super}sup.footnote a,sup.footnoteref a{text-decoration:none}sup.footnote a:active,sup.footnoteref a:active{text-decoration:underline}#footnotes{padding-top:0.75em;padding-bottom:0.75em;margin-bottom:0.625em}#footnotes hr{width:20%;min-width:6.25em;margin:-0.25em 0 0.75em 0;border-width:1px 0 0 0}#footnotes .footnote{padding:0 0.375em 0 0.225em;line-height:1.3334;font-size:0.875em;margin-left:1.2em;margin-bottom:0.2em}#footnotes .footnote a:first-of-type{font-weight:bold;text-decoration:none;margin-left:-1.05em}#footnotes .footnote:last-of-type{margin-bottom:0}#content #footnotes{margin-top:-0.625em;margin-bottom:0;padding:0.75em 0}.gist .file-data>table{border:0;background:#fff;width:100%;margin-bottom:0}.gist .file-data>table td.line-data{width:99%}div.unbreakable{page-break-inside:avoid}.big{font-size:larger}.small{font-size:smaller}.underline{text-decoration:underline}.overline{text-decoration:overline}.line-through{text-decoration:line-through}.aqua{color:#00bfbf}.aqua-background{background-color:#00fafa}.black{color:#000}.black-background{background-color:#000}.blue{color:#0000bf}.blue-background{background-color:#0000fa}.fuchsia{color:#bf00bf}.fuchsia-background{background-color:#fa00fa}.gray{color:#606060}.gray-background{background-color:#7d7d7d}.green{color:#006000}.green-background{background-color:#007d00}.lime{color:#00bf00}.lime-background{background-color:#00fa00}.maroon{color:#600000}.maroon-background{background-color:#7d0000}.navy{color:#000060}.navy-background{background-color:#00007d}.olive{color:#606000}.olive-background{background-color:#7d7d00}.purple{color:#600060}.purple-background{background-color:#7d007d}.red{color:#bf0000}.red-background{background-color:#fa0000}.silver{color:#909090}.silver-background{background-color:#bcbcbc}.teal{color:#006060}.teal-background{background-color:#007d7d}.white{color:#bfbfbf}.white-background{background-color:#fafafa}.yellow{color:#bfbf00}.yellow-background{background-color:#fafa00}span.icon>.fa{cursor:default}a span.icon>.fa{cursor:inherit}.admonitionblock td.icon [class^="fa icon-"]{font-size:2.5em;text-shadow:1px 1px 2px rgba(0,0,0,0.5);cursor:default}.admonitionblock td.icon .icon-note:before{content:"\f05a";color:#1f608b}.admonitionblock td.icon .icon-tip:before{content:"\f0eb";text-shadow:1px 1px 2px rgba(155,155,0,0.8);color:#111}.admonitionblock td.icon .icon-warning:before{content:"\f071";color:#bf6900}.admonitionblock td.icon .icon-caution:before{content:"\f06d";color:#bf3400}.admonitionblock td.icon .icon-important:before{content:"\f06a";color:#bf0000}.conum[data-value]{display:inline-block;color:#fff !important;background-color:#000;-webkit-border-radius:50%;border-radius:50%;text-align:center;font-size:0.75em;width:1.67em;height:1.67em;line-height:1.67em;font-family:"Open Sans", "DejaVu Sans", sans-serif;font-style:normal;font-weight:bold}.conum[data-value] *{color:#fff !important}.conum[data-value]+b{display:none}.conum[data-value]:after{content:attr(data-value)}pre .conum[data-value]{position:relative;top:-0.125em}b.conum *{color:inherit !important}.conum:not([data-value]):empty{display:none}h4{color:#6c818f}.literalblock>.content>pre,.listingblock>.content>pre{-webkit-border-radius:6px;border-radius:6px;margin-left:2em;margin-right:2em}.admonitionblock{margin-left:2em;margin-right:2em}.admonitionblock>table{border:1px solid #609060;border-top-width:1.5em;background-color:#e9ffe9;border-collapse:separate;-webkit-border-radius:0;border-radius:0}.admonitionblock>table td.icon{padding-top:.5em;padding-bottom:.5em}.admonitionblock>table td.content{padding:.5em 1em;color:#000;font-size:.9em;border-left:none}.sidebarblock{background-color:#e8ecef;border-color:#ccc}.sidebarblock>.content>.title{color:#2980b9}table.tableblock.grid-all{border-collapse:collapse;-webkit-border-radius:0;border-radius:0}table.tableblock.grid-all th.tableblock,table.tableblock.grid-all td.tableblock{border-bottom:1px solid #aaa}#footer{background-color:#465158;padding:2em}#footer-text{color:#eee;font-size:0.8em;text-align:center}#toc.toc2{font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;padding:0;background:#343131}#toc.toc2 #toctitle{padding:1.6em 1em;text-align:center;font-family:"Roboto Slab",sans-serif;color:#fff;background:#2980b9}#toc.toc2 #toctitle::before{vertical-align:middle;content:"\f02d";content:"\f1b2";padding-right:0.3em;margin-left:-1em;font-family:'FontAwesome';font-size:200%}#toc.toc2 a{display:block;color:#d9d9d9;padding:0.25em 1em}#toc.toc2 a:hover,#toc.toc2 a:focus{background:#696262}#toc.toc2 ul{font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif}#toc.toc2 ul.sectlevel1 a{font-weight:bold;color:#55a5d9}#toc.toc2 ul.sectlevel1 a:hover,#toc.toc2 ul.sectlevel1 a:focus{color:#d9d9d9}#toc.toc2 ul.sectlevel2,#toc.toc2 ul.sectlevel3,#toc.toc2 ul.sectlevel4,#toc.toc2 ul.sectlevel5,#toc.toc2 ul.sectlevel6{padding:0}#toc.toc2 ul.sectlevel2 a,#toc.toc2 ul.sectlevel3 a,#toc.toc2 ul.sectlevel4 a,#toc.toc2 ul.sectlevel5 a,#toc.toc2 ul.sectlevel6 a{font-weight:normal;color:#d9d9d9}#toc.toc2 ul.sectlevel2.sectlevel2 a,#toc.toc2 ul.sectlevel3.sectlevel2 a,#toc.toc2 ul.sectlevel4.sectlevel2 a,#toc.toc2 ul.sectlevel5.sectlevel2 a,#toc.toc2 ul.sectlevel6.sectlevel2 a{padding-left:2em}#toc.toc2 ul.sectlevel2.sectlevel3 a,#toc.toc2 ul.sectlevel3.sectlevel3 a,#toc.toc2 ul.sectlevel4.sectlevel3 a,#toc.toc2 ul.sectlevel5.sectlevel3 a,#toc.toc2 ul.sectlevel6.sectlevel3 a{padding-left:3em}#toc.toc2 ul.sectlevel2.sectlevel4 a,#toc.toc2 ul.sectlevel3.sectlevel4 a,#toc.toc2 ul.sectlevel4.sectlevel4 a,#toc.toc2 ul.sectlevel5.sectlevel4 a,#toc.toc2 ul.sectlevel6.sectlevel4 a{padding-left:4em}#toc.toc2 ul.sectlevel2.sectlevel5 a,#toc.toc2 ul.sectlevel3.sectlevel5 a,#toc.toc2 ul.sectlevel4.sectlevel5 a,#toc.toc2 ul.sectlevel5.sectlevel5 a,#toc.toc2 ul.sectlevel6.sectlevel5 a{padding-left:5em}#toc.toc2 ul.sectlevel2.sectlevel6 a,#toc.toc2 ul.sectlevel3.sectlevel6 a,#toc.toc2 ul.sectlevel4.sectlevel6 a,#toc.toc2 ul.sectlevel5.sectlevel6 a,#toc.toc2 ul.sectlevel6.sectlevel6 a{padding-left:6em}:not(pre):not([class^="L"])>code{font-size:0.95em;font-style:normal !important;letter-spacing:0;padding:0px 4px;background-color:#f6f6f6;-webkit-border-radius:4px;border-radius:4px;line-height:inherit;border:solid #ddd7d7 1px;color:#e74c3c}.admonitionblock{margin:0}.admonitionblock.note>table{background-color:#e7f2fa}.admonitionblock.note>table td.icon{background-color:#3e97d7;width:100%;text-align:left;padding-left:2em}.admonitionblock.note>table td.icon i.icon-note::before{color:white}.admonitionblock.note>table td.icon i.icon-note::after{color:white;content:"Note";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.tip>table{background-color:#e9ffe9}.admonitionblock.tip>table td.icon{background-color:#00b600;width:100%;text-align:left;padding-left:2em}.admonitionblock.tip>table td.icon i.icon-tip::before{color:white}.admonitionblock.tip>table td.icon i.icon-tip::after{color:white;content:"Tip";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.caution>table{background-color:#ffe3ca}.admonitionblock.caution>table td.icon{background-color:#fd7700;width:100%;text-align:left;padding-left:2em}.admonitionblock.caution>table td.icon i.icon-caution::before{color:white}.admonitionblock.caution>table td.icon i.icon-caution::after{color:white;content:"Caution";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.important>table{background-color:#ffd6ca}.admonitionblock.important>table td.icon{background-color:#fd3900;width:100%;text-align:left;padding-left:2em}.admonitionblock.important>table td.icon i.icon-important::before{color:white}.admonitionblock.important>table td.icon i.icon-important::after{color:white;content:"Important";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.warning>table{background-color:#ffedcc}.admonitionblock.warning>table td.icon{background-color:orange;width:100%;text-align:left;padding-left:2em}.admonitionblock.warning>table td.icon i.icon-warning::before{color:white}.admonitionblock.warning>table td.icon i.icon-warning::after{color:white;content:"Warning";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock>table{border:none}.admonitionblock>table td{display:inline-block;width:100%;font-size:8px}.tableblock code{border:none}.literalblock>.content>pre,.listingblock>.content>pre{margin:0}.literalblock pre,.listingblock>.content>pre{background:#f8f8f8}@media only screen and (min-width: 768px){#toc.toc2{padding:0;background:#343131}#toc.toc2 #toctitle::before{margin-left:-0.5em}}.ulist:not(.checklist) ul,.ulist:not(.checklist) ol{margin-left:1.5em}.ulist:not(.checklist) ul li>p,.ulist:not(.checklist) ol li>p{padding-left:0.5em}.ulist:not(.checklist) ul>li::marker,.ulist:not(.checklist) ol>li::marker{content:"\f111";font-family:"FontAwesome";font-size:0.7em;color:#2980b9}.olist ol{margin-left:2em}i.conum[data-value]{background-color:#2980b9}#content h1:hover>a.anchor,#content h1>a.anchor:hover,h2:hover>a.anchor,h2>a.anchor:hover,h3:hover>a.anchor,#toctitle:hover>a.anchor,.sidebarblock>.content>.title:hover>a.anchor,h3>a.anchor:hover,#toctitle>a.anchor:hover,.sidebarblock>.content>.title>a.anchor:hover,h4:hover>a.anchor,h4>a.anchor:hover,h5:hover>a.anchor,h5>a.anchor:hover,h6:hover>a.anchor,h6>a.anchor:hover{visibility:visible}#content h1>a.link,h2>a.link,h3>a.link,#toctitle>a.link,.sidebarblock>.content>.title>a.link,h4>a.link,h5>a.link,h6>a.link{color:#465158;text-decoration:none}#content h1>a.link:hover,h2>a.link:hover,h3>a.link:hover,#toctitle>a.link:hover,.sidebarblock>.content>.title>a.link:hover,h4>a.link:hover,h5>a.link:hover,h6>a.link:hover{color:#3b444a}#content h1>a.link:hover:after,h2>a.link:hover:after,h3>a.link:hover:after,#toctitle>a.link:hover:after,.sidebarblock>.content>.title>a.link:hover:after,h4>a.link:hover:after,h5>a.link:hover:after,h6>a.link:hover:after{content:"\f0c1";font-family:'FontAwesome';font-size:0.65em;display:inline-block;color:#3091d1;margin-left:0.5em}

</style>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
</head>
<body class="manpage toc2 toc-left">
<div id="header">
<h1>RISC-V Vector ISA-extensions Manual Page</h1>
<div id="toc" class="toc2">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_configuration_setting_instructions_vsetvlivsetivlivsetvl_2">1. Configuration-Setting Instructions (<code>vsetvli</code>/<code>vsetivli</code>/<code>vsetvl</code>)</a>
<ul class="sectlevel2">
<li><a href="#_vsetvli">1.1. vsetvli</a></li>
<li><a href="#_vsetivli">1.2. vsetivli</a></li>
<li><a href="#_vsetvl">1.3. vsetvl</a></li>
<li><a href="#_vsetvl_intrinsic_functions">1.4. vsetvl Intrinsic Functions</a></li>
</ul>
</li>
<li><a href="#_vector_unit_stride_instructions">2. Vector Unit-Stride Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vle8_v">2.1. vle8.v</a></li>
<li><a href="#_vle16_v">2.2. vle16.v</a></li>
<li><a href="#_vle32_v">2.3. vle32.v</a></li>
<li><a href="#_vle64_v">2.4. vle64.v</a></li>
<li><a href="#_vse8_v">2.5. vse8.v</a></li>
<li><a href="#_vse16_v">2.6. vse16.v</a></li>
<li><a href="#_vse32_v">2.7. vse32.v</a></li>
<li><a href="#_vse64_v">2.8. vse64.v</a></li>
<li><a href="#_vlm_v">2.9. vlm.v</a></li>
<li><a href="#_vsm_v">2.10. vsm.v</a></li>
</ul>
</li>
<li><a href="#_vector_strided_instructions">3. Vector Strided Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vlse8_v">3.1. vlse8.v</a></li>
<li><a href="#_vlse16_v">3.2. vlse16.v</a></li>
<li><a href="#_vlse32_v">3.3. vlse32.v</a></li>
<li><a href="#_vlse64_v">3.4. vlse64.v</a></li>
<li><a href="#_vsse8_v">3.5. vsse8.v</a></li>
<li><a href="#_vsse16_v">3.6. vsse16.v</a></li>
<li><a href="#_vsse32_v">3.7. vsse32.v</a></li>
<li><a href="#_vsse64_v">3.8. vsse64.v</a></li>
</ul>
</li>
<li><a href="#_vector_indexed_instructions">4. Vector Indexed Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vluxei8_v">4.1. vluxei8.v</a></li>
<li><a href="#_vluxei16_v">4.2. vluxei16.v</a></li>
<li><a href="#_vluxei32_v">4.3. vluxei32.v</a></li>
<li><a href="#_vluxei64_v">4.4. vluxei64.v</a></li>
<li><a href="#_vloxei8_v">4.5. vloxei8.v</a></li>
<li><a href="#_vloxei16_v">4.6. vloxei16.v</a></li>
<li><a href="#_vloxei32_v">4.7. vloxei32.v</a></li>
<li><a href="#_vloxei64_v">4.8. vloxei64.v</a></li>
<li><a href="#_vsuxei8_v">4.9. vsuxei8.v</a></li>
<li><a href="#_vsuxei16_v">4.10. vsuxei16.v</a></li>
<li><a href="#_vsuxei32_v">4.11. vsuxei32.v</a></li>
<li><a href="#_vsuxei64_v">4.12. vsuxei64.v</a></li>
<li><a href="#_vsoxei8_v">4.13. vsoxei8.v</a></li>
<li><a href="#_vsoxei16_v">4.14. vsoxei16.v</a></li>
<li><a href="#_vsoxei32_v">4.15. vsoxei32.v</a></li>
<li><a href="#_vsoxei64_v">4.16. vsoxei64.v</a></li>
</ul>
</li>
<li><a href="#_unit_stride_fault_only_first_loads">5. Unit-stride Fault-Only-First Loads</a>
<ul class="sectlevel2">
<li><a href="#_vle8ff_v">5.1. vle8ff.v</a></li>
<li><a href="#_vle16ff_v">5.2. vle16ff.v</a></li>
<li><a href="#_vle32ff_v">5.3. vle32ff.v</a></li>
<li><a href="#_vle64ff_v">5.4. vle64ff.v</a></li>
</ul>
</li>
<li><a href="#_vector_unit_stride_segment_loads_and_stores">6. Vector Unit-Stride Segment Loads and Stores</a>
<ul class="sectlevel2">
<li><a href="#_vlsegnfe8_v">6.1. vlseg&lt;nf&gt;e8.v</a></li>
<li><a href="#_vlsegnfe16_v">6.2. vlseg&lt;nf&gt;e16.v</a></li>
<li><a href="#_vlsegnfe32_v">6.3. vlseg&lt;nf&gt;e32.v</a></li>
<li><a href="#_vlsegnfe64_v">6.4. vlseg&lt;nf&gt;e64.v</a></li>
<li><a href="#_vssegnfe8_v">6.5. vsseg&lt;nf&gt;e8.v</a></li>
<li><a href="#_vssegnfe16_v">6.6. vsseg&lt;nf&gt;e16.v</a></li>
<li><a href="#_vssegnfe32_v">6.7. vsseg&lt;nf&gt;e32.v</a></li>
<li><a href="#_vssegnfe64_v">6.8. vsseg&lt;nf&gt;e64.v</a></li>
</ul>
</li>
<li><a href="#_vector_strided_segment_loads_and_stores">7. Vector Strided Segment Loads and Stores</a>
<ul class="sectlevel2">
<li><a href="#_vlssegnfe8_v">7.1. vlsseg&lt;nf&gt;e8.v</a></li>
<li><a href="#_vlssegnfe16_v">7.2. vlsseg&lt;nf&gt;e16.v</a></li>
<li><a href="#_vlssegnfe32_v">7.3. vlsseg&lt;nf&gt;e32.v</a></li>
<li><a href="#_vlssegnfe64_v">7.4. vlsseg&lt;nf&gt;e64.v</a></li>
<li><a href="#_vssseg2e8_v">7.5. vssseg2e8.v</a></li>
<li><a href="#_vssseg2e16_v">7.6. vssseg2e16.v</a></li>
<li><a href="#_vssseg2e32_v">7.7. vssseg2e32.v</a></li>
<li><a href="#_vssseg2e64_v">7.8. vssseg2e64.v</a></li>
</ul>
</li>
<li><a href="#_vector_indexed_segment_loads_and_stores">8. Vector Indexed Segment Loads and Stores</a>
<ul class="sectlevel2">
<li><a href="#_vloxsegnfei8_v">8.1. vloxseg&lt;nf&gt;ei8.v</a></li>
<li><a href="#_vloxsegnfei16_v">8.2. vloxseg&lt;nf&gt;ei16.v</a></li>
<li><a href="#_vloxsegnfei32_v">8.3. vloxseg&lt;nf&gt;ei32.v</a></li>
<li><a href="#_vloxsegnfei64_v">8.4. vloxseg&lt;nf&gt;ei64.v</a></li>
<li><a href="#_vsuxsegnfei8_v">8.5. vsuxseg&lt;nf&gt;ei8.v</a></li>
<li><a href="#_vsuxsegnfei16_v">8.6. vsuxseg&lt;nf&gt;ei16.v</a></li>
<li><a href="#_vsuxsegnfei32_v">8.7. vsuxseg&lt;nf&gt;ei32.v</a></li>
<li><a href="#_vsuxsegnfei64_v">8.8. vsuxseg&lt;nf&gt;ei64.v</a></li>
<li><a href="#_vsoxsegnfei8_v">8.9. vsoxseg&lt;nf&gt;ei8.v</a></li>
<li><a href="#_vsoxsegnfei16_v">8.10. vsoxseg&lt;nf&gt;ei16.v</a></li>
<li><a href="#_vsoxsegnfei32_v">8.11. vsoxseg&lt;nf&gt;ei32.v</a></li>
<li><a href="#_vsoxsegnfei64_v">8.12. vsoxseg&lt;nf&gt;ei64.v</a></li>
</ul>
</li>
<li><a href="#_vector_loadstore_whole_register_instructions">9. Vector Load/Store Whole Register Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vl1re8_v">9.1. vl1re8.v</a></li>
<li><a href="#_vl1re16_v">9.2. vl1re16.v</a></li>
<li><a href="#_vl1re32_v">9.3. vl1re32.v</a></li>
<li><a href="#_vl1re64_v">9.4. vl1re64.v</a></li>
<li><a href="#_vl2re8_v">9.5. vl2re8.v</a></li>
<li><a href="#_vl2re16_v">9.6. vl2re16.v</a></li>
<li><a href="#_vl2re32_v">9.7. vl2re32.v</a></li>
<li><a href="#_vl2re64_v">9.8. vl2re64.v</a></li>
<li><a href="#_vl4re8_v">9.9. vl4re8.v</a></li>
<li><a href="#_vl4re16_v">9.10. vl4re16.v</a></li>
<li><a href="#_vl4re32_v">9.11. vl4re32.v</a></li>
<li><a href="#_vl4re64_v">9.12. vl4re64.v</a></li>
<li><a href="#_vl8re8_v">9.13. vl8re8.v</a></li>
<li><a href="#_vl8re16_v">9.14. vl8re16.v</a></li>
<li><a href="#_vl8re32_v">9.15. vl8re32.v</a></li>
<li><a href="#_vl8re64_v">9.16. vl8re64.v</a></li>
<li><a href="#_vs1r_v">9.17. vs1r.v</a></li>
<li><a href="#_vs2r_v">9.18. vs2r.v</a></li>
<li><a href="#_vs4r_v">9.19. vs4r.v</a></li>
<li><a href="#_vs8r_v">9.20. vs8r.v</a></li>
</ul>
</li>
<li><a href="#_vector_single_width_integer_add_and_subtract">10. Vector Single-Width Integer Add and Subtract</a>
<ul class="sectlevel2">
<li><a href="#_vadd_vv">10.1. vadd.vv</a></li>
<li><a href="#_vadd_vx">10.2. vadd.vx</a></li>
<li><a href="#_vadd_vi">10.3. vadd.vi</a></li>
<li><a href="#_vsub_vv">10.4. vsub.vv</a></li>
<li><a href="#_vsub_vx">10.5. vsub.vx</a></li>
<li><a href="#_vrsub_vx">10.6. vrsub.vx</a></li>
<li><a href="#_vrsub_vi">10.7. vrsub.vi</a></li>
</ul>
</li>
<li><a href="#_vector_widening_integer_addsubtract">11. Vector Widening Integer Add/Subtract</a>
<ul class="sectlevel2">
<li><a href="#_vwaddu_vv">11.1. vwaddu.vv</a></li>
<li><a href="#_vwaddu_vx">11.2. vwaddu.vx</a></li>
<li><a href="#_vwsubu_vv">11.3. vwsubu.vv</a></li>
<li><a href="#_vwsubu_vx">11.4. vwsubu.vx</a></li>
<li><a href="#_vwadd_vv">11.5. vwadd.vv</a></li>
<li><a href="#_vwadd_vx">11.6. vwadd.vx</a></li>
<li><a href="#_vwsub_vv">11.7. vwsub.vv</a></li>
<li><a href="#_vwsub_vx">11.8. vwsub.vx</a></li>
<li><a href="#_vwaddu_wv">11.9. vwaddu.wv</a></li>
<li><a href="#_vwaddu_wx">11.10. vwaddu.wx</a></li>
<li><a href="#_vwsubu_wv">11.11. vwsubu.wv</a></li>
<li><a href="#_vwsubu_wx">11.12. vwsubu.wx</a></li>
<li><a href="#_vwadd_wv">11.13. vwadd.wv</a></li>
<li><a href="#_vwadd_wx">11.14. vwadd.wx</a></li>
<li><a href="#_vwsub_wv">11.15. vwsub.wv</a></li>
<li><a href="#_vwsub_wx">11.16. vwsub.wx</a></li>
</ul>
</li>
<li><a href="#_vector_integer_extension">12. Vector Integer Extension</a>
<ul class="sectlevel2">
<li><a href="#_vzext_vf2">12.1. vzext.vf2</a></li>
<li><a href="#_vsext_vf2">12.2. vsext.vf2</a></li>
<li><a href="#_vzext_vf4">12.3. vzext.vf4</a></li>
<li><a href="#_vsext_vf4">12.4. vsext.vf4</a></li>
<li><a href="#_vzext_vf8">12.5. vzext.vf8</a></li>
<li><a href="#_vsext_vf8">12.6. vsext.vf8</a></li>
</ul>
</li>
<li><a href="#_vector_integer_add_with_carry_subtract_with_borrow_instructions">13. Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vadc_vvm">13.1. vadc.vvm</a></li>
<li><a href="#_vadc_vxm">13.2. vadc.vxm</a></li>
<li><a href="#_vadc_vim">13.3. vadc.vim</a></li>
<li><a href="#_vmadc_vvm">13.4. vmadc.vvm</a></li>
<li><a href="#_vmadc_vxm">13.5. vmadc.vxm</a></li>
<li><a href="#_vmadc_vim">13.6. vmadc.vim</a></li>
<li><a href="#_vmadc_vv">13.7. vmadc.vv</a></li>
<li><a href="#_vmadc_vx">13.8. vmadc.vx</a></li>
<li><a href="#_vmadc_vi">13.9. vmadc.vi</a></li>
<li><a href="#_vsbc_vvm">13.10. vsbc.vvm</a></li>
<li><a href="#_vsbc_vxm">13.11. vsbc.vxm</a></li>
<li><a href="#_vmsbc_vvm">13.12. vmsbc.vvm</a></li>
<li><a href="#_vmsbc_vxm">13.13. vmsbc.vxm</a></li>
<li><a href="#_vmsbc_vv">13.14. vmsbc.vv</a></li>
<li><a href="#_vmsbc_vx">13.15. vmsbc.vx</a></li>
</ul>
</li>
<li><a href="#_vector_bitwise_logical_instructions">14. Vector Bitwise Logical Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vand_vv">14.1. vand.vv</a></li>
<li><a href="#_vand_vx">14.2. vand.vx</a></li>
<li><a href="#_vand_vi">14.3. vand.vi</a></li>
<li><a href="#_vor_vv">14.4. vor.vv</a></li>
<li><a href="#_vor_vx">14.5. vor.vx</a></li>
<li><a href="#_vor_vi">14.6. vor.vi</a></li>
<li><a href="#_vxor_vv">14.7. vxor.vv</a></li>
<li><a href="#_vxor_vx">14.8. vxor.vx</a></li>
<li><a href="#_vxor_vi">14.9. vxor.vi</a></li>
<li><a href="#_vector_single_width_shift_instructions">14.10. Vector Single-Width Shift Instructions</a></li>
<li><a href="#_vsll_vv">14.11. vsll.vv</a></li>
<li><a href="#_vsll_vx">14.12. vsll.vx</a></li>
<li><a href="#_vsll_vi">14.13. vsll.vi</a></li>
<li><a href="#_vsrl_vv">14.14. vsrl.vv</a></li>
<li><a href="#_vsrl_vx">14.15. vsrl.vx</a></li>
<li><a href="#_vsrl_vi">14.16. vsrl.vi</a></li>
<li><a href="#_vsra_vv">14.17. vsra.vv</a></li>
<li><a href="#_vsra_vx">14.18. vsra.vx</a></li>
<li><a href="#_vsra_vi">14.19. vsra.vi</a></li>
<li><a href="#_vector_narrowing_integer_right_shift_instructions">14.20. Vector Narrowing Integer Right Shift Instructions</a></li>
<li><a href="#_vnsrl_wv">14.21. vnsrl.wv</a></li>
<li><a href="#_vnsrl_wx">14.22. vnsrl.wx</a></li>
<li><a href="#_vnsrl_wi">14.23. vnsrl.wi</a></li>
<li><a href="#_vnsra_wv">14.24. vnsra.wv</a></li>
<li><a href="#_vnsra_wx">14.25. vnsra.wx</a></li>
<li><a href="#_vnsra_wi">14.26. vnsra.wi</a></li>
<li><a href="#_vector_integer_compare_instructions">14.27. Vector Integer Compare Instructions</a></li>
<li><a href="#_vmseq_vv">14.28. vmseq.vv</a></li>
<li><a href="#_vmseq_vx">14.29. vmseq.vx</a></li>
<li><a href="#_vmseq_vi">14.30. vmseq.vi</a></li>
<li><a href="#_vmsne_vv">14.31. vmsne.vv</a></li>
<li><a href="#_vmsne_vx">14.32. vmsne.vx</a></li>
<li><a href="#_vmsne_vi">14.33. vmsne.vi</a></li>
<li><a href="#_vmsltu_vv">14.34. vmsltu.vv</a></li>
<li><a href="#_vmsltu_vx">14.35. vmsltu.vx</a></li>
<li><a href="#_vmslt_vv">14.36. vmslt.vv</a></li>
<li><a href="#_vmslt_vx">14.37. vmslt.vx</a></li>
<li><a href="#_vmsleu_vv">14.38. vmsleu.vv</a></li>
<li><a href="#_vmsleu_vx">14.39. vmsleu.vx</a></li>
<li><a href="#_vmsleu_vi">14.40. vmsleu.vi</a></li>
<li><a href="#_vmsle_vv">14.41. vmsle.vv</a></li>
<li><a href="#_vmsle_vx">14.42. vmsle.vx</a></li>
<li><a href="#_vmsle_vi">14.43. vmsle.vi</a></li>
<li><a href="#_vmsgtu_vx">14.44. vmsgtu.vx</a></li>
<li><a href="#_vmsgtu_vi">14.45. vmsgtu.vi</a></li>
<li><a href="#_vmsgt_vx">14.46. vmsgt.vx</a></li>
<li><a href="#_vmsgt_vi">14.47. vmsgt.vi</a></li>
<li><a href="#_vector_integer_minmax_instructions">14.48. Vector Integer Min/Max Instructions</a></li>
<li><a href="#_vminu_vv">14.49. vminu.vv</a></li>
<li><a href="#_vminu_vx">14.50. vminu.vx</a></li>
<li><a href="#_vmin_vv">14.51. vmin.vv</a></li>
<li><a href="#_vmin_vx">14.52. vmin.vx</a></li>
<li><a href="#_vmaxu_vv">14.53. vmaxu.vv</a></li>
<li><a href="#_vmaxu_vx">14.54. vmaxu.vx</a></li>
<li><a href="#_vmax_vv">14.55. vmax.vv</a></li>
<li><a href="#_vmax_vx">14.56. vmax.vx</a></li>
</ul>
</li>
<li><a href="#_vector_single_width_integer_multiply_instructions">15. Vector Single-Width Integer Multiply Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vmul_vv">15.1. vmul.vv</a></li>
<li><a href="#_vmul_vx">15.2. vmul.vx</a></li>
<li><a href="#_vmulh_vv">15.3. vmulh.vv</a></li>
<li><a href="#_vmulh_vx">15.4. vmulh.vx</a></li>
<li><a href="#_vmulhu_vv">15.5. vmulhu.vv</a></li>
<li><a href="#_vmulhu_vx">15.6. vmulhu.vx</a></li>
<li><a href="#_vmulhsu_vv">15.7. vmulhsu.vv</a></li>
<li><a href="#_vmulhsu_vx">15.8. vmulhsu.vx</a></li>
</ul>
</li>
<li><a href="#_vector_integer_divide_instructions">16. Vector Integer Divide Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vdivu_vv">16.1. vdivu.vv</a></li>
<li><a href="#_vdivu_vx">16.2. vdivu.vx</a></li>
<li><a href="#_vdiv_vv">16.3. vdiv.vv</a></li>
<li><a href="#_vdiv_vx">16.4. vdiv.vx</a></li>
<li><a href="#_vremu_vv">16.5. vremu.vv</a></li>
<li><a href="#_vremu_vx">16.6. vremu.vx</a></li>
<li><a href="#_vrem_vv">16.7. vrem.vv</a></li>
<li><a href="#_vrem_vx">16.8. vrem.vx</a></li>
</ul>
</li>
<li><a href="#_vector_widening_integer_multiply_instructions">17. Vector Widening Integer Multiply Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vwmul_vv">17.1. vwmul.vv</a></li>
<li><a href="#_vwmul_vx">17.2. vwmul.vx</a></li>
<li><a href="#_vwmulu_vv">17.3. vwmulu.vv</a></li>
<li><a href="#_vwmulu_vx">17.4. vwmulu.vx</a></li>
<li><a href="#_vwmulsu_vv">17.5. vwmulsu.vv</a></li>
<li><a href="#_vwmulsu_vx">17.6. vwmulsu.vx</a></li>
</ul>
</li>
<li><a href="#_vector_single_width_integer_multiply_add_instructions">18. Vector Single-Width Integer Multiply-Add Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vmacc_vv">18.1. vmacc.vv</a></li>
<li><a href="#_vmacc_vx">18.2. vmacc.vx</a></li>
<li><a href="#_vnmsac_vv">18.3. vnmsac.vv</a></li>
<li><a href="#_vnmsac_vx">18.4. vnmsac.vx</a></li>
<li><a href="#_vmadd_vv">18.5. vmadd.vv</a></li>
<li><a href="#_vmadd_vx">18.6. vmadd.vx</a></li>
<li><a href="#_vnmsub_vv">18.7. vnmsub.vv</a></li>
<li><a href="#_vnmsub_vx">18.8. vnmsub.vx</a></li>
</ul>
</li>
<li><a href="#_vector_widening_integer_multiply_add_instructions">19. Vector Widening Integer Multiply-Add Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vwmaccu_vv">19.1. vwmaccu.vv</a></li>
<li><a href="#_vwmaccu_vx">19.2. vwmaccu.vx</a></li>
<li><a href="#_vwmacc_vv">19.3. vwmacc.vv</a></li>
<li><a href="#_vwmacc_vx">19.4. vwmacc.vx</a></li>
<li><a href="#_vwmaccsu_vv">19.5. vwmaccsu.vv</a></li>
<li><a href="#_vwmaccsu_vx">19.6. vwmaccsu.vx</a></li>
<li><a href="#_vwmaccus_vx">19.7. vwmaccus.vx</a></li>
</ul>
</li>
<li><a href="#_vector_integer_merge_instructions">20. Vector Integer Merge Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vmerge_vvm">20.1. vmerge.vvm</a></li>
<li><a href="#_vmerge_vxm">20.2. vmerge.vxm</a></li>
<li><a href="#_vmerge_vim">20.3. vmerge.vim</a></li>
</ul>
</li>
<li><a href="#_vector_integer_move_instructions">21. Vector Integer Move Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vmv_v_v">21.1. vmv.v.v</a></li>
<li><a href="#_vmv_v_x">21.2. vmv.v.x</a></li>
<li><a href="#_vmv_v_i">21.3. vmv.v.i</a></li>
</ul>
</li>
<li><a href="#_vector_fixed_point_arithmetic_instructions">22. Vector Fixed-Point Arithmetic Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vector_single_width_saturating_add_and_subtract">22.1. Vector Single-Width Saturating Add and Subtract</a></li>
<li><a href="#_vsaddu_vv">22.2. vsaddu.vv</a></li>
<li><a href="#_vsaddu_vx">22.3. vsaddu.vx</a></li>
<li><a href="#_vsaddu_vi">22.4. vsaddu.vi</a></li>
<li><a href="#_vsadd_vv">22.5. vsadd.vv</a></li>
<li><a href="#_vsadd_vx">22.6. vsadd.vx</a></li>
<li><a href="#_vsadd_vi">22.7. vsadd.vi</a></li>
<li><a href="#_vssubu_vv">22.8. vssubu.vv</a></li>
<li><a href="#_vssubu_vx">22.9. vssubu.vx</a></li>
<li><a href="#_vssub_vv">22.10. vssub.vv</a></li>
<li><a href="#_vssub_vx">22.11. vssub.vx</a></li>
<li><a href="#_vector_single_width_averaging_add_and_subtract">22.12. Vector Single-Width Averaging Add and Subtract</a></li>
<li><a href="#_vaaddu_vv">22.13. vaaddu.vv</a></li>
<li><a href="#_vaaddu_vx">22.14. vaaddu.vx</a></li>
<li><a href="#_vaadd_vv">22.15. vaadd.vv</a></li>
<li><a href="#_vaadd_vx">22.16. vaadd.vx</a></li>
<li><a href="#_vasubu_vv">22.17. vasubu.vv</a></li>
<li><a href="#_vasubu_vx">22.18. vasubu.vx</a></li>
<li><a href="#_vasub_vv">22.19. vasub.vv</a></li>
<li><a href="#_vasub_vx">22.20. vasub.vx</a></li>
<li><a href="#_vector_single_width_fractional_multiply_with_rounding_and_saturation">22.21. Vector Single-Width Fractional Multiply with Rounding and Saturation</a></li>
<li><a href="#_vsmul_vv">22.22. vsmul.vv</a></li>
<li><a href="#_vsmul_vx">22.23. vsmul.vx</a></li>
<li><a href="#_vector_single_width_scaling_shift_instructions">22.24. Vector Single-Width Scaling Shift Instructions</a></li>
<li><a href="#_vssrl_vv">22.25. vssrl.vv</a></li>
<li><a href="#_vssrl_vx">22.26. vssrl.vx</a></li>
<li><a href="#_vssrl_vi">22.27. vssrl.vi</a></li>
<li><a href="#_vssra_vv">22.28. vssra.vv</a></li>
<li><a href="#_vssra_vx">22.29. vssra.vx</a></li>
<li><a href="#_vssra_vi">22.30. vssra.vi</a></li>
<li><a href="#_vector_narrowing_fixed_point_clip_instructions">22.31. Vector Narrowing Fixed-Point Clip Instructions</a></li>
<li><a href="#_vnclipu_wv">22.32. vnclipu.wv</a></li>
<li><a href="#_vnclipu_wx">22.33. vnclipu.wx</a></li>
<li><a href="#_vnclipu_wi">22.34. vnclipu.wi</a></li>
<li><a href="#_vnclip_wv">22.35. vnclip.wv</a></li>
<li><a href="#_vnclip_wx">22.36. vnclip.wx</a></li>
<li><a href="#_vnclip_wi">22.37. vnclip.wi</a></li>
</ul>
</li>
<li><a href="#_vector_floating_point_instructions">23. Vector Floating-Point Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vector_single_width_floating_point_addsubtract_instructions">23.1. Vector Single-Width Floating-Point Add/Subtract Instructions</a></li>
<li><a href="#_vfadd_vv">23.2. vfadd.vv</a></li>
<li><a href="#_vfadd_vf">23.3. vfadd.vf</a></li>
<li><a href="#_vfsub_vv">23.4. vfsub.vv</a></li>
<li><a href="#_vfsub_vf">23.5. vfsub.vf</a></li>
<li><a href="#_vfrsub_vf">23.6. vfrsub.vf</a></li>
<li><a href="#_vector_widening_floating_point_addsubtract_instructions">23.7. Vector Widening Floating-Point Add/Subtract Instructions</a></li>
<li><a href="#_vfwadd_vv">23.8. vfwadd.vv</a></li>
<li><a href="#_vfwadd_vf">23.9. vfwadd.vf</a></li>
<li><a href="#_vfwsub_vv">23.10. vfwsub.vv</a></li>
<li><a href="#_vfwsub_vf">23.11. vfwsub.vf</a></li>
<li><a href="#_vfwadd_wv">23.12. vfwadd.wv</a></li>
<li><a href="#_vfwadd_wf">23.13. vfwadd.wf</a></li>
<li><a href="#_vfwsub_wv">23.14. vfwsub.wv</a></li>
<li><a href="#_vfwsub_wf">23.15. vfwsub.wf</a></li>
<li><a href="#_vector_single_width_floating_point_multiplydivide_instructions">23.16. Vector Single-Width Floating-Point Multiply/Divide Instructions</a></li>
<li><a href="#_vfmul_vv">23.17. vfmul.vv</a></li>
<li><a href="#_vfmul_vf">23.18. vfmul.vf</a></li>
<li><a href="#_vfdiv_vv">23.19. vfdiv.vv</a></li>
<li><a href="#_vfdiv_vf">23.20. vfdiv.vf</a></li>
<li><a href="#_vfrdiv_vf">23.21. vfrdiv.vf</a></li>
<li><a href="#_vector_widening_floating_point_multiply">23.22. Vector Widening Floating-Point Multiply</a></li>
<li><a href="#_vfwmul_vv">23.23. vfwmul.vv</a></li>
<li><a href="#_vfwmul_vf">23.24. vfwmul.vf</a></li>
<li><a href="#_vector_single_width_floating_point_fused_multiply_add_instructions">23.25. Vector Single-Width Floating-Point Fused Multiply-Add Instructions</a></li>
<li><a href="#_vfmacc_vv">23.26. vfmacc.vv</a></li>
<li><a href="#_vfmacc_vf">23.27. vfmacc.vf</a></li>
<li><a href="#_vfnmacc_vv">23.28. vfnmacc.vv</a></li>
<li><a href="#_vfnmacc_vf">23.29. vfnmacc.vf</a></li>
<li><a href="#_vfmsac_vv">23.30. vfmsac.vv</a></li>
<li><a href="#_vfmsac_vf">23.31. vfmsac.vf</a></li>
<li><a href="#_vfnmsac_vv">23.32. vfnmsac.vv</a></li>
<li><a href="#_vfnmsac_vf">23.33. vfnmsac.vf</a></li>
<li><a href="#_vfmadd_vv">23.34. vfmadd.vv</a></li>
<li><a href="#_vfmadd_vf">23.35. vfmadd.vf</a></li>
<li><a href="#_vfnmadd_vv">23.36. vfnmadd.vv</a></li>
<li><a href="#_vfnmadd_vf">23.37. vfnmadd.vf</a></li>
<li><a href="#_vfmsub_vv">23.38. vfmsub.vv</a></li>
<li><a href="#_vfmsub_vf">23.39. vfmsub.vf</a></li>
<li><a href="#_vfnmsub_vv">23.40. vfnmsub.vv</a></li>
<li><a href="#_vfnmsub_vf">23.41. vfnmsub.vf</a></li>
<li><a href="#_vector_widening_floating_point_fused_multiply_add_instructions">23.42. Vector Widening Floating-Point Fused Multiply-Add Instructions</a></li>
<li><a href="#_vfwmacc_vv">23.43. vfwmacc.vv</a></li>
<li><a href="#_vfwmacc_vf">23.44. vfwmacc.vf</a></li>
<li><a href="#_vfwnmacc_vv">23.45. vfwnmacc.vv</a></li>
<li><a href="#_vfwnmacc_vf">23.46. vfwnmacc.vf</a></li>
<li><a href="#_vfwmsac_vv">23.47. vfwmsac.vv</a></li>
<li><a href="#_vfwmsac_vf">23.48. vfwmsac.vf</a></li>
<li><a href="#_vfwnmsac_vv">23.49. vfwnmsac.vv</a></li>
<li><a href="#_vfwnmsac_vf">23.50. vfwnmsac.vf</a></li>
<li><a href="#_vector_floating_point_square_root_instruction">23.51. Vector Floating-Point Square-Root Instruction</a></li>
<li><a href="#_vfsqrt_v">23.52. vfsqrt.v</a></li>
<li><a href="#_vector_floating_point_reciprocal_square_root_estimate_instruction">23.53. Vector Floating-Point Reciprocal Square-Root Estimate Instruction</a></li>
<li><a href="#_vfrsqrt7_v">23.54. vfrsqrt7.v</a></li>
<li><a href="#_vector_floating_point_reciprocal_estimate_instruction">23.55. Vector Floating-Point Reciprocal Estimate Instruction</a></li>
<li><a href="#_vfrec7_v">23.56. vfrec7.v</a></li>
<li><a href="#_vector_floating_point_minmax_instructions">23.57. Vector Floating-Point MIN/MAX Instructions</a></li>
<li><a href="#_vfmin_vv">23.58. vfmin.vv</a></li>
<li><a href="#_vfmin_vf">23.59. vfmin.vf</a></li>
<li><a href="#_vfmax_vv">23.60. vfmax.vv</a></li>
<li><a href="#_vfmax_vf">23.61. vfmax.vf</a></li>
<li><a href="#_vector_floating_point_sign_injection_instructions">23.62. Vector Floating-Point Sign-Injection Instructions</a></li>
<li><a href="#_vfsgnj_vv">23.63. vfsgnj.vv</a></li>
<li><a href="#_vfsgnj_vf">23.64. vfsgnj.vf</a></li>
<li><a href="#_vfsgnjn_vv">23.65. vfsgnjn.vv</a></li>
<li><a href="#_vfsgnjn_vf">23.66. vfsgnjn.vf</a></li>
<li><a href="#_vfsgnjx_vv">23.67. vfsgnjx.vv</a></li>
<li><a href="#_vfsgnjx_vf">23.68. vfsgnjx.vf</a></li>
<li><a href="#_vector_floating_point_compare_instructions">23.69. Vector Floating-Point Compare Instructions</a></li>
<li><a href="#_vmfeq_vv">23.70. vmfeq.vv</a></li>
<li><a href="#_vmfeq_vf">23.71. vmfeq.vf</a></li>
<li><a href="#_vmfne_vv">23.72. vmfne.vv</a></li>
<li><a href="#_vmfne_vf">23.73. vmfne.vf</a></li>
<li><a href="#_vmflt_vv">23.74. vmflt.vv</a></li>
<li><a href="#_vmflt_vf">23.75. vmflt.vf</a></li>
<li><a href="#_vmfle_vv">23.76. vmfle.vv</a></li>
<li><a href="#_vmfle_vf">23.77. vmfle.vf</a></li>
<li><a href="#_vmfgt_vf">23.78. vmfgt.vf</a></li>
<li><a href="#_vmfge_vf">23.79. vmfge.vf</a></li>
<li><a href="#_vector_floating_point_classify_instruction">23.80. Vector Floating-Point Classify Instruction</a></li>
<li><a href="#_vfclass_v">23.81. vfclass.v</a></li>
<li><a href="#_vector_floating_point_merge_instruction">23.82. Vector Floating-Point Merge Instruction</a></li>
<li><a href="#_vfmerge_vfm">23.83. vfmerge.vfm</a></li>
<li><a href="#_vector_floating_point_move_instruction">23.84. Vector Floating-Point Move Instruction</a></li>
<li><a href="#_vfmv_v_f">23.85. vfmv.v.f</a></li>
<li><a href="#_single_width_floating_pointinteger_type_convert_instructions">23.86. Single-Width Floating-Point/Integer Type-Convert Instructions</a></li>
<li><a href="#_vfcvt_xu_f_v">23.87. vfcvt.xu.f.v</a></li>
<li><a href="#_vfcvt_x_f_v">23.88. vfcvt.x.f.v</a></li>
<li><a href="#_vfcvt_rtz_xu_f_v">23.89. vfcvt.rtz.xu.f.v</a></li>
<li><a href="#_vfcvt_rtz_x_f_v">23.90. vfcvt.rtz.x.f.v</a></li>
<li><a href="#_vfcvt_f_xu_v">23.91. vfcvt.f.xu.v</a></li>
<li><a href="#_vfcvt_f_x_v">23.92. vfcvt.f.x.v</a></li>
<li><a href="#_widening_floating_pointinteger_type_convert_instructions">23.93. Widening Floating-Point/Integer Type-Convert Instructions</a></li>
<li><a href="#_vfwcvt_xu_f_v">23.94. vfwcvt.xu.f.v</a></li>
<li><a href="#_vfwcvt_x_f_v">23.95. vfwcvt.x.f.v</a></li>
<li><a href="#_vfwcvt_rtz_xu_f_v">23.96. vfwcvt.rtz.xu.f.v</a></li>
<li><a href="#_vfwcvt_rtz_x_f_v">23.97. vfwcvt.rtz.x.f.v</a></li>
<li><a href="#_vfwcvt_f_xu_v">23.98. vfwcvt.f.xu.v</a></li>
<li><a href="#_vfwcvt_f_x_v">23.99. vfwcvt.f.x.v</a></li>
<li><a href="#_vfwcvt_f_f_v">23.100. vfwcvt.f.f.v</a></li>
<li><a href="#_narrowing_floating_pointinteger_type_convert_instructions">23.101. Narrowing Floating-Point/Integer Type-Convert Instructions</a></li>
<li><a href="#_vfncvt_xu_f_w">23.102. vfncvt.xu.f.w</a></li>
<li><a href="#_vfncvt_x_f_w">23.103. vfncvt.x.f.w</a></li>
<li><a href="#_vfncvt_rtz_xu_f_w">23.104. vfncvt.rtz.xu.f.w</a></li>
<li><a href="#_vfncvt_rtz_x_f_w">23.105. vfncvt.rtz.x.f.w</a></li>
<li><a href="#_vfncvt_f_xu_w">23.106. vfncvt.f.xu.w</a></li>
<li><a href="#_vfncvt_f_x_w">23.107. vfncvt.f.x.w</a></li>
<li><a href="#_vfncvt_f_f_w">23.108. vfncvt.f.f.w</a></li>
<li><a href="#_vfncvt_rod_f_f_w">23.109. vfncvt.rod.f.f.w</a></li>
</ul>
</li>
<li><a href="#_vector_reduction_operations">24. Vector Reduction Operations</a></li>
<li><a href="#_vector_single_width_integer_reduction_instructions">25. Vector Single-Width Integer Reduction Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vredsum_vs">25.1. vredsum.vs</a></li>
<li><a href="#_vredmaxu_vs">25.2. vredmaxu.vs</a></li>
<li><a href="#_vredmax_vs">25.3. vredmax.vs</a></li>
<li><a href="#_vredminu_vs">25.4. vredminu.vs</a></li>
<li><a href="#_vredmin_vs">25.5. vredmin.vs</a></li>
<li><a href="#_vredand_vs">25.6. vredand.vs</a></li>
<li><a href="#_vredor_vs">25.7. vredor.vs</a></li>
<li><a href="#_vredxor_vs">25.8. vredxor.vs</a></li>
</ul>
</li>
<li><a href="#_vector_widening_integer_reduction_instructions">26. Vector Widening Integer Reduction Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vwredsumu_vs">26.1. vwredsumu.vs</a></li>
<li><a href="#_vwredsum_vs">26.2. vwredsum.vs</a></li>
</ul>
</li>
<li><a href="#_vector_single_width_floating_point_reduction_instructions">27. Vector Single-Width Floating-Point Reduction Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vfredosum_vs">27.1. vfredosum.vs</a></li>
<li><a href="#_vfredusum_vs">27.2. vfredusum.vs</a></li>
<li><a href="#_vfredmax_vs">27.3. vfredmax.vs</a></li>
<li><a href="#_vfredmin_vs">27.4. vfredmin.vs</a></li>
</ul>
</li>
<li><a href="#_vector_widening_floating_point_reduction_instructions">28. Vector Widening Floating-Point Reduction Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vfwredosum_vs">28.1. vfwredosum.vs</a></li>
<li><a href="#_vfwredusum_vs">28.2. vfwredusum.vs</a>
<ul class="sectlevel3">
<li><a href="#_mnemonic">28.2.1. Mnemonic</a></li>
<li><a href="#_encoding">28.2.2. Encoding</a></li>
<li><a href="#_spike_implementation">28.2.3. Spike Implementation</a></li>
<li><a href="#_description">28.2.4. Description</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#_vector_mask_instructions">29. Vector Mask Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vector_mask_register_logical_instructions">29.1. Vector Mask-Register Logical Instructions</a></li>
<li><a href="#_vmand_mm">29.2. vmand.mm</a></li>
<li><a href="#_vmnand_mm">29.3. vmnand.mm</a></li>
<li><a href="#_vmandn_mm">29.4. vmandn.mm</a></li>
<li><a href="#_vmxor_mm">29.5. vmxor.mm</a></li>
<li><a href="#_vmor_mm">29.6. vmor.mm</a></li>
<li><a href="#_vmnor_mm">29.7. vmnor.mm</a></li>
<li><a href="#_vmorn_mm">29.8. vmorn.mm</a></li>
<li><a href="#_vmxnor_mm">29.9. vmxnor.mm</a></li>
<li><a href="#_vcpop_m">29.10. vcpop.m</a></li>
<li><a href="#_vfirst_m">29.11. vfirst.m</a></li>
<li><a href="#_vmsbf_m">29.12. vmsbf.m</a></li>
<li><a href="#_vmsif_m">29.13. vmsif.m</a></li>
<li><a href="#_vmsof_m">29.14. vmsof.m</a></li>
<li><a href="#_viota_m">29.15. viota.m</a></li>
<li><a href="#_vid_v">29.16. vid.v</a></li>
</ul>
</li>
<li><a href="#_vector_permutation_instructions">30. Vector Permutation Instructions</a></li>
<li><a href="#_integer_scalar_move_instructions">31. Integer Scalar Move Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vmv_x_s">31.1. vmv.x.s</a></li>
<li><a href="#_vmv_s_x">31.2. vmv.s.x</a></li>
</ul>
</li>
<li><a href="#_floating_point_scalar_move_instructions">32. Floating-Point Scalar Move Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vfmv_f_s">32.1. vfmv.f.s</a></li>
<li><a href="#_vfmv_s_f">32.2. vfmv.s.f</a></li>
</ul>
</li>
<li><a href="#_vector_slide_instructions">33. Vector Slide Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vslideup_vx">33.1. vslideup.vx</a></li>
<li><a href="#_vslideup_vi">33.2. vslideup.vi</a></li>
<li><a href="#_vslidedown_vx">33.3. vslidedown.vx</a></li>
<li><a href="#_vslidedown_vi">33.4. vslidedown.vi</a></li>
<li><a href="#_vslide1up_vx">33.5. vslide1up.vx</a></li>
<li><a href="#_vfslide1up_vf">33.6. vfslide1up.vf</a></li>
<li><a href="#_vslide1down_vx">33.7. vslide1down.vx</a></li>
<li><a href="#_vfslide1down_vf">33.8. vfslide1down.vf</a></li>
</ul>
</li>
<li><a href="#_vector_register_gather_instructions">34. Vector Register Gather Instructions</a>
<ul class="sectlevel2">
<li><a href="#_vrgather_vv">34.1. vrgather.vv</a></li>
<li><a href="#_vrgatherei16_vv">34.2. vrgatherei16.vv</a></li>
<li><a href="#_vrgather_vx">34.3. vrgather.vx</a></li>
<li><a href="#_vrgather_vi">34.4. vrgather.vi</a></li>
</ul>
</li>
<li><a href="#_vector_compress_instruction">35. Vector Compress Instruction</a>
<ul class="sectlevel2">
<li><a href="#_vcompress_vm">35.1. vcompress.vm</a></li>
</ul>
</li>
<li><a href="#_whole_vector_register_move">36. Whole Vector Register Move</a>
<ul class="sectlevel2">
<li><a href="#_vmvnrr_v">36.1. vmv&lt;nr&gt;r.v</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_configuration_setting_instructions_vsetvlivsetivlivsetvl_2">1. Configuration-Setting Instructions (<code>vsetvli</code>/<code>vsetivli</code>/<code>vsetvl</code>)</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vsetvli">1.1. vsetvli</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsetvli rd, rs1, vtypei</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f6f878833aae61149fe03f6e7833d2a3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>rd = new vl, rs1 = AVL, vtypei = new vtype setting</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsetvli.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsetvli.h</a></p>
</dd>
</dl>
</div>
</div>
<div class="sect2">
<h3 id="_vsetivli">1.2. vsetivli</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsetivli rd, uimm, vtypei</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-bc378120693d81c07ac1eb1b431cc0bc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>rd = new vl, uimm = AVL, vtypei = new vtype setting</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsetivli.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsetivli.h</a></p>
</dd>
</dl>
</div>
</div>
<div class="sect2">
<h3 id="_vsetvl">1.3. vsetvl</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsetvl  rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7aef93e06df122edb28097d952c7f95b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>rd = new vl, rs1 = AVL, rs2 = new vtype value</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsetvl.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsetvl.h</a></p>
</dd>
</dl>
</div>
</div>
<div class="sect2">
<h3 id="_vsetvl_intrinsic_functions">1.4. vsetvl Intrinsic Functions</h3>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">size_t __riscv_vsetvl_e8mf8 (size_t avl);
size_t __riscv_vsetvl_e8mf4 (size_t avl);
size_t __riscv_vsetvl_e8mf2 (size_t avl);
size_t __riscv_vsetvl_e8m1 (size_t avl);
size_t __riscv_vsetvl_e8m2 (size_t avl);
size_t __riscv_vsetvl_e8m4 (size_t avl);
size_t __riscv_vsetvl_e8m8 (size_t avl);
size_t __riscv_vsetvl_e16mf4 (size_t avl);
size_t __riscv_vsetvl_e16mf2 (size_t avl);
size_t __riscv_vsetvl_e16m1 (size_t avl);
size_t __riscv_vsetvl_e16m2 (size_t avl);
size_t __riscv_vsetvl_e16m4 (size_t avl);
size_t __riscv_vsetvl_e16m8 (size_t avl);
size_t __riscv_vsetvl_e32mf2 (size_t avl);
size_t __riscv_vsetvl_e32m1 (size_t avl);
size_t __riscv_vsetvl_e32m2 (size_t avl);
size_t __riscv_vsetvl_e32m4 (size_t avl);
size_t __riscv_vsetvl_e32m8 (size_t avl);
size_t __riscv_vsetvl_e64m1 (size_t avl);
size_t __riscv_vsetvl_e64m2 (size_t avl);
size_t __riscv_vsetvl_e64m4 (size_t avl);
size_t __riscv_vsetvl_e64m8 (size_t avl);
size_t __riscv_vsetvlmax_e8mf8 ();
size_t __riscv_vsetvlmax_e8mf4 ();
size_t __riscv_vsetvlmax_e8mf2 ();
size_t __riscv_vsetvlmax_e8m1 ();
size_t __riscv_vsetvlmax_e8m2 ();
size_t __riscv_vsetvlmax_e8m4 ();
size_t __riscv_vsetvlmax_e8m8 ();
size_t __riscv_vsetvlmax_e16mf4 ();
size_t __riscv_vsetvlmax_e16mf2 ();
size_t __riscv_vsetvlmax_e16m1 ();
size_t __riscv_vsetvlmax_e16m2 ();
size_t __riscv_vsetvlmax_e16m4 ();
size_t __riscv_vsetvlmax_e16m8 ();
size_t __riscv_vsetvlmax_e32mf2 ();
size_t __riscv_vsetvlmax_e32m1 ();
size_t __riscv_vsetvlmax_e32m2 ();
size_t __riscv_vsetvlmax_e32m4 ();
size_t __riscv_vsetvlmax_e32m8 ();
size_t __riscv_vsetvlmax_e64m1 ();
size_t __riscv_vsetvlmax_e64m2 ();
size_t __riscv_vsetvlmax_e64m4 ();
size_t __riscv_vsetvlmax_e64m8 ();</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_unit_stride_instructions">2. Vector Unit-Stride Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vle8_v">2.1. vle8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle8.v    vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0db1c6475362a3badc22fe042faa3c09.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit unit-stride load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vle8_v_i8mf8 (const int8_t *base, size_t vl);
vint8mf4_t __riscv_vle8_v_i8mf4 (const int8_t *base, size_t vl);
vint8mf2_t __riscv_vle8_v_i8mf2 (const int8_t *base, size_t vl);
vint8m1_t __riscv_vle8_v_i8m1 (const int8_t *base, size_t vl);
vint8m2_t __riscv_vle8_v_i8m2 (const int8_t *base, size_t vl);
vint8m4_t __riscv_vle8_v_i8m4 (const int8_t *base, size_t vl);
vint8m8_t __riscv_vle8_v_i8m8 (const int8_t *base, size_t vl);
vuint8mf8_t __riscv_vle8_v_u8mf8 (const uint8_t *base, size_t vl);
vuint8mf4_t __riscv_vle8_v_u8mf4 (const uint8_t *base, size_t vl);
vuint8mf2_t __riscv_vle8_v_u8mf2 (const uint8_t *base, size_t vl);
vuint8m1_t __riscv_vle8_v_u8m1 (const uint8_t *base, size_t vl);
vuint8m2_t __riscv_vle8_v_u8m2 (const uint8_t *base, size_t vl);
vuint8m4_t __riscv_vle8_v_u8m4 (const uint8_t *base, size_t vl);
vuint8m8_t __riscv_vle8_v_u8m8 (const uint8_t *base, size_t vl);
vint8mf8_t __riscv_vle8_v_i8mf8_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf4_t __riscv_vle8_v_i8mf4_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf2_t __riscv_vle8_v_i8mf2_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8m1_t __riscv_vle8_v_i8m1_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m2_t __riscv_vle8_v_i8m2_m (vbool4_t mask, const int8_t *base, size_t vl);
vint8m4_t __riscv_vle8_v_i8m4_m (vbool2_t mask, const int8_t *base, size_t vl);
vint8m8_t __riscv_vle8_v_i8m8_m (vbool1_t mask, const int8_t *base, size_t vl);
vuint8mf8_t __riscv_vle8_v_u8mf8_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf4_t __riscv_vle8_v_u8mf4_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf2_t __riscv_vle8_v_u8mf2_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8m1_t __riscv_vle8_v_u8m1_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m2_t __riscv_vle8_v_u8m2_m (vbool4_t mask, const uint8_t *base, size_t vl);
vuint8m4_t __riscv_vle8_v_u8m4_m (vbool2_t mask, const uint8_t *base, size_t vl);
vuint8m8_t __riscv_vle8_v_u8m8_m (vbool1_t mask, const uint8_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vle16_v">2.2. vle16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle16.v   vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-754b6266707a25792f9475c94fea821c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit unit-stride load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vle16_v_f16mf4 (const float16_t *base, size_t vl);
vfloat16mf2_t __riscv_vle16_v_f16mf2 (const float16_t *base, size_t vl);
vfloat16m1_t __riscv_vle16_v_f16m1 (const float16_t *base, size_t vl);
vfloat16m2_t __riscv_vle16_v_f16m2 (const float16_t *base, size_t vl);
vfloat16m4_t __riscv_vle16_v_f16m4 (const float16_t *base, size_t vl);
vfloat16m8_t __riscv_vle16_v_f16m8 (const float16_t *base, size_t vl);
vint16mf4_t __riscv_vle16_v_i16mf4 (const int16_t *base, size_t vl);
vint16mf2_t __riscv_vle16_v_i16mf2 (const int16_t *base, size_t vl);
vint16m1_t __riscv_vle16_v_i16m1 (const int16_t *base, size_t vl);
vint16m2_t __riscv_vle16_v_i16m2 (const int16_t *base, size_t vl);
vint16m4_t __riscv_vle16_v_i16m4 (const int16_t *base, size_t vl);
vint16m8_t __riscv_vle16_v_i16m8 (const int16_t *base, size_t vl);
vuint16mf4_t __riscv_vle16_v_u16mf4 (const uint16_t *base, size_t vl);
vuint16mf2_t __riscv_vle16_v_u16mf2 (const uint16_t *base, size_t vl);
vuint16m1_t __riscv_vle16_v_u16m1 (const uint16_t *base, size_t vl);
vuint16m2_t __riscv_vle16_v_u16m2 (const uint16_t *base, size_t vl);
vuint16m4_t __riscv_vle16_v_u16m4 (const uint16_t *base, size_t vl);
vuint16m8_t __riscv_vle16_v_u16m8 (const uint16_t *base, size_t vl);
vfloat16mf4_t __riscv_vle16_v_f16mf4_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf2_t __riscv_vle16_v_f16mf2_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16m1_t __riscv_vle16_v_f16m1_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m2_t __riscv_vle16_v_f16m2_m (vbool8_t mask, const float16_t *base, size_t vl);
vfloat16m4_t __riscv_vle16_v_f16m4_m (vbool4_t mask, const float16_t *base, size_t vl);
vfloat16m8_t __riscv_vle16_v_f16m8_m (vbool2_t mask, const float16_t *base, size_t vl);
vint16mf4_t __riscv_vle16_v_i16mf4_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf2_t __riscv_vle16_v_i16mf2_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16m1_t __riscv_vle16_v_i16m1_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m2_t __riscv_vle16_v_i16m2_m (vbool8_t mask, const int16_t *base, size_t vl);
vint16m4_t __riscv_vle16_v_i16m4_m (vbool4_t mask, const int16_t *base, size_t vl);
vint16m8_t __riscv_vle16_v_i16m8_m (vbool2_t mask, const int16_t *base, size_t vl);
vuint16mf4_t __riscv_vle16_v_u16mf4_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf2_t __riscv_vle16_v_u16mf2_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16m1_t __riscv_vle16_v_u16m1_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m2_t __riscv_vle16_v_u16m2_m (vbool8_t mask, const uint16_t *base, size_t vl);
vuint16m4_t __riscv_vle16_v_u16m4_m (vbool4_t mask, const uint16_t *base, size_t vl);
vuint16m8_t __riscv_vle16_v_u16m8_m (vbool2_t mask, const uint16_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vle32_v">2.3. vle32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle32.v   vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c943160bf9c3ce5fd01e4294e3a896c9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit unit-stride load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vle32_v_f32mf2 (const float32_t *base, size_t vl);
vfloat32m1_t __riscv_vle32_v_f32m1 (const float32_t *base, size_t vl);
vfloat32m2_t __riscv_vle32_v_f32m2 (const float32_t *base, size_t vl);
vfloat32m4_t __riscv_vle32_v_f32m4 (const float32_t *base, size_t vl);
vfloat32m8_t __riscv_vle32_v_f32m8 (const float32_t *base, size_t vl);
vint32mf2_t __riscv_vle32_v_i32mf2 (const int32_t *base, size_t vl);
vint32m1_t __riscv_vle32_v_i32m1 (const int32_t *base, size_t vl);
vint32m2_t __riscv_vle32_v_i32m2 (const int32_t *base, size_t vl);
vint32m4_t __riscv_vle32_v_i32m4 (const int32_t *base, size_t vl);
vint32m8_t __riscv_vle32_v_i32m8 (const int32_t *base, size_t vl);
vuint32mf2_t __riscv_vle32_v_u32mf2 (const uint32_t *base, size_t vl);
vuint32m1_t __riscv_vle32_v_u32m1 (const uint32_t *base, size_t vl);
vuint32m2_t __riscv_vle32_v_u32m2 (const uint32_t *base, size_t vl);
vuint32m4_t __riscv_vle32_v_u32m4 (const uint32_t *base, size_t vl);
vuint32m8_t __riscv_vle32_v_u32m8 (const uint32_t *base, size_t vl);
vfloat32mf2_t __riscv_vle32_v_f32mf2_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32m1_t __riscv_vle32_v_f32m1_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m2_t __riscv_vle32_v_f32m2_m (vbool16_t mask, const float32_t *base, size_t vl);
vfloat32m4_t __riscv_vle32_v_f32m4_m (vbool8_t mask, const float32_t *base, size_t vl);
vfloat32m8_t __riscv_vle32_v_f32m8_m (vbool4_t mask, const float32_t *base, size_t vl);
vint32mf2_t __riscv_vle32_v_i32mf2_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32m1_t __riscv_vle32_v_i32m1_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m2_t __riscv_vle32_v_i32m2_m (vbool16_t mask, const int32_t *base, size_t vl);
vint32m4_t __riscv_vle32_v_i32m4_m (vbool8_t mask, const int32_t *base, size_t vl);
vint32m8_t __riscv_vle32_v_i32m8_m (vbool4_t mask, const int32_t *base, size_t vl);
vuint32mf2_t __riscv_vle32_v_u32mf2_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32m1_t __riscv_vle32_v_u32m1_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m2_t __riscv_vle32_v_u32m2_m (vbool16_t mask, const uint32_t *base, size_t vl);
vuint32m4_t __riscv_vle32_v_u32m4_m (vbool8_t mask, const uint32_t *base, size_t vl);
vuint32m8_t __riscv_vle32_v_u32m8_m (vbool4_t mask, const uint32_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vle64_v">2.4. vle64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle64.v   vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b7eba4f4cbee969cc8f49076c67f5d5e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit unit-stride load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat64m1_t __riscv_vle64_v_f64m1 (const float64_t *base, size_t vl);
vfloat64m2_t __riscv_vle64_v_f64m2 (const float64_t *base, size_t vl);
vfloat64m4_t __riscv_vle64_v_f64m4 (const float64_t *base, size_t vl);
vfloat64m8_t __riscv_vle64_v_f64m8 (const float64_t *base, size_t vl);
vint64m1_t __riscv_vle64_v_i64m1 (const int64_t *base, size_t vl);
vint64m2_t __riscv_vle64_v_i64m2 (const int64_t *base, size_t vl);
vint64m4_t __riscv_vle64_v_i64m4 (const int64_t *base, size_t vl);
vint64m8_t __riscv_vle64_v_i64m8 (const int64_t *base, size_t vl);
vuint64m1_t __riscv_vle64_v_u64m1 (const uint64_t *base, size_t vl);
vuint64m2_t __riscv_vle64_v_u64m2 (const uint64_t *base, size_t vl);
vuint64m4_t __riscv_vle64_v_u64m4 (const uint64_t *base, size_t vl);
vuint64m8_t __riscv_vle64_v_u64m8 (const uint64_t *base, size_t vl);
vfloat64m1_t __riscv_vle64_v_f64m1_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m2_t __riscv_vle64_v_f64m2_m (vbool32_t mask, const float64_t *base, size_t vl);
vfloat64m4_t __riscv_vle64_v_f64m4_m (vbool16_t mask, const float64_t *base, size_t vl);
vfloat64m8_t __riscv_vle64_v_f64m8_m (vbool8_t mask, const float64_t *base, size_t vl);
vint64m1_t __riscv_vle64_v_i64m1_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m2_t __riscv_vle64_v_i64m2_m (vbool32_t mask, const int64_t *base, size_t vl);
vint64m4_t __riscv_vle64_v_i64m4_m (vbool16_t mask, const int64_t *base, size_t vl);
vint64m8_t __riscv_vle64_v_i64m8_m (vbool8_t mask, const int64_t *base, size_t vl);
vuint64m1_t __riscv_vle64_v_u64m1_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m2_t __riscv_vle64_v_u64m2_m (vbool32_t mask, const uint64_t *base, size_t vl);
vuint64m4_t __riscv_vle64_v_u64m4_m (vbool16_t mask, const uint64_t *base, size_t vl);
vuint64m8_t __riscv_vle64_v_u64m8_m (vbool8_t mask, const uint64_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vse8_v">2.5. vse8.v</h3>
<div class="paragraph">
<p><a href="https://github.com/riscv-non-isa/rvv-intrinsic-doc/blob/main/auto-generated/intrinsic_funcs/01_vector_loads_and_stores_functions.md#vector-unit-stride-store-functions" class="bare">https://github.com/riscv-non-isa/rvv-intrinsic-doc/blob/main/auto-generated/intrinsic_funcs/01_vector_loads_and_stores_functions.md#vector-unit-stride-store-functions</a></p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vse8.v    vs3, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-faea13b8238a4bbbc72cd8c67832df0a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit unit-stride store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vse8_v_i8mf8 (int8_t *base, vint8mf8_t value, size_t vl);
void __riscv_vse8_v_i8mf4 (int8_t *base, vint8mf4_t value, size_t vl);
void __riscv_vse8_v_i8mf2 (int8_t *base, vint8mf2_t value, size_t vl);
void __riscv_vse8_v_i8m1 (int8_t *base, vint8m1_t value, size_t vl);
void __riscv_vse8_v_i8m2 (int8_t *base, vint8m2_t value, size_t vl);
void __riscv_vse8_v_i8m4 (int8_t *base, vint8m4_t value, size_t vl);
void __riscv_vse8_v_i8m8 (int8_t *base, vint8m8_t value, size_t vl);
void __riscv_vse8_v_u8mf8 (uint8_t *base, vuint8mf8_t value, size_t vl);
void __riscv_vse8_v_u8mf4 (uint8_t *base, vuint8mf4_t value, size_t vl);
void __riscv_vse8_v_u8mf2 (uint8_t *base, vuint8mf2_t value, size_t vl);
void __riscv_vse8_v_u8m1 (uint8_t *base, vuint8m1_t value, size_t vl);
void __riscv_vse8_v_u8m2 (uint8_t *base, vuint8m2_t value, size_t vl);
void __riscv_vse8_v_u8m4 (uint8_t *base, vuint8m4_t value, size_t vl);
void __riscv_vse8_v_u8m8 (uint8_t *base, vuint8m8_t value, size_t vl);
void __riscv_vse8_v_i8mf8_m (vbool64_t mask, int8_t *base, vint8mf8_t value, size_t vl);
void __riscv_vse8_v_i8mf4_m (vbool32_t mask, int8_t *base, vint8mf4_t value, size_t vl);
void __riscv_vse8_v_i8mf2_m (vbool16_t mask, int8_t *base, vint8mf2_t value, size_t vl);
void __riscv_vse8_v_i8m1_m (vbool8_t mask, int8_t *base, vint8m1_t value, size_t vl);
void __riscv_vse8_v_i8m2_m (vbool4_t mask, int8_t *base, vint8m2_t value, size_t vl);
void __riscv_vse8_v_i8m4_m (vbool2_t mask, int8_t *base, vint8m4_t value, size_t vl);
void __riscv_vse8_v_i8m8_m (vbool1_t mask, int8_t *base, vint8m8_t value, size_t vl);
void __riscv_vse8_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint8mf8_t value, size_t vl);
void __riscv_vse8_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint8mf4_t value, size_t vl);
void __riscv_vse8_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint8mf2_t value, size_t vl);
void __riscv_vse8_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint8m1_t value, size_t vl);
void __riscv_vse8_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint8m2_t value, size_t vl);
void __riscv_vse8_v_u8m4_m (vbool2_t mask, uint8_t *base, vuint8m4_t value, size_t vl);
void __riscv_vse8_v_u8m8_m (vbool1_t mask, uint8_t *base, vuint8m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vse16_v">2.6. vse16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vse16.v   vs3, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-98d47d54d7d80dcb0eb93d05d7cc44fe.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit unit-stride store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vse16_v_f16mf4 (float16_t *base, vfloat16mf4_t value, size_t vl);
void __riscv_vse16_v_f16mf2 (float16_t *base, vfloat16mf2_t value, size_t vl);
void __riscv_vse16_v_f16m1 (float16_t *base, vfloat16m1_t value, size_t vl);
void __riscv_vse16_v_f16m2 (float16_t *base, vfloat16m2_t value, size_t vl);
void __riscv_vse16_v_f16m4 (float16_t *base, vfloat16m4_t value, size_t vl);
void __riscv_vse16_v_f16m8 (float16_t *base, vfloat16m8_t value, size_t vl);
void __riscv_vse16_v_i16mf4 (int16_t *base, vint16mf4_t value, size_t vl);
void __riscv_vse16_v_i16mf2 (int16_t *base, vint16mf2_t value, size_t vl);
void __riscv_vse16_v_i16m1 (int16_t *base, vint16m1_t value, size_t vl);
void __riscv_vse16_v_i16m2 (int16_t *base, vint16m2_t value, size_t vl);
void __riscv_vse16_v_i16m4 (int16_t *base, vint16m4_t value, size_t vl);
void __riscv_vse16_v_i16m8 (int16_t *base, vint16m8_t value, size_t vl);
void __riscv_vse16_v_u16mf4 (uint16_t *base, vuint16mf4_t value, size_t vl);
void __riscv_vse16_v_u16mf2 (uint16_t *base, vuint16mf2_t value, size_t vl);
void __riscv_vse16_v_u16m1 (uint16_t *base, vuint16m1_t value, size_t vl);
void __riscv_vse16_v_u16m2 (uint16_t *base, vuint16m2_t value, size_t vl);
void __riscv_vse16_v_u16m4 (uint16_t *base, vuint16m4_t value, size_t vl);
void __riscv_vse16_v_u16m8 (uint16_t *base, vuint16m8_t value, size_t vl);
void __riscv_vse16_v_f16mf4_m (vbool64_t mask, float16_t *base, vfloat16mf4_t value, size_t vl);
void __riscv_vse16_v_f16mf2_m (vbool32_t mask, float16_t *base, vfloat16mf2_t value, size_t vl);
void __riscv_vse16_v_f16m1_m (vbool16_t mask, float16_t *base, vfloat16m1_t value, size_t vl);
void __riscv_vse16_v_f16m2_m (vbool8_t mask, float16_t *base, vfloat16m2_t value, size_t vl);
void __riscv_vse16_v_f16m4_m (vbool4_t mask, float16_t *base, vfloat16m4_t value, size_t vl);
void __riscv_vse16_v_f16m8_m (vbool2_t mask, float16_t *base, vfloat16m8_t value, size_t vl);
void __riscv_vse16_v_i16mf4_m (vbool64_t mask, int16_t *base, vint16mf4_t value, size_t vl);
void __riscv_vse16_v_i16mf2_m (vbool32_t mask, int16_t *base, vint16mf2_t value, size_t vl);
void __riscv_vse16_v_i16m1_m (vbool16_t mask, int16_t *base, vint16m1_t value, size_t vl);
void __riscv_vse16_v_i16m2_m (vbool8_t mask, int16_t *base, vint16m2_t value, size_t vl);
void __riscv_vse16_v_i16m4_m (vbool4_t mask, int16_t *base, vint16m4_t value, size_t vl);
void __riscv_vse16_v_i16m8_m (vbool2_t mask, int16_t *base, vint16m8_t value, size_t vl);
void __riscv_vse16_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint16mf4_t value, size_t vl);
void __riscv_vse16_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint16mf2_t value, size_t vl);
void __riscv_vse16_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint16m1_t value, size_t vl);
void __riscv_vse16_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint16m2_t value, size_t vl);
void __riscv_vse16_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint16m4_t value, size_t vl);
void __riscv_vse16_v_u16m8_m (vbool2_t mask, uint16_t *base, vuint16m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vse32_v">2.7. vse32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vse32.v   vs3, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4be978b004b02942854b88a0cca48ede.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit unit-stride store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vse32_v_f32mf2 (float32_t *base, vfloat32mf2_t value, size_t vl);
void __riscv_vse32_v_f32m1 (float32_t *base, vfloat32m1_t value, size_t vl);
void __riscv_vse32_v_f32m2 (float32_t *base, vfloat32m2_t value, size_t vl);
void __riscv_vse32_v_f32m4 (float32_t *base, vfloat32m4_t value, size_t vl);
void __riscv_vse32_v_f32m8 (float32_t *base, vfloat32m8_t value, size_t vl);
void __riscv_vse32_v_i32mf2 (int32_t *base, vint32mf2_t value, size_t vl);
void __riscv_vse32_v_i32m1 (int32_t *base, vint32m1_t value, size_t vl);
void __riscv_vse32_v_i32m2 (int32_t *base, vint32m2_t value, size_t vl);
void __riscv_vse32_v_i32m4 (int32_t *base, vint32m4_t value, size_t vl);
void __riscv_vse32_v_i32m8 (int32_t *base, vint32m8_t value, size_t vl);
void __riscv_vse32_v_u32mf2 (uint32_t *base, vuint32mf2_t value, size_t vl);
void __riscv_vse32_v_u32m1 (uint32_t *base, vuint32m1_t value, size_t vl);
void __riscv_vse32_v_u32m2 (uint32_t *base, vuint32m2_t value, size_t vl);
void __riscv_vse32_v_u32m4 (uint32_t *base, vuint32m4_t value, size_t vl);
void __riscv_vse32_v_u32m8 (uint32_t *base, vuint32m8_t value, size_t vl);
void __riscv_vse32_v_f32mf2_m (vbool64_t mask, float32_t *base, vfloat32mf2_t value, size_t vl);
void __riscv_vse32_v_f32m1_m (vbool32_t mask, float32_t *base, vfloat32m1_t value, size_t vl);
void __riscv_vse32_v_f32m2_m (vbool16_t mask, float32_t *base, vfloat32m2_t value, size_t vl);
void __riscv_vse32_v_f32m4_m (vbool8_t mask, float32_t *base, vfloat32m4_t value, size_t vl);
void __riscv_vse32_v_f32m8_m (vbool4_t mask, float32_t *base, vfloat32m8_t value, size_t vl);
void __riscv_vse32_v_i32mf2_m (vbool64_t mask, int32_t *base, vint32mf2_t value, size_t vl);
void __riscv_vse32_v_i32m1_m (vbool32_t mask, int32_t *base, vint32m1_t value, size_t vl);
void __riscv_vse32_v_i32m2_m (vbool16_t mask, int32_t *base, vint32m2_t value, size_t vl);
void __riscv_vse32_v_i32m4_m (vbool8_t mask, int32_t *base, vint32m4_t value, size_t vl);
void __riscv_vse32_v_i32m8_m (vbool4_t mask, int32_t *base, vint32m8_t value, size_t vl);
void __riscv_vse32_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint32mf2_t value, size_t vl);
void __riscv_vse32_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint32m1_t value, size_t vl);
void __riscv_vse32_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint32m2_t value, size_t vl);
void __riscv_vse32_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint32m4_t value, size_t vl);
void __riscv_vse32_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint32m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vse64_v">2.8. vse64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vse64.v   vs3, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9ca7b4e060086dbdf588724e4439739c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit unit-stride store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vse64_v_f64m1 (float64_t *base, vfloat64m1_t value, size_t vl);
void __riscv_vse64_v_f64m2 (float64_t *base, vfloat64m2_t value, size_t vl);
void __riscv_vse64_v_f64m4 (float64_t *base, vfloat64m4_t value, size_t vl);
void __riscv_vse64_v_f64m8 (float64_t *base, vfloat64m8_t value, size_t vl);
void __riscv_vse64_v_i64m1 (int64_t *base, vint64m1_t value, size_t vl);
void __riscv_vse64_v_i64m2 (int64_t *base, vint64m2_t value, size_t vl);
void __riscv_vse64_v_i64m4 (int64_t *base, vint64m4_t value, size_t vl);
void __riscv_vse64_v_i64m8 (int64_t *base, vint64m8_t value, size_t vl);
void __riscv_vse64_v_u64m1 (uint64_t *base, vuint64m1_t value, size_t vl);
void __riscv_vse64_v_u64m2 (uint64_t *base, vuint64m2_t value, size_t vl);
void __riscv_vse64_v_u64m4 (uint64_t *base, vuint64m4_t value, size_t vl);
void __riscv_vse64_v_u64m8 (uint64_t *base, vuint64m8_t value, size_t vl);
void __riscv_vse64_v_f64m1_m (vbool64_t mask, float64_t *base, vfloat64m1_t value, size_t vl);
void __riscv_vse64_v_f64m2_m (vbool32_t mask, float64_t *base, vfloat64m2_t value, size_t vl);
void __riscv_vse64_v_f64m4_m (vbool16_t mask, float64_t *base, vfloat64m4_t value, size_t vl);
void __riscv_vse64_v_f64m8_m (vbool8_t mask, float64_t *base, vfloat64m8_t value, size_t vl);
void __riscv_vse64_v_i64m1_m (vbool64_t mask, int64_t *base, vint64m1_t value, size_t vl);
void __riscv_vse64_v_i64m2_m (vbool32_t mask, int64_t *base, vint64m2_t value, size_t vl);
void __riscv_vse64_v_i64m4_m (vbool16_t mask, int64_t *base, vint64m4_t value, size_t vl);
void __riscv_vse64_v_i64m8_m (vbool8_t mask, int64_t *base, vint64m8_t value, size_t vl);
void __riscv_vse64_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint64m1_t value, size_t vl);
void __riscv_vse64_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint64m2_t value, size_t vl);
void __riscv_vse64_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint64m4_t value, size_t vl);
void __riscv_vse64_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlm_v">2.9. vlm.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlm.v vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a283c3962c326fb57b519cc1086e261b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector unit-stride mask load
Load byte vector of length ceil(vl/8)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlm_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlm_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vlm_v_b1 (const uint8_t *base, size_t vl);
vbool2_t __riscv_vlm_v_b2 (const uint8_t *base, size_t vl);
vbool4_t __riscv_vlm_v_b4 (const uint8_t *base, size_t vl);
vbool8_t __riscv_vlm_v_b8 (const uint8_t *base, size_t vl);
vbool16_t __riscv_vlm_v_b16 (const uint8_t *base, size_t vl);
vbool32_t __riscv_vlm_v_b32 (const uint8_t *base, size_t vl);
vbool64_t __riscv_vlm_v_b64 (const uint8_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsm_v">2.10. vsm.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsm.v vs3, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-aa31a2005af2ba4ee7ff2f8bfead9278.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector unit-stride mask store
Store byte vector of length ceil(vl/8)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsm_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsm_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsm_v_b1 (uint8_t *base, vbool1_t value, size_t vl);
void __riscv_vsm_v_b2 (uint8_t *base, vbool2_t value, size_t vl);
void __riscv_vsm_v_b4 (uint8_t *base, vbool4_t value, size_t vl);
void __riscv_vsm_v_b8 (uint8_t *base, vbool8_t value, size_t vl);
void __riscv_vsm_v_b16 (uint8_t *base, vbool16_t value, size_t vl);
void __riscv_vsm_v_b32 (uint8_t *base, vbool32_t value, size_t vl);
void __riscv_vsm_v_b64 (uint8_t *base, vbool64_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_strided_instructions">3. Vector Strided Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vlse8_v">3.1. vlse8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlse8.v    vd, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-388d6c15ddd5ccfaec10af721ad21321.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit strided load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vlse8_v_i8mf8 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4_t __riscv_vlse8_v_i8mf4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2_t __riscv_vlse8_v_i8mf2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1_t __riscv_vlse8_v_i8m1 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2_t __riscv_vlse8_v_i8m2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m4_t __riscv_vlse8_v_i8m4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m8_t __riscv_vlse8_v_i8m8 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8_t __riscv_vlse8_v_u8mf8 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4_t __riscv_vlse8_v_u8mf4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2_t __riscv_vlse8_v_u8mf2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1_t __riscv_vlse8_v_u8m1 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2_t __riscv_vlse8_v_u8m2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m4_t __riscv_vlse8_v_u8m4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m8_t __riscv_vlse8_v_u8m8 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8_t __riscv_vlse8_v_i8mf8_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4_t __riscv_vlse8_v_i8mf4_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2_t __riscv_vlse8_v_i8mf2_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1_t __riscv_vlse8_v_i8m1_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2_t __riscv_vlse8_v_i8m2_m (vbool4_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m4_t __riscv_vlse8_v_i8m4_m (vbool2_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m8_t __riscv_vlse8_v_i8m8_m (vbool1_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8_t __riscv_vlse8_v_u8mf8_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4_t __riscv_vlse8_v_u8mf4_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2_t __riscv_vlse8_v_u8mf2_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1_t __riscv_vlse8_v_u8m1_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2_t __riscv_vlse8_v_u8m2_m (vbool4_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m4_t __riscv_vlse8_v_u8m4_m (vbool2_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m8_t __riscv_vlse8_v_u8m8_m (vbool1_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlse16_v">3.2. vlse16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlse16.v   vd, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1cfd7ccca4150cf68431198a6b1b3126.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit strided load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vlse16_v_f16mf4 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2_t __riscv_vlse16_v_f16mf2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1_t __riscv_vlse16_v_f16m1 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2_t __riscv_vlse16_v_f16m2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m4_t __riscv_vlse16_v_f16m4 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m8_t __riscv_vlse16_v_f16m8 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4_t __riscv_vlse16_v_i16mf4 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2_t __riscv_vlse16_v_i16mf2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1_t __riscv_vlse16_v_i16m1 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2_t __riscv_vlse16_v_i16m2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m4_t __riscv_vlse16_v_i16m4 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m8_t __riscv_vlse16_v_i16m8 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4_t __riscv_vlse16_v_u16mf4 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2_t __riscv_vlse16_v_u16mf2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1_t __riscv_vlse16_v_u16m1 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2_t __riscv_vlse16_v_u16m2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m4_t __riscv_vlse16_v_u16m4 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m8_t __riscv_vlse16_v_u16m8 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4_t __riscv_vlse16_v_f16mf4_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2_t __riscv_vlse16_v_f16mf2_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1_t __riscv_vlse16_v_f16m1_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2_t __riscv_vlse16_v_f16m2_m (vbool8_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m4_t __riscv_vlse16_v_f16m4_m (vbool4_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m8_t __riscv_vlse16_v_f16m8_m (vbool2_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4_t __riscv_vlse16_v_i16mf4_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2_t __riscv_vlse16_v_i16mf2_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1_t __riscv_vlse16_v_i16m1_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2_t __riscv_vlse16_v_i16m2_m (vbool8_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m4_t __riscv_vlse16_v_i16m4_m (vbool4_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m8_t __riscv_vlse16_v_i16m8_m (vbool2_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4_t __riscv_vlse16_v_u16mf4_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2_t __riscv_vlse16_v_u16mf2_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1_t __riscv_vlse16_v_u16m1_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2_t __riscv_vlse16_v_u16m2_m (vbool8_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m4_t __riscv_vlse16_v_u16m4_m (vbool4_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m8_t __riscv_vlse16_v_u16m8_m (vbool2_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlse32_v">3.3. vlse32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlse32.v   vd, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b4b43995e245cc6b29bc563e7b1c41fb.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit strided load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vlse32_v_f32mf2 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1_t __riscv_vlse32_v_f32m1 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2_t __riscv_vlse32_v_f32m2 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m4_t __riscv_vlse32_v_f32m4 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m8_t __riscv_vlse32_v_f32m8 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2_t __riscv_vlse32_v_i32mf2 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1_t __riscv_vlse32_v_i32m1 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2_t __riscv_vlse32_v_i32m2 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m4_t __riscv_vlse32_v_i32m4 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m8_t __riscv_vlse32_v_i32m8 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2_t __riscv_vlse32_v_u32mf2 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1_t __riscv_vlse32_v_u32m1 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2_t __riscv_vlse32_v_u32m2 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m4_t __riscv_vlse32_v_u32m4 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m8_t __riscv_vlse32_v_u32m8 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2_t __riscv_vlse32_v_f32mf2_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1_t __riscv_vlse32_v_f32m1_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2_t __riscv_vlse32_v_f32m2_m (vbool16_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m4_t __riscv_vlse32_v_f32m4_m (vbool8_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m8_t __riscv_vlse32_v_f32m8_m (vbool4_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2_t __riscv_vlse32_v_i32mf2_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1_t __riscv_vlse32_v_i32m1_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2_t __riscv_vlse32_v_i32m2_m (vbool16_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m4_t __riscv_vlse32_v_i32m4_m (vbool8_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m8_t __riscv_vlse32_v_i32m8_m (vbool4_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2_t __riscv_vlse32_v_u32mf2_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1_t __riscv_vlse32_v_u32m1_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2_t __riscv_vlse32_v_u32m2_m (vbool16_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m4_t __riscv_vlse32_v_u32m4_m (vbool8_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m8_t __riscv_vlse32_v_u32m8_m (vbool4_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlse64_v">3.4. vlse64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlse64.v   vd, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d34c9c61b8d09c72a3420d12d3c128f3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit strided load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat64m1_t __riscv_vlse64_v_f64m1 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2_t __riscv_vlse64_v_f64m2 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m4_t __riscv_vlse64_v_f64m4 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m8_t __riscv_vlse64_v_f64m8 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1_t __riscv_vlse64_v_i64m1 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2_t __riscv_vlse64_v_i64m2 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m4_t __riscv_vlse64_v_i64m4 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m8_t __riscv_vlse64_v_i64m8 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1_t __riscv_vlse64_v_u64m1 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2_t __riscv_vlse64_v_u64m2 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m4_t __riscv_vlse64_v_u64m4 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m8_t __riscv_vlse64_v_u64m8 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1_t __riscv_vlse64_v_f64m1_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2_t __riscv_vlse64_v_f64m2_m (vbool32_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m4_t __riscv_vlse64_v_f64m4_m (vbool16_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m8_t __riscv_vlse64_v_f64m8_m (vbool8_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1_t __riscv_vlse64_v_i64m1_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2_t __riscv_vlse64_v_i64m2_m (vbool32_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m4_t __riscv_vlse64_v_i64m4_m (vbool16_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m8_t __riscv_vlse64_v_i64m8_m (vbool8_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1_t __riscv_vlse64_v_u64m1_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2_t __riscv_vlse64_v_u64m2_m (vbool32_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m4_t __riscv_vlse64_v_u64m4_m (vbool16_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m8_t __riscv_vlse64_v_u64m8_m (vbool8_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsse8_v">3.5. vsse8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsse8.v    vs3, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ec5b31f3c421ccbde1ff2b044cd0dbb0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit strided store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsse8_v_i8mf8 (int8_t *base, ptrdiff_t bstride, vint8mf8_t value, size_t vl);
void __riscv_vsse8_v_i8mf4 (int8_t *base, ptrdiff_t bstride, vint8mf4_t value, size_t vl);
void __riscv_vsse8_v_i8mf2 (int8_t *base, ptrdiff_t bstride, vint8mf2_t value, size_t vl);
void __riscv_vsse8_v_i8m1 (int8_t *base, ptrdiff_t bstride, vint8m1_t value, size_t vl);
void __riscv_vsse8_v_i8m2 (int8_t *base, ptrdiff_t bstride, vint8m2_t value, size_t vl);
void __riscv_vsse8_v_i8m4 (int8_t *base, ptrdiff_t bstride, vint8m4_t value, size_t vl);
void __riscv_vsse8_v_i8m8 (int8_t *base, ptrdiff_t bstride, vint8m8_t value, size_t vl);
void __riscv_vsse8_v_u8mf8 (uint8_t *base, ptrdiff_t bstride, vuint8mf8_t value, size_t vl);
void __riscv_vsse8_v_u8mf4 (uint8_t *base, ptrdiff_t bstride, vuint8mf4_t value, size_t vl);
void __riscv_vsse8_v_u8mf2 (uint8_t *base, ptrdiff_t bstride, vuint8mf2_t value, size_t vl);
void __riscv_vsse8_v_u8m1 (uint8_t *base, ptrdiff_t bstride, vuint8m1_t value, size_t vl);
void __riscv_vsse8_v_u8m2 (uint8_t *base, ptrdiff_t bstride, vuint8m2_t value, size_t vl);
void __riscv_vsse8_v_u8m4 (uint8_t *base, ptrdiff_t bstride, vuint8m4_t value, size_t vl);
void __riscv_vsse8_v_u8m8 (uint8_t *base, ptrdiff_t bstride, vuint8m8_t value, size_t vl);
void __riscv_vsse8_v_i8mf8_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8_t value, size_t vl);
void __riscv_vsse8_v_i8mf4_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4_t value, size_t vl);
void __riscv_vsse8_v_i8mf2_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2_t value, size_t vl);
void __riscv_vsse8_v_i8m1_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1_t value, size_t vl);
void __riscv_vsse8_v_i8m2_m (vbool4_t mask, int8_t *base, ptrdiff_t bstride, vint8m2_t value, size_t vl);
void __riscv_vsse8_v_i8m4_m (vbool2_t mask, int8_t *base, ptrdiff_t bstride, vint8m4_t value, size_t vl);
void __riscv_vsse8_v_i8m8_m (vbool1_t mask, int8_t *base, ptrdiff_t bstride, vint8m8_t value, size_t vl);
void __riscv_vsse8_v_u8mf8_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8_t value, size_t vl);
void __riscv_vsse8_v_u8mf4_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4_t value, size_t vl);
void __riscv_vsse8_v_u8mf2_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2_t value, size_t vl);
void __riscv_vsse8_v_u8m1_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1_t value, size_t vl);
void __riscv_vsse8_v_u8m2_m (vbool4_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m2_t value, size_t vl);
void __riscv_vsse8_v_u8m4_m (vbool2_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m4_t value, size_t vl);
void __riscv_vsse8_v_u8m8_m (vbool1_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsse16_v">3.6. vsse16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsse16.v   vs3, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4eb939d6b2e157de62cfc459690d95f6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit strided store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsse16_v_f16mf4 (float16_t *base, ptrdiff_t bstride, vfloat16mf4_t value, size_t vl);
void __riscv_vsse16_v_f16mf2 (float16_t *base, ptrdiff_t bstride, vfloat16mf2_t value, size_t vl);
void __riscv_vsse16_v_f16m1 (float16_t *base, ptrdiff_t bstride, vfloat16m1_t value, size_t vl);
void __riscv_vsse16_v_f16m2 (float16_t *base, ptrdiff_t bstride, vfloat16m2_t value, size_t vl);
void __riscv_vsse16_v_f16m4 (float16_t *base, ptrdiff_t bstride, vfloat16m4_t value, size_t vl);
void __riscv_vsse16_v_f16m8 (float16_t *base, ptrdiff_t bstride, vfloat16m8_t value, size_t vl);
void __riscv_vsse16_v_i16mf4 (int16_t *base, ptrdiff_t bstride, vint16mf4_t value, size_t vl);
void __riscv_vsse16_v_i16mf2 (int16_t *base, ptrdiff_t bstride, vint16mf2_t value, size_t vl);
void __riscv_vsse16_v_i16m1 (int16_t *base, ptrdiff_t bstride, vint16m1_t value, size_t vl);
void __riscv_vsse16_v_i16m2 (int16_t *base, ptrdiff_t bstride, vint16m2_t value, size_t vl);
void __riscv_vsse16_v_i16m4 (int16_t *base, ptrdiff_t bstride, vint16m4_t value, size_t vl);
void __riscv_vsse16_v_i16m8 (int16_t *base, ptrdiff_t bstride, vint16m8_t value, size_t vl);
void __riscv_vsse16_v_u16mf4 (uint16_t *base, ptrdiff_t bstride, vuint16mf4_t value, size_t vl);
void __riscv_vsse16_v_u16mf2 (uint16_t *base, ptrdiff_t bstride, vuint16mf2_t value, size_t vl);
void __riscv_vsse16_v_u16m1 (uint16_t *base, ptrdiff_t bstride, vuint16m1_t value, size_t vl);
void __riscv_vsse16_v_u16m2 (uint16_t *base, ptrdiff_t bstride, vuint16m2_t value, size_t vl);
void __riscv_vsse16_v_u16m4 (uint16_t *base, ptrdiff_t bstride, vuint16m4_t value, size_t vl);
void __riscv_vsse16_v_u16m8 (uint16_t *base, ptrdiff_t bstride, vuint16m8_t value, size_t vl);
void __riscv_vsse16_v_f16mf4_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4_t value, size_t vl);
void __riscv_vsse16_v_f16mf2_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2_t value, size_t vl);
void __riscv_vsse16_v_f16m1_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1_t value, size_t vl);
void __riscv_vsse16_v_f16m2_m (vbool8_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m2_t value, size_t vl);
void __riscv_vsse16_v_f16m4_m (vbool4_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m4_t value, size_t vl);
void __riscv_vsse16_v_f16m8_m (vbool2_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m8_t value, size_t vl);
void __riscv_vsse16_v_i16mf4_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4_t value, size_t vl);
void __riscv_vsse16_v_i16mf2_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2_t value, size_t vl);
void __riscv_vsse16_v_i16m1_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1_t value, size_t vl);
void __riscv_vsse16_v_i16m2_m (vbool8_t mask, int16_t *base, ptrdiff_t bstride, vint16m2_t value, size_t vl);
void __riscv_vsse16_v_i16m4_m (vbool4_t mask, int16_t *base, ptrdiff_t bstride, vint16m4_t value, size_t vl);
void __riscv_vsse16_v_i16m8_m (vbool2_t mask, int16_t *base, ptrdiff_t bstride, vint16m8_t value, size_t vl);
void __riscv_vsse16_v_u16mf4_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4_t value, size_t vl);
void __riscv_vsse16_v_u16mf2_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2_t value, size_t vl);
void __riscv_vsse16_v_u16m1_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1_t value, size_t vl);
void __riscv_vsse16_v_u16m2_m (vbool8_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m2_t value, size_t vl);
void __riscv_vsse16_v_u16m4_m (vbool4_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m4_t value, size_t vl);
void __riscv_vsse16_v_u16m8_m (vbool2_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsse32_v">3.7. vsse32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsse32.v   vs3, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2458228b1f287ae8c30f74f1814792b0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit strided store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsse32_v_f32mf2 (float32_t *base, ptrdiff_t bstride, vfloat32mf2_t value, size_t vl);
void __riscv_vsse32_v_f32m1 (float32_t *base, ptrdiff_t bstride, vfloat32m1_t value, size_t vl);
void __riscv_vsse32_v_f32m2 (float32_t *base, ptrdiff_t bstride, vfloat32m2_t value, size_t vl);
void __riscv_vsse32_v_f32m4 (float32_t *base, ptrdiff_t bstride, vfloat32m4_t value, size_t vl);
void __riscv_vsse32_v_f32m8 (float32_t *base, ptrdiff_t bstride, vfloat32m8_t value, size_t vl);
void __riscv_vsse32_v_i32mf2 (int32_t *base, ptrdiff_t bstride, vint32mf2_t value, size_t vl);
void __riscv_vsse32_v_i32m1 (int32_t *base, ptrdiff_t bstride, vint32m1_t value, size_t vl);
void __riscv_vsse32_v_i32m2 (int32_t *base, ptrdiff_t bstride, vint32m2_t value, size_t vl);
void __riscv_vsse32_v_i32m4 (int32_t *base, ptrdiff_t bstride, vint32m4_t value, size_t vl);
void __riscv_vsse32_v_i32m8 (int32_t *base, ptrdiff_t bstride, vint32m8_t value, size_t vl);
void __riscv_vsse32_v_u32mf2 (uint32_t *base, ptrdiff_t bstride, vuint32mf2_t value, size_t vl);
void __riscv_vsse32_v_u32m1 (uint32_t *base, ptrdiff_t bstride, vuint32m1_t value, size_t vl);
void __riscv_vsse32_v_u32m2 (uint32_t *base, ptrdiff_t bstride, vuint32m2_t value, size_t vl);
void __riscv_vsse32_v_u32m4 (uint32_t *base, ptrdiff_t bstride, vuint32m4_t value, size_t vl);
void __riscv_vsse32_v_u32m8 (uint32_t *base, ptrdiff_t bstride, vuint32m8_t value, size_t vl);
void __riscv_vsse32_v_f32mf2_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2_t value, size_t vl);
void __riscv_vsse32_v_f32m1_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1_t value, size_t vl);
void __riscv_vsse32_v_f32m2_m (vbool16_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m2_t value, size_t vl);
void __riscv_vsse32_v_f32m4_m (vbool8_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m4_t value, size_t vl);
void __riscv_vsse32_v_f32m8_m (vbool4_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m8_t value, size_t vl);
void __riscv_vsse32_v_i32mf2_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2_t value, size_t vl);
void __riscv_vsse32_v_i32m1_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1_t value, size_t vl);
void __riscv_vsse32_v_i32m2_m (vbool16_t mask, int32_t *base, ptrdiff_t bstride, vint32m2_t value, size_t vl);
void __riscv_vsse32_v_i32m4_m (vbool8_t mask, int32_t *base, ptrdiff_t bstride, vint32m4_t value, size_t vl);
void __riscv_vsse32_v_i32m8_m (vbool4_t mask, int32_t *base, ptrdiff_t bstride, vint32m8_t value, size_t vl);
void __riscv_vsse32_v_u32mf2_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2_t value, size_t vl);
void __riscv_vsse32_v_u32m1_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1_t value, size_t vl);
void __riscv_vsse32_v_u32m2_m (vbool16_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m2_t value, size_t vl);
void __riscv_vsse32_v_u32m4_m (vbool8_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m4_t value, size_t vl);
void __riscv_vsse32_v_u32m8_m (vbool4_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsse64_v">3.8. vsse64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsse64.v   vs3, (rs1), rs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ec5abf7d4bb2b62b7fad30116e6d2c40.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit strided store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsse64_v_f64m1 (float64_t *base, ptrdiff_t bstride, vfloat64m1_t value, size_t vl);
void __riscv_vsse64_v_f64m2 (float64_t *base, ptrdiff_t bstride, vfloat64m2_t value, size_t vl);
void __riscv_vsse64_v_f64m4 (float64_t *base, ptrdiff_t bstride, vfloat64m4_t value, size_t vl);
void __riscv_vsse64_v_f64m8 (float64_t *base, ptrdiff_t bstride, vfloat64m8_t value, size_t vl);
void __riscv_vsse64_v_i64m1 (int64_t *base, ptrdiff_t bstride, vint64m1_t value, size_t vl);
void __riscv_vsse64_v_i64m2 (int64_t *base, ptrdiff_t bstride, vint64m2_t value, size_t vl);
void __riscv_vsse64_v_i64m4 (int64_t *base, ptrdiff_t bstride, vint64m4_t value, size_t vl);
void __riscv_vsse64_v_i64m8 (int64_t *base, ptrdiff_t bstride, vint64m8_t value, size_t vl);
void __riscv_vsse64_v_u64m1 (uint64_t *base, ptrdiff_t bstride, vuint64m1_t value, size_t vl);
void __riscv_vsse64_v_u64m2 (uint64_t *base, ptrdiff_t bstride, vuint64m2_t value, size_t vl);
void __riscv_vsse64_v_u64m4 (uint64_t *base, ptrdiff_t bstride, vuint64m4_t value, size_t vl);
void __riscv_vsse64_v_u64m8 (uint64_t *base, ptrdiff_t bstride, vuint64m8_t value, size_t vl);
void __riscv_vsse64_v_f64m1_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1_t value, size_t vl);
void __riscv_vsse64_v_f64m2_m (vbool32_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m2_t value, size_t vl);
void __riscv_vsse64_v_f64m4_m (vbool16_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m4_t value, size_t vl);
void __riscv_vsse64_v_f64m8_m (vbool8_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m8_t value, size_t vl);
void __riscv_vsse64_v_i64m1_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1_t value, size_t vl);
void __riscv_vsse64_v_i64m2_m (vbool32_t mask, int64_t *base, ptrdiff_t bstride, vint64m2_t value, size_t vl);
void __riscv_vsse64_v_i64m4_m (vbool16_t mask, int64_t *base, ptrdiff_t bstride, vint64m4_t value, size_t vl);
void __riscv_vsse64_v_i64m8_m (vbool8_t mask, int64_t *base, ptrdiff_t bstride, vint64m8_t value, size_t vl);
void __riscv_vsse64_v_u64m1_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1_t value, size_t vl);
void __riscv_vsse64_v_u64m2_m (vbool32_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m2_t value, size_t vl);
void __riscv_vsse64_v_u64m4_m (vbool16_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m4_t value, size_t vl);
void __riscv_vsse64_v_u64m8_m (vbool8_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_indexed_instructions">4. Vector Indexed Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vluxei8_v">4.1. vluxei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxei8.v    vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b0528571042d029d8bd92b1ffe5d4a84.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered  8-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vluxei8_v_f16mf4 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei8_v_f16mf2 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei8_v_f16m1 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei8_v_f16m2 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4_t __riscv_vluxei8_v_f16m4 (const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat16m8_t __riscv_vluxei8_v_f16m8 (const float16_t *base, vuint8m4_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei8_v_f32mf2 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei8_v_f32m1 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei8_v_f32m2 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei8_v_f32m4 (const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat32m8_t __riscv_vluxei8_v_f32m8 (const float32_t *base, vuint8m2_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei8_v_f64m1 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei8_v_f64m2 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei8_v_f64m4 (const float64_t *base, vuint8mf2_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei8_v_f64m8 (const float64_t *base, vuint8m1_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei8_v_i8mf8 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei8_v_i8mf4 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei8_v_i8mf2 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1_t __riscv_vluxei8_v_i8m1 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2_t __riscv_vluxei8_v_i8m2 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4_t __riscv_vluxei8_v_i8m4 (const int8_t *base, vuint8m4_t bindex, size_t vl);
vint8m8_t __riscv_vluxei8_v_i8m8 (const int8_t *base, vuint8m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei8_v_i16mf4 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei8_v_i16mf2 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1_t __riscv_vluxei8_v_i16m1 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2_t __riscv_vluxei8_v_i16m2 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4_t __riscv_vluxei8_v_i16m4 (const int16_t *base, vuint8m2_t bindex, size_t vl);
vint16m8_t __riscv_vluxei8_v_i16m8 (const int16_t *base, vuint8m4_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei8_v_i32mf2 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1_t __riscv_vluxei8_v_i32m1 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2_t __riscv_vluxei8_v_i32m2 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4_t __riscv_vluxei8_v_i32m4 (const int32_t *base, vuint8m1_t bindex, size_t vl);
vint32m8_t __riscv_vluxei8_v_i32m8 (const int32_t *base, vuint8m2_t bindex, size_t vl);
vint64m1_t __riscv_vluxei8_v_i64m1 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2_t __riscv_vluxei8_v_i64m2 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4_t __riscv_vluxei8_v_i64m4 (const int64_t *base, vuint8mf2_t bindex, size_t vl);
vint64m8_t __riscv_vluxei8_v_i64m8 (const int64_t *base, vuint8m1_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei8_v_u8mf8 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei8_v_u8mf4 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei8_v_u8mf2 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei8_v_u8m1 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2_t __riscv_vluxei8_v_u8m2 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4_t __riscv_vluxei8_v_u8m4 (const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint8m8_t __riscv_vluxei8_v_u8m8 (const uint8_t *base, vuint8m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei8_v_u16mf4 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei8_v_u16mf2 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei8_v_u16m1 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei8_v_u16m2 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4_t __riscv_vluxei8_v_u16m4 (const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint16m8_t __riscv_vluxei8_v_u16m8 (const uint16_t *base, vuint8m4_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei8_v_u32mf2 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei8_v_u32m1 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei8_v_u32m2 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei8_v_u32m4 (const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint32m8_t __riscv_vluxei8_v_u32m8 (const uint32_t *base, vuint8m2_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei8_v_u64m1 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei8_v_u64m2 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei8_v_u64m4 (const uint64_t *base, vuint8mf2_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei8_v_u64m8 (const uint64_t *base, vuint8m1_t bindex, size_t vl);
vfloat16mf4_t __riscv_vluxei8_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei8_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei8_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei8_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4_t __riscv_vluxei8_v_f16m4_m (vbool4_t mask, const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat16m8_t __riscv_vluxei8_v_f16m8_m (vbool2_t mask, const float16_t *base, vuint8m4_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei8_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei8_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei8_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei8_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat32m8_t __riscv_vluxei8_v_f32m8_m (vbool4_t mask, const float32_t *base, vuint8m2_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei8_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei8_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei8_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint8mf2_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei8_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint8m1_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei8_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei8_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei8_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1_t __riscv_vluxei8_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2_t __riscv_vluxei8_v_i8m2_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4_t __riscv_vluxei8_v_i8m4_m (vbool2_t mask, const int8_t *base, vuint8m4_t bindex, size_t vl);
vint8m8_t __riscv_vluxei8_v_i8m8_m (vbool1_t mask, const int8_t *base, vuint8m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei8_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei8_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1_t __riscv_vluxei8_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2_t __riscv_vluxei8_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4_t __riscv_vluxei8_v_i16m4_m (vbool4_t mask, const int16_t *base, vuint8m2_t bindex, size_t vl);
vint16m8_t __riscv_vluxei8_v_i16m8_m (vbool2_t mask, const int16_t *base, vuint8m4_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei8_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1_t __riscv_vluxei8_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2_t __riscv_vluxei8_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4_t __riscv_vluxei8_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint8m1_t bindex, size_t vl);
vint32m8_t __riscv_vluxei8_v_i32m8_m (vbool4_t mask, const int32_t *base, vuint8m2_t bindex, size_t vl);
vint64m1_t __riscv_vluxei8_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2_t __riscv_vluxei8_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4_t __riscv_vluxei8_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint8mf2_t bindex, size_t vl);
vint64m8_t __riscv_vluxei8_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint8m1_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei8_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei8_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei8_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei8_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2_t __riscv_vluxei8_v_u8m2_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4_t __riscv_vluxei8_v_u8m4_m (vbool2_t mask, const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint8m8_t __riscv_vluxei8_v_u8m8_m (vbool1_t mask, const uint8_t *base, vuint8m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei8_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei8_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei8_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei8_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4_t __riscv_vluxei8_v_u16m4_m (vbool4_t mask, const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint16m8_t __riscv_vluxei8_v_u16m8_m (vbool2_t mask, const uint16_t *base, vuint8m4_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei8_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei8_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei8_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei8_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint32m8_t __riscv_vluxei8_v_u32m8_m (vbool4_t mask, const uint32_t *base, vuint8m2_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei8_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei8_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei8_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint8mf2_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei8_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint8m1_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vluxei16_v">4.2. vluxei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxei16.v   vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-77739cc90949f5a5d6f517396dc3e2d3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered 16-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vluxei16_v_f16mf4 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei16_v_f16mf2 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei16_v_f16m1 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei16_v_f16m2 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4_t __riscv_vluxei16_v_f16m4 (const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat16m8_t __riscv_vluxei16_v_f16m8 (const float16_t *base, vuint16m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei16_v_f32mf2 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei16_v_f32m1 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei16_v_f32m2 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei16_v_f32m4 (const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat32m8_t __riscv_vluxei16_v_f32m8 (const float32_t *base, vuint16m4_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei16_v_f64m1 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei16_v_f64m2 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei16_v_f64m4 (const float64_t *base, vuint16m1_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei16_v_f64m8 (const float64_t *base, vuint16m2_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei16_v_i8mf8 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei16_v_i8mf4 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei16_v_i8mf2 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1_t __riscv_vluxei16_v_i8m1 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2_t __riscv_vluxei16_v_i8m2 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4_t __riscv_vluxei16_v_i8m4 (const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei16_v_i16mf4 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei16_v_i16mf2 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1_t __riscv_vluxei16_v_i16m1 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2_t __riscv_vluxei16_v_i16m2 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4_t __riscv_vluxei16_v_i16m4 (const int16_t *base, vuint16m4_t bindex, size_t vl);
vint16m8_t __riscv_vluxei16_v_i16m8 (const int16_t *base, vuint16m8_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei16_v_i32mf2 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1_t __riscv_vluxei16_v_i32m1 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2_t __riscv_vluxei16_v_i32m2 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4_t __riscv_vluxei16_v_i32m4 (const int32_t *base, vuint16m2_t bindex, size_t vl);
vint32m8_t __riscv_vluxei16_v_i32m8 (const int32_t *base, vuint16m4_t bindex, size_t vl);
vint64m1_t __riscv_vluxei16_v_i64m1 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2_t __riscv_vluxei16_v_i64m2 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4_t __riscv_vluxei16_v_i64m4 (const int64_t *base, vuint16m1_t bindex, size_t vl);
vint64m8_t __riscv_vluxei16_v_i64m8 (const int64_t *base, vuint16m2_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei16_v_u8mf8 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei16_v_u8mf4 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei16_v_u8mf2 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei16_v_u8m1 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2_t __riscv_vluxei16_v_u8m2 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4_t __riscv_vluxei16_v_u8m4 (const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei16_v_u16mf4 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei16_v_u16mf2 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei16_v_u16m1 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei16_v_u16m2 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4_t __riscv_vluxei16_v_u16m4 (const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint16m8_t __riscv_vluxei16_v_u16m8 (const uint16_t *base, vuint16m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei16_v_u32mf2 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei16_v_u32m1 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei16_v_u32m2 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei16_v_u32m4 (const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint32m8_t __riscv_vluxei16_v_u32m8 (const uint32_t *base, vuint16m4_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei16_v_u64m1 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei16_v_u64m2 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei16_v_u64m4 (const uint64_t *base, vuint16m1_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei16_v_u64m8 (const uint64_t *base, vuint16m2_t bindex, size_t vl);
vfloat16mf4_t __riscv_vluxei16_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei16_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei16_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei16_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4_t __riscv_vluxei16_v_f16m4_m (vbool4_t mask, const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat16m8_t __riscv_vluxei16_v_f16m8_m (vbool2_t mask, const float16_t *base, vuint16m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei16_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei16_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei16_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei16_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat32m8_t __riscv_vluxei16_v_f32m8_m (vbool4_t mask, const float32_t *base, vuint16m4_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei16_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei16_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei16_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint16m1_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei16_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint16m2_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei16_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei16_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei16_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1_t __riscv_vluxei16_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2_t __riscv_vluxei16_v_i8m2_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4_t __riscv_vluxei16_v_i8m4_m (vbool2_t mask, const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei16_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei16_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1_t __riscv_vluxei16_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2_t __riscv_vluxei16_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4_t __riscv_vluxei16_v_i16m4_m (vbool4_t mask, const int16_t *base, vuint16m4_t bindex, size_t vl);
vint16m8_t __riscv_vluxei16_v_i16m8_m (vbool2_t mask, const int16_t *base, vuint16m8_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei16_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1_t __riscv_vluxei16_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2_t __riscv_vluxei16_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4_t __riscv_vluxei16_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint16m2_t bindex, size_t vl);
vint32m8_t __riscv_vluxei16_v_i32m8_m (vbool4_t mask, const int32_t *base, vuint16m4_t bindex, size_t vl);
vint64m1_t __riscv_vluxei16_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2_t __riscv_vluxei16_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4_t __riscv_vluxei16_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint16m1_t bindex, size_t vl);
vint64m8_t __riscv_vluxei16_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint16m2_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei16_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei16_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei16_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei16_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2_t __riscv_vluxei16_v_u8m2_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4_t __riscv_vluxei16_v_u8m4_m (vbool2_t mask, const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei16_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei16_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei16_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei16_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4_t __riscv_vluxei16_v_u16m4_m (vbool4_t mask, const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint16m8_t __riscv_vluxei16_v_u16m8_m (vbool2_t mask, const uint16_t *base, vuint16m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei16_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei16_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei16_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei16_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint32m8_t __riscv_vluxei16_v_u32m8_m (vbool4_t mask, const uint32_t *base, vuint16m4_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei16_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei16_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei16_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint16m1_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei16_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint16m2_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vluxei32_v">4.3. vluxei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxei32.v   vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-fc7a43b7bddb687dcff37a2e00f10a4a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered 32-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vluxei32_v_f16mf4 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei32_v_f16mf2 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei32_v_f16m1 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei32_v_f16m2 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4_t __riscv_vluxei32_v_f16m4 (const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei32_v_f32mf2 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei32_v_f32m1 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei32_v_f32m2 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei32_v_f32m4 (const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat32m8_t __riscv_vluxei32_v_f32m8 (const float32_t *base, vuint32m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei32_v_f64m1 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei32_v_f64m2 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei32_v_f64m4 (const float64_t *base, vuint32m2_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei32_v_f64m8 (const float64_t *base, vuint32m4_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei32_v_i8mf8 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei32_v_i8mf4 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei32_v_i8mf2 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1_t __riscv_vluxei32_v_i8m1 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2_t __riscv_vluxei32_v_i8m2 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei32_v_i16mf4 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei32_v_i16mf2 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1_t __riscv_vluxei32_v_i16m1 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2_t __riscv_vluxei32_v_i16m2 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4_t __riscv_vluxei32_v_i16m4 (const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei32_v_i32mf2 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1_t __riscv_vluxei32_v_i32m1 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2_t __riscv_vluxei32_v_i32m2 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4_t __riscv_vluxei32_v_i32m4 (const int32_t *base, vuint32m4_t bindex, size_t vl);
vint32m8_t __riscv_vluxei32_v_i32m8 (const int32_t *base, vuint32m8_t bindex, size_t vl);
vint64m1_t __riscv_vluxei32_v_i64m1 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2_t __riscv_vluxei32_v_i64m2 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4_t __riscv_vluxei32_v_i64m4 (const int64_t *base, vuint32m2_t bindex, size_t vl);
vint64m8_t __riscv_vluxei32_v_i64m8 (const int64_t *base, vuint32m4_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei32_v_u8mf8 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei32_v_u8mf4 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei32_v_u8mf2 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei32_v_u8m1 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2_t __riscv_vluxei32_v_u8m2 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei32_v_u16mf4 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei32_v_u16mf2 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei32_v_u16m1 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei32_v_u16m2 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4_t __riscv_vluxei32_v_u16m4 (const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei32_v_u32mf2 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei32_v_u32m1 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei32_v_u32m2 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei32_v_u32m4 (const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint32m8_t __riscv_vluxei32_v_u32m8 (const uint32_t *base, vuint32m8_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei32_v_u64m1 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei32_v_u64m2 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei32_v_u64m4 (const uint64_t *base, vuint32m2_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei32_v_u64m8 (const uint64_t *base, vuint32m4_t bindex, size_t vl);
vfloat16mf4_t __riscv_vluxei32_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei32_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei32_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei32_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4_t __riscv_vluxei32_v_f16m4_m (vbool4_t mask, const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei32_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei32_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei32_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei32_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat32m8_t __riscv_vluxei32_v_f32m8_m (vbool4_t mask, const float32_t *base, vuint32m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei32_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei32_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei32_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint32m2_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei32_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint32m4_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei32_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei32_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei32_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1_t __riscv_vluxei32_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2_t __riscv_vluxei32_v_i8m2_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei32_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei32_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1_t __riscv_vluxei32_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2_t __riscv_vluxei32_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4_t __riscv_vluxei32_v_i16m4_m (vbool4_t mask, const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei32_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1_t __riscv_vluxei32_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2_t __riscv_vluxei32_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4_t __riscv_vluxei32_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint32m4_t bindex, size_t vl);
vint32m8_t __riscv_vluxei32_v_i32m8_m (vbool4_t mask, const int32_t *base, vuint32m8_t bindex, size_t vl);
vint64m1_t __riscv_vluxei32_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2_t __riscv_vluxei32_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4_t __riscv_vluxei32_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint32m2_t bindex, size_t vl);
vint64m8_t __riscv_vluxei32_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint32m4_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei32_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei32_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei32_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei32_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2_t __riscv_vluxei32_v_u8m2_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei32_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei32_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei32_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei32_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4_t __riscv_vluxei32_v_u16m4_m (vbool4_t mask, const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei32_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei32_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei32_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei32_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint32m8_t __riscv_vluxei32_v_u32m8_m (vbool4_t mask, const uint32_t *base, vuint32m8_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei32_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei32_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei32_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint32m2_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei32_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint32m4_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vluxei64_v">4.4. vluxei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxei64.v   vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-68de6abe2c2b97a6c92f03b31d2c3e4b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered 64-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vluxei64_v_f16mf4 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei64_v_f16mf2 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei64_v_f16m1 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei64_v_f16m2 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei64_v_f32mf2 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei64_v_f32m1 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei64_v_f32m2 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei64_v_f32m4 (const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei64_v_f64m1 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei64_v_f64m2 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei64_v_f64m4 (const float64_t *base, vuint64m4_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei64_v_f64m8 (const float64_t *base, vuint64m8_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei64_v_i8mf8 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei64_v_i8mf4 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei64_v_i8mf2 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1_t __riscv_vluxei64_v_i8m1 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei64_v_i16mf4 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei64_v_i16mf2 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1_t __riscv_vluxei64_v_i16m1 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2_t __riscv_vluxei64_v_i16m2 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei64_v_i32mf2 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1_t __riscv_vluxei64_v_i32m1 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2_t __riscv_vluxei64_v_i32m2 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4_t __riscv_vluxei64_v_i32m4 (const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1_t __riscv_vluxei64_v_i64m1 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2_t __riscv_vluxei64_v_i64m2 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4_t __riscv_vluxei64_v_i64m4 (const int64_t *base, vuint64m4_t bindex, size_t vl);
vint64m8_t __riscv_vluxei64_v_i64m8 (const int64_t *base, vuint64m8_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei64_v_u8mf8 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei64_v_u8mf4 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei64_v_u8mf2 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei64_v_u8m1 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei64_v_u16mf4 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei64_v_u16mf2 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei64_v_u16m1 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei64_v_u16m2 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei64_v_u32mf2 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei64_v_u32m1 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei64_v_u32m2 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei64_v_u32m4 (const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei64_v_u64m1 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei64_v_u64m2 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei64_v_u64m4 (const uint64_t *base, vuint64m4_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei64_v_u64m8 (const uint64_t *base, vuint64m8_t bindex, size_t vl);
vfloat16mf4_t __riscv_vluxei64_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2_t __riscv_vluxei64_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1_t __riscv_vluxei64_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2_t __riscv_vluxei64_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vluxei64_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1_t __riscv_vluxei64_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2_t __riscv_vluxei64_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4_t __riscv_vluxei64_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vluxei64_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2_t __riscv_vluxei64_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4_t __riscv_vluxei64_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint64m4_t bindex, size_t vl);
vfloat64m8_t __riscv_vluxei64_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint64m8_t bindex, size_t vl);
vint8mf8_t __riscv_vluxei64_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4_t __riscv_vluxei64_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2_t __riscv_vluxei64_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1_t __riscv_vluxei64_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4_t __riscv_vluxei64_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2_t __riscv_vluxei64_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1_t __riscv_vluxei64_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2_t __riscv_vluxei64_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2_t __riscv_vluxei64_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1_t __riscv_vluxei64_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2_t __riscv_vluxei64_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4_t __riscv_vluxei64_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1_t __riscv_vluxei64_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2_t __riscv_vluxei64_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4_t __riscv_vluxei64_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint64m4_t bindex, size_t vl);
vint64m8_t __riscv_vluxei64_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint64m8_t bindex, size_t vl);
vuint8mf8_t __riscv_vluxei64_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4_t __riscv_vluxei64_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2_t __riscv_vluxei64_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1_t __riscv_vluxei64_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vluxei64_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2_t __riscv_vluxei64_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1_t __riscv_vluxei64_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2_t __riscv_vluxei64_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vluxei64_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1_t __riscv_vluxei64_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2_t __riscv_vluxei64_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4_t __riscv_vluxei64_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1_t __riscv_vluxei64_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2_t __riscv_vluxei64_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4_t __riscv_vluxei64_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint64m4_t bindex, size_t vl);
vuint64m8_t __riscv_vluxei64_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint64m8_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxei8_v">4.5. vloxei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxei8.v    vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a23ecdd6517e8e291c1055228ad49e36.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered  8-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vloxei8_v_f16mf4 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei8_v_f16mf2 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei8_v_f16m1 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei8_v_f16m2 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4_t __riscv_vloxei8_v_f16m4 (const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat16m8_t __riscv_vloxei8_v_f16m8 (const float16_t *base, vuint8m4_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei8_v_f32mf2 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei8_v_f32m1 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei8_v_f32m2 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei8_v_f32m4 (const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat32m8_t __riscv_vloxei8_v_f32m8 (const float32_t *base, vuint8m2_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei8_v_f64m1 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei8_v_f64m2 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei8_v_f64m4 (const float64_t *base, vuint8mf2_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei8_v_f64m8 (const float64_t *base, vuint8m1_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei8_v_i8mf8 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei8_v_i8mf4 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei8_v_i8mf2 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1_t __riscv_vloxei8_v_i8m1 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2_t __riscv_vloxei8_v_i8m2 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4_t __riscv_vloxei8_v_i8m4 (const int8_t *base, vuint8m4_t bindex, size_t vl);
vint8m8_t __riscv_vloxei8_v_i8m8 (const int8_t *base, vuint8m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei8_v_i16mf4 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei8_v_i16mf2 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1_t __riscv_vloxei8_v_i16m1 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2_t __riscv_vloxei8_v_i16m2 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4_t __riscv_vloxei8_v_i16m4 (const int16_t *base, vuint8m2_t bindex, size_t vl);
vint16m8_t __riscv_vloxei8_v_i16m8 (const int16_t *base, vuint8m4_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei8_v_i32mf2 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1_t __riscv_vloxei8_v_i32m1 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2_t __riscv_vloxei8_v_i32m2 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4_t __riscv_vloxei8_v_i32m4 (const int32_t *base, vuint8m1_t bindex, size_t vl);
vint32m8_t __riscv_vloxei8_v_i32m8 (const int32_t *base, vuint8m2_t bindex, size_t vl);
vint64m1_t __riscv_vloxei8_v_i64m1 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2_t __riscv_vloxei8_v_i64m2 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4_t __riscv_vloxei8_v_i64m4 (const int64_t *base, vuint8mf2_t bindex, size_t vl);
vint64m8_t __riscv_vloxei8_v_i64m8 (const int64_t *base, vuint8m1_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei8_v_u8mf8 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei8_v_u8mf4 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei8_v_u8mf2 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei8_v_u8m1 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2_t __riscv_vloxei8_v_u8m2 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4_t __riscv_vloxei8_v_u8m4 (const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint8m8_t __riscv_vloxei8_v_u8m8 (const uint8_t *base, vuint8m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei8_v_u16mf4 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei8_v_u16mf2 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei8_v_u16m1 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei8_v_u16m2 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4_t __riscv_vloxei8_v_u16m4 (const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint16m8_t __riscv_vloxei8_v_u16m8 (const uint16_t *base, vuint8m4_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei8_v_u32mf2 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei8_v_u32m1 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei8_v_u32m2 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei8_v_u32m4 (const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint32m8_t __riscv_vloxei8_v_u32m8 (const uint32_t *base, vuint8m2_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei8_v_u64m1 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei8_v_u64m2 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei8_v_u64m4 (const uint64_t *base, vuint8mf2_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei8_v_u64m8 (const uint64_t *base, vuint8m1_t bindex, size_t vl);
vfloat16mf4_t __riscv_vloxei8_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei8_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei8_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei8_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4_t __riscv_vloxei8_v_f16m4_m (vbool4_t mask, const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat16m8_t __riscv_vloxei8_v_f16m8_m (vbool2_t mask, const float16_t *base, vuint8m4_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei8_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei8_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei8_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei8_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat32m8_t __riscv_vloxei8_v_f32m8_m (vbool4_t mask, const float32_t *base, vuint8m2_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei8_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei8_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei8_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint8mf2_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei8_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint8m1_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei8_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei8_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei8_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1_t __riscv_vloxei8_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2_t __riscv_vloxei8_v_i8m2_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4_t __riscv_vloxei8_v_i8m4_m (vbool2_t mask, const int8_t *base, vuint8m4_t bindex, size_t vl);
vint8m8_t __riscv_vloxei8_v_i8m8_m (vbool1_t mask, const int8_t *base, vuint8m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei8_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei8_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1_t __riscv_vloxei8_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2_t __riscv_vloxei8_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4_t __riscv_vloxei8_v_i16m4_m (vbool4_t mask, const int16_t *base, vuint8m2_t bindex, size_t vl);
vint16m8_t __riscv_vloxei8_v_i16m8_m (vbool2_t mask, const int16_t *base, vuint8m4_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei8_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1_t __riscv_vloxei8_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2_t __riscv_vloxei8_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4_t __riscv_vloxei8_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint8m1_t bindex, size_t vl);
vint32m8_t __riscv_vloxei8_v_i32m8_m (vbool4_t mask, const int32_t *base, vuint8m2_t bindex, size_t vl);
vint64m1_t __riscv_vloxei8_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2_t __riscv_vloxei8_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4_t __riscv_vloxei8_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint8mf2_t bindex, size_t vl);
vint64m8_t __riscv_vloxei8_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint8m1_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei8_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei8_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei8_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei8_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2_t __riscv_vloxei8_v_u8m2_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4_t __riscv_vloxei8_v_u8m4_m (vbool2_t mask, const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint8m8_t __riscv_vloxei8_v_u8m8_m (vbool1_t mask, const uint8_t *base, vuint8m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei8_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei8_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei8_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei8_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4_t __riscv_vloxei8_v_u16m4_m (vbool4_t mask, const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint16m8_t __riscv_vloxei8_v_u16m8_m (vbool2_t mask, const uint16_t *base, vuint8m4_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei8_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei8_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei8_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei8_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint32m8_t __riscv_vloxei8_v_u32m8_m (vbool4_t mask, const uint32_t *base, vuint8m2_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei8_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei8_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei8_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint8mf2_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei8_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint8m1_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxei16_v">4.6. vloxei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxei16.v   vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5aee1f338e431120d2febf0e39ba0c5d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered 16-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vloxei16_v_f16mf4 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei16_v_f16mf2 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei16_v_f16m1 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei16_v_f16m2 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4_t __riscv_vloxei16_v_f16m4 (const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat16m8_t __riscv_vloxei16_v_f16m8 (const float16_t *base, vuint16m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei16_v_f32mf2 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei16_v_f32m1 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei16_v_f32m2 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei16_v_f32m4 (const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat32m8_t __riscv_vloxei16_v_f32m8 (const float32_t *base, vuint16m4_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei16_v_f64m1 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei16_v_f64m2 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei16_v_f64m4 (const float64_t *base, vuint16m1_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei16_v_f64m8 (const float64_t *base, vuint16m2_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei16_v_i8mf8 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei16_v_i8mf4 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei16_v_i8mf2 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1_t __riscv_vloxei16_v_i8m1 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2_t __riscv_vloxei16_v_i8m2 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4_t __riscv_vloxei16_v_i8m4 (const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei16_v_i16mf4 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei16_v_i16mf2 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1_t __riscv_vloxei16_v_i16m1 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2_t __riscv_vloxei16_v_i16m2 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4_t __riscv_vloxei16_v_i16m4 (const int16_t *base, vuint16m4_t bindex, size_t vl);
vint16m8_t __riscv_vloxei16_v_i16m8 (const int16_t *base, vuint16m8_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei16_v_i32mf2 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1_t __riscv_vloxei16_v_i32m1 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2_t __riscv_vloxei16_v_i32m2 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4_t __riscv_vloxei16_v_i32m4 (const int32_t *base, vuint16m2_t bindex, size_t vl);
vint32m8_t __riscv_vloxei16_v_i32m8 (const int32_t *base, vuint16m4_t bindex, size_t vl);
vint64m1_t __riscv_vloxei16_v_i64m1 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2_t __riscv_vloxei16_v_i64m2 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4_t __riscv_vloxei16_v_i64m4 (const int64_t *base, vuint16m1_t bindex, size_t vl);
vint64m8_t __riscv_vloxei16_v_i64m8 (const int64_t *base, vuint16m2_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei16_v_u8mf8 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei16_v_u8mf4 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei16_v_u8mf2 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei16_v_u8m1 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2_t __riscv_vloxei16_v_u8m2 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4_t __riscv_vloxei16_v_u8m4 (const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei16_v_u16mf4 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei16_v_u16mf2 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei16_v_u16m1 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei16_v_u16m2 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4_t __riscv_vloxei16_v_u16m4 (const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint16m8_t __riscv_vloxei16_v_u16m8 (const uint16_t *base, vuint16m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei16_v_u32mf2 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei16_v_u32m1 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei16_v_u32m2 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei16_v_u32m4 (const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint32m8_t __riscv_vloxei16_v_u32m8 (const uint32_t *base, vuint16m4_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei16_v_u64m1 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei16_v_u64m2 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei16_v_u64m4 (const uint64_t *base, vuint16m1_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei16_v_u64m8 (const uint64_t *base, vuint16m2_t bindex, size_t vl);
vfloat16mf4_t __riscv_vloxei16_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei16_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei16_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei16_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4_t __riscv_vloxei16_v_f16m4_m (vbool4_t mask, const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat16m8_t __riscv_vloxei16_v_f16m8_m (vbool2_t mask, const float16_t *base, vuint16m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei16_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei16_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei16_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei16_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat32m8_t __riscv_vloxei16_v_f32m8_m (vbool4_t mask, const float32_t *base, vuint16m4_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei16_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei16_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei16_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint16m1_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei16_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint16m2_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei16_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei16_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei16_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1_t __riscv_vloxei16_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2_t __riscv_vloxei16_v_i8m2_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4_t __riscv_vloxei16_v_i8m4_m (vbool2_t mask, const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei16_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei16_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1_t __riscv_vloxei16_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2_t __riscv_vloxei16_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4_t __riscv_vloxei16_v_i16m4_m (vbool4_t mask, const int16_t *base, vuint16m4_t bindex, size_t vl);
vint16m8_t __riscv_vloxei16_v_i16m8_m (vbool2_t mask, const int16_t *base, vuint16m8_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei16_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1_t __riscv_vloxei16_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2_t __riscv_vloxei16_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4_t __riscv_vloxei16_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint16m2_t bindex, size_t vl);
vint32m8_t __riscv_vloxei16_v_i32m8_m (vbool4_t mask, const int32_t *base, vuint16m4_t bindex, size_t vl);
vint64m1_t __riscv_vloxei16_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2_t __riscv_vloxei16_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4_t __riscv_vloxei16_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint16m1_t bindex, size_t vl);
vint64m8_t __riscv_vloxei16_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint16m2_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei16_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei16_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei16_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei16_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2_t __riscv_vloxei16_v_u8m2_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4_t __riscv_vloxei16_v_u8m4_m (vbool2_t mask, const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei16_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei16_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei16_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei16_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4_t __riscv_vloxei16_v_u16m4_m (vbool4_t mask, const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint16m8_t __riscv_vloxei16_v_u16m8_m (vbool2_t mask, const uint16_t *base, vuint16m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei16_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei16_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei16_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei16_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint32m8_t __riscv_vloxei16_v_u32m8_m (vbool4_t mask, const uint32_t *base, vuint16m4_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei16_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei16_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei16_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint16m1_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei16_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint16m2_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxei32_v">4.7. vloxei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxei32.v   vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e9c73f598c01b122c4d32ff00999e2b7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered 32-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vloxei32_v_f16mf4 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei32_v_f16mf2 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei32_v_f16m1 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei32_v_f16m2 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4_t __riscv_vloxei32_v_f16m4 (const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei32_v_f32mf2 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei32_v_f32m1 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei32_v_f32m2 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei32_v_f32m4 (const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat32m8_t __riscv_vloxei32_v_f32m8 (const float32_t *base, vuint32m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei32_v_f64m1 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei32_v_f64m2 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei32_v_f64m4 (const float64_t *base, vuint32m2_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei32_v_f64m8 (const float64_t *base, vuint32m4_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei32_v_i8mf8 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei32_v_i8mf4 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei32_v_i8mf2 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1_t __riscv_vloxei32_v_i8m1 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2_t __riscv_vloxei32_v_i8m2 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei32_v_i16mf4 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei32_v_i16mf2 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1_t __riscv_vloxei32_v_i16m1 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2_t __riscv_vloxei32_v_i16m2 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4_t __riscv_vloxei32_v_i16m4 (const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei32_v_i32mf2 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1_t __riscv_vloxei32_v_i32m1 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2_t __riscv_vloxei32_v_i32m2 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4_t __riscv_vloxei32_v_i32m4 (const int32_t *base, vuint32m4_t bindex, size_t vl);
vint32m8_t __riscv_vloxei32_v_i32m8 (const int32_t *base, vuint32m8_t bindex, size_t vl);
vint64m1_t __riscv_vloxei32_v_i64m1 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2_t __riscv_vloxei32_v_i64m2 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4_t __riscv_vloxei32_v_i64m4 (const int64_t *base, vuint32m2_t bindex, size_t vl);
vint64m8_t __riscv_vloxei32_v_i64m8 (const int64_t *base, vuint32m4_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei32_v_u8mf8 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei32_v_u8mf4 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei32_v_u8mf2 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei32_v_u8m1 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2_t __riscv_vloxei32_v_u8m2 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei32_v_u16mf4 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei32_v_u16mf2 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei32_v_u16m1 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei32_v_u16m2 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4_t __riscv_vloxei32_v_u16m4 (const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei32_v_u32mf2 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei32_v_u32m1 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei32_v_u32m2 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei32_v_u32m4 (const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint32m8_t __riscv_vloxei32_v_u32m8 (const uint32_t *base, vuint32m8_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei32_v_u64m1 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei32_v_u64m2 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei32_v_u64m4 (const uint64_t *base, vuint32m2_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei32_v_u64m8 (const uint64_t *base, vuint32m4_t bindex, size_t vl);
vfloat16mf4_t __riscv_vloxei32_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei32_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei32_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei32_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4_t __riscv_vloxei32_v_f16m4_m (vbool4_t mask, const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei32_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei32_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei32_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei32_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat32m8_t __riscv_vloxei32_v_f32m8_m (vbool4_t mask, const float32_t *base, vuint32m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei32_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei32_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei32_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint32m2_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei32_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint32m4_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei32_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei32_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei32_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1_t __riscv_vloxei32_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2_t __riscv_vloxei32_v_i8m2_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei32_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei32_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1_t __riscv_vloxei32_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2_t __riscv_vloxei32_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4_t __riscv_vloxei32_v_i16m4_m (vbool4_t mask, const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei32_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1_t __riscv_vloxei32_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2_t __riscv_vloxei32_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4_t __riscv_vloxei32_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint32m4_t bindex, size_t vl);
vint32m8_t __riscv_vloxei32_v_i32m8_m (vbool4_t mask, const int32_t *base, vuint32m8_t bindex, size_t vl);
vint64m1_t __riscv_vloxei32_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2_t __riscv_vloxei32_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4_t __riscv_vloxei32_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint32m2_t bindex, size_t vl);
vint64m8_t __riscv_vloxei32_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint32m4_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei32_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei32_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei32_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei32_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2_t __riscv_vloxei32_v_u8m2_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei32_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei32_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei32_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei32_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4_t __riscv_vloxei32_v_u16m4_m (vbool4_t mask, const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei32_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei32_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei32_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei32_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint32m8_t __riscv_vloxei32_v_u32m8_m (vbool4_t mask, const uint32_t *base, vuint32m8_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei32_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei32_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei32_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint32m2_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei32_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint32m4_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxei64_v">4.8. vloxei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxei64.v   vd, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c8908a43a321dbec1a3ea5f3a97e75df.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered 64-bit indexed load of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vloxei64_v_f16mf4 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei64_v_f16mf2 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei64_v_f16m1 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei64_v_f16m2 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei64_v_f32mf2 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei64_v_f32m1 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei64_v_f32m2 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei64_v_f32m4 (const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei64_v_f64m1 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei64_v_f64m2 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei64_v_f64m4 (const float64_t *base, vuint64m4_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei64_v_f64m8 (const float64_t *base, vuint64m8_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei64_v_i8mf8 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei64_v_i8mf4 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei64_v_i8mf2 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1_t __riscv_vloxei64_v_i8m1 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei64_v_i16mf4 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei64_v_i16mf2 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1_t __riscv_vloxei64_v_i16m1 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2_t __riscv_vloxei64_v_i16m2 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei64_v_i32mf2 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1_t __riscv_vloxei64_v_i32m1 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2_t __riscv_vloxei64_v_i32m2 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4_t __riscv_vloxei64_v_i32m4 (const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1_t __riscv_vloxei64_v_i64m1 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2_t __riscv_vloxei64_v_i64m2 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4_t __riscv_vloxei64_v_i64m4 (const int64_t *base, vuint64m4_t bindex, size_t vl);
vint64m8_t __riscv_vloxei64_v_i64m8 (const int64_t *base, vuint64m8_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei64_v_u8mf8 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei64_v_u8mf4 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei64_v_u8mf2 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei64_v_u8m1 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei64_v_u16mf4 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei64_v_u16mf2 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei64_v_u16m1 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei64_v_u16m2 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei64_v_u32mf2 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei64_v_u32m1 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei64_v_u32m2 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei64_v_u32m4 (const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei64_v_u64m1 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei64_v_u64m2 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei64_v_u64m4 (const uint64_t *base, vuint64m4_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei64_v_u64m8 (const uint64_t *base, vuint64m8_t bindex, size_t vl);
vfloat16mf4_t __riscv_vloxei64_v_f16mf4_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2_t __riscv_vloxei64_v_f16mf2_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1_t __riscv_vloxei64_v_f16m1_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2_t __riscv_vloxei64_v_f16m2_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2_t __riscv_vloxei64_v_f32mf2_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1_t __riscv_vloxei64_v_f32m1_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2_t __riscv_vloxei64_v_f32m2_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4_t __riscv_vloxei64_v_f32m4_m (vbool8_t mask, const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1_t __riscv_vloxei64_v_f64m1_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2_t __riscv_vloxei64_v_f64m2_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4_t __riscv_vloxei64_v_f64m4_m (vbool16_t mask, const float64_t *base, vuint64m4_t bindex, size_t vl);
vfloat64m8_t __riscv_vloxei64_v_f64m8_m (vbool8_t mask, const float64_t *base, vuint64m8_t bindex, size_t vl);
vint8mf8_t __riscv_vloxei64_v_i8mf8_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4_t __riscv_vloxei64_v_i8mf4_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2_t __riscv_vloxei64_v_i8mf2_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1_t __riscv_vloxei64_v_i8m1_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4_t __riscv_vloxei64_v_i16mf4_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2_t __riscv_vloxei64_v_i16mf2_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1_t __riscv_vloxei64_v_i16m1_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2_t __riscv_vloxei64_v_i16m2_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2_t __riscv_vloxei64_v_i32mf2_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1_t __riscv_vloxei64_v_i32m1_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2_t __riscv_vloxei64_v_i32m2_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4_t __riscv_vloxei64_v_i32m4_m (vbool8_t mask, const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1_t __riscv_vloxei64_v_i64m1_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2_t __riscv_vloxei64_v_i64m2_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4_t __riscv_vloxei64_v_i64m4_m (vbool16_t mask, const int64_t *base, vuint64m4_t bindex, size_t vl);
vint64m8_t __riscv_vloxei64_v_i64m8_m (vbool8_t mask, const int64_t *base, vuint64m8_t bindex, size_t vl);
vuint8mf8_t __riscv_vloxei64_v_u8mf8_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4_t __riscv_vloxei64_v_u8mf4_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2_t __riscv_vloxei64_v_u8mf2_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1_t __riscv_vloxei64_v_u8m1_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4_t __riscv_vloxei64_v_u16mf4_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2_t __riscv_vloxei64_v_u16mf2_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1_t __riscv_vloxei64_v_u16m1_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2_t __riscv_vloxei64_v_u16m2_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2_t __riscv_vloxei64_v_u32mf2_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1_t __riscv_vloxei64_v_u32m1_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2_t __riscv_vloxei64_v_u32m2_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4_t __riscv_vloxei64_v_u32m4_m (vbool8_t mask, const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1_t __riscv_vloxei64_v_u64m1_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2_t __riscv_vloxei64_v_u64m2_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4_t __riscv_vloxei64_v_u64m4_m (vbool16_t mask, const uint64_t *base, vuint64m4_t bindex, size_t vl);
vuint64m8_t __riscv_vloxei64_v_u64m8_m (vbool8_t mask, const uint64_t *base, vuint64m8_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxei8_v">4.9. vsuxei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxei8.v   vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a988565d70c026ef7af4e51704608e9a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered  8-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxei8_v_f16mf4 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei8_v_f16mf2 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei8_v_f16m1 (float16_t *base, vuint8mf2_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei8_v_f16m2 (float16_t *base, vuint8m1_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei8_v_f16m4 (float16_t *base, vuint8m2_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsuxei8_v_f16m8 (float16_t *base, vuint8m4_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsuxei8_v_f32mf2 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei8_v_f32m1 (float32_t *base, vuint8mf4_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei8_v_f32m2 (float32_t *base, vuint8mf2_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei8_v_f32m4 (float32_t *base, vuint8m1_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei8_v_f32m8 (float32_t *base, vuint8m2_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsuxei8_v_f64m1 (float64_t *base, vuint8mf8_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei8_v_f64m2 (float64_t *base, vuint8mf4_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei8_v_f64m4 (float64_t *base, vuint8mf2_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei8_v_f64m8 (float64_t *base, vuint8m1_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei8_v_i8mf8 (int8_t *base, vuint8mf8_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei8_v_i8mf4 (int8_t *base, vuint8mf4_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei8_v_i8mf2 (int8_t *base, vuint8mf2_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei8_v_i8m1 (int8_t *base, vuint8m1_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei8_v_i8m2 (int8_t *base, vuint8m2_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsuxei8_v_i8m4 (int8_t *base, vuint8m4_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsuxei8_v_i8m8 (int8_t *base, vuint8m8_t bindex, vint8m8_t value, size_t vl);
void __riscv_vsuxei8_v_i16mf4 (int16_t *base, vuint8mf8_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei8_v_i16mf2 (int16_t *base, vuint8mf4_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei8_v_i16m1 (int16_t *base, vuint8mf2_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei8_v_i16m2 (int16_t *base, vuint8m1_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei8_v_i16m4 (int16_t *base, vuint8m2_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsuxei8_v_i16m8 (int16_t *base, vuint8m4_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsuxei8_v_i32mf2 (int32_t *base, vuint8mf8_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei8_v_i32m1 (int32_t *base, vuint8mf4_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei8_v_i32m2 (int32_t *base, vuint8mf2_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei8_v_i32m4 (int32_t *base, vuint8m1_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei8_v_i32m8 (int32_t *base, vuint8m2_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsuxei8_v_i64m1 (int64_t *base, vuint8mf8_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei8_v_i64m2 (int64_t *base, vuint8mf4_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei8_v_i64m4 (int64_t *base, vuint8mf2_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei8_v_i64m8 (int64_t *base, vuint8m1_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei8_v_u8mf8 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei8_v_u8mf4 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei8_v_u8mf2 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei8_v_u8m1 (uint8_t *base, vuint8m1_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei8_v_u8m2 (uint8_t *base, vuint8m2_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsuxei8_v_u8m4 (uint8_t *base, vuint8m4_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsuxei8_v_u8m8 (uint8_t *base, vuint8m8_t bindex, vuint8m8_t value, size_t vl);
void __riscv_vsuxei8_v_u16mf4 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei8_v_u16mf2 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei8_v_u16m1 (uint16_t *base, vuint8mf2_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei8_v_u16m2 (uint16_t *base, vuint8m1_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei8_v_u16m4 (uint16_t *base, vuint8m2_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsuxei8_v_u16m8 (uint16_t *base, vuint8m4_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsuxei8_v_u32mf2 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei8_v_u32m1 (uint32_t *base, vuint8mf4_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei8_v_u32m2 (uint32_t *base, vuint8mf2_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei8_v_u32m4 (uint32_t *base, vuint8m1_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei8_v_u32m8 (uint32_t *base, vuint8m2_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsuxei8_v_u64m1 (uint64_t *base, vuint8mf8_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei8_v_u64m2 (uint64_t *base, vuint8mf4_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei8_v_u64m4 (uint64_t *base, vuint8mf2_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei8_v_u64m8 (uint64_t *base, vuint8m1_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsuxei8_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei8_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei8_v_f16m1_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei8_v_f16m2_m (vbool8_t mask, float16_t *base, vuint8m1_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei8_v_f16m4_m (vbool4_t mask, float16_t *base, vuint8m2_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsuxei8_v_f16m8_m (vbool2_t mask, float16_t *base, vuint8m4_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsuxei8_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei8_v_f32m1_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei8_v_f32m2_m (vbool16_t mask, float32_t *base, vuint8mf2_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei8_v_f32m4_m (vbool8_t mask, float32_t *base, vuint8m1_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei8_v_f32m8_m (vbool4_t mask, float32_t *base, vuint8m2_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsuxei8_v_f64m1_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei8_v_f64m2_m (vbool32_t mask, float64_t *base, vuint8mf4_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei8_v_f64m4_m (vbool16_t mask, float64_t *base, vuint8mf2_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei8_v_f64m8_m (vbool8_t mask, float64_t *base, vuint8m1_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei8_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei8_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei8_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei8_v_i8m1_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei8_v_i8m2_m (vbool4_t mask, int8_t *base, vuint8m2_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsuxei8_v_i8m4_m (vbool2_t mask, int8_t *base, vuint8m4_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsuxei8_v_i8m8_m (vbool1_t mask, int8_t *base, vuint8m8_t bindex, vint8m8_t value, size_t vl);
void __riscv_vsuxei8_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei8_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei8_v_i16m1_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei8_v_i16m2_m (vbool8_t mask, int16_t *base, vuint8m1_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei8_v_i16m4_m (vbool4_t mask, int16_t *base, vuint8m2_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsuxei8_v_i16m8_m (vbool2_t mask, int16_t *base, vuint8m4_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsuxei8_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei8_v_i32m1_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei8_v_i32m2_m (vbool16_t mask, int32_t *base, vuint8mf2_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei8_v_i32m4_m (vbool8_t mask, int32_t *base, vuint8m1_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei8_v_i32m8_m (vbool4_t mask, int32_t *base, vuint8m2_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsuxei8_v_i64m1_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei8_v_i64m2_m (vbool32_t mask, int64_t *base, vuint8mf4_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei8_v_i64m4_m (vbool16_t mask, int64_t *base, vuint8mf2_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei8_v_i64m8_m (vbool8_t mask, int64_t *base, vuint8m1_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei8_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei8_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei8_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei8_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei8_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint8m2_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsuxei8_v_u8m4_m (vbool2_t mask, uint8_t *base, vuint8m4_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsuxei8_v_u8m8_m (vbool1_t mask, uint8_t *base, vuint8m8_t bindex, vuint8m8_t value, size_t vl);
void __riscv_vsuxei8_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei8_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei8_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei8_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint8m1_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei8_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint8m2_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsuxei8_v_u16m8_m (vbool2_t mask, uint16_t *base, vuint8m4_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsuxei8_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei8_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei8_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint8mf2_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei8_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint8m1_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei8_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint8m2_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsuxei8_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei8_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint8mf4_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei8_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint8mf2_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei8_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint8m1_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxei16_v">4.10. vsuxei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxei16.v  vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-88a89f6f0c595d689c96594dc4edb668.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered 16-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxei16_v_f16mf4 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei16_v_f16mf2 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei16_v_f16m1 (float16_t *base, vuint16m1_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei16_v_f16m2 (float16_t *base, vuint16m2_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei16_v_f16m4 (float16_t *base, vuint16m4_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsuxei16_v_f16m8 (float16_t *base, vuint16m8_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsuxei16_v_f32mf2 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei16_v_f32m1 (float32_t *base, vuint16mf2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei16_v_f32m2 (float32_t *base, vuint16m1_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei16_v_f32m4 (float32_t *base, vuint16m2_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei16_v_f32m8 (float32_t *base, vuint16m4_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsuxei16_v_f64m1 (float64_t *base, vuint16mf4_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei16_v_f64m2 (float64_t *base, vuint16mf2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei16_v_f64m4 (float64_t *base, vuint16m1_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei16_v_f64m8 (float64_t *base, vuint16m2_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei16_v_i8mf8 (int8_t *base, vuint16mf4_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei16_v_i8mf4 (int8_t *base, vuint16mf2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei16_v_i8mf2 (int8_t *base, vuint16m1_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei16_v_i8m1 (int8_t *base, vuint16m2_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei16_v_i8m2 (int8_t *base, vuint16m4_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsuxei16_v_i8m4 (int8_t *base, vuint16m8_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsuxei16_v_i16mf4 (int16_t *base, vuint16mf4_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei16_v_i16mf2 (int16_t *base, vuint16mf2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei16_v_i16m1 (int16_t *base, vuint16m1_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei16_v_i16m2 (int16_t *base, vuint16m2_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei16_v_i16m4 (int16_t *base, vuint16m4_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsuxei16_v_i16m8 (int16_t *base, vuint16m8_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsuxei16_v_i32mf2 (int32_t *base, vuint16mf4_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei16_v_i32m1 (int32_t *base, vuint16mf2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei16_v_i32m2 (int32_t *base, vuint16m1_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei16_v_i32m4 (int32_t *base, vuint16m2_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei16_v_i32m8 (int32_t *base, vuint16m4_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsuxei16_v_i64m1 (int64_t *base, vuint16mf4_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei16_v_i64m2 (int64_t *base, vuint16mf2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei16_v_i64m4 (int64_t *base, vuint16m1_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei16_v_i64m8 (int64_t *base, vuint16m2_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei16_v_u8mf8 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei16_v_u8mf4 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei16_v_u8mf2 (uint8_t *base, vuint16m1_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei16_v_u8m1 (uint8_t *base, vuint16m2_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei16_v_u8m2 (uint8_t *base, vuint16m4_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsuxei16_v_u8m4 (uint8_t *base, vuint16m8_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsuxei16_v_u16mf4 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei16_v_u16mf2 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei16_v_u16m1 (uint16_t *base, vuint16m1_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei16_v_u16m2 (uint16_t *base, vuint16m2_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei16_v_u16m4 (uint16_t *base, vuint16m4_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsuxei16_v_u16m8 (uint16_t *base, vuint16m8_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsuxei16_v_u32mf2 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei16_v_u32m1 (uint32_t *base, vuint16mf2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei16_v_u32m2 (uint32_t *base, vuint16m1_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei16_v_u32m4 (uint32_t *base, vuint16m2_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei16_v_u32m8 (uint32_t *base, vuint16m4_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsuxei16_v_u64m1 (uint64_t *base, vuint16mf4_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei16_v_u64m2 (uint64_t *base, vuint16mf2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei16_v_u64m4 (uint64_t *base, vuint16m1_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei16_v_u64m8 (uint64_t *base, vuint16m2_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsuxei16_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei16_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei16_v_f16m1_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei16_v_f16m2_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei16_v_f16m4_m (vbool4_t mask, float16_t *base, vuint16m4_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsuxei16_v_f16m8_m (vbool2_t mask, float16_t *base, vuint16m8_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsuxei16_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei16_v_f32m1_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei16_v_f32m2_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei16_v_f32m4_m (vbool8_t mask, float32_t *base, vuint16m2_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei16_v_f32m8_m (vbool4_t mask, float32_t *base, vuint16m4_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsuxei16_v_f64m1_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei16_v_f64m2_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei16_v_f64m4_m (vbool16_t mask, float64_t *base, vuint16m1_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei16_v_f64m8_m (vbool8_t mask, float64_t *base, vuint16m2_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei16_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei16_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei16_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei16_v_i8m1_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei16_v_i8m2_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsuxei16_v_i8m4_m (vbool2_t mask, int8_t *base, vuint16m8_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsuxei16_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei16_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei16_v_i16m1_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei16_v_i16m2_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei16_v_i16m4_m (vbool4_t mask, int16_t *base, vuint16m4_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsuxei16_v_i16m8_m (vbool2_t mask, int16_t *base, vuint16m8_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsuxei16_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei16_v_i32m1_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei16_v_i32m2_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei16_v_i32m4_m (vbool8_t mask, int32_t *base, vuint16m2_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei16_v_i32m8_m (vbool4_t mask, int32_t *base, vuint16m4_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsuxei16_v_i64m1_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei16_v_i64m2_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei16_v_i64m4_m (vbool16_t mask, int64_t *base, vuint16m1_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei16_v_i64m8_m (vbool8_t mask, int64_t *base, vuint16m2_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei16_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei16_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei16_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei16_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei16_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsuxei16_v_u8m4_m (vbool2_t mask, uint8_t *base, vuint16m8_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsuxei16_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei16_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei16_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei16_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei16_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint16m4_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsuxei16_v_u16m8_m (vbool2_t mask, uint16_t *base, vuint16m8_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsuxei16_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei16_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei16_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei16_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint16m2_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei16_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint16m4_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsuxei16_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei16_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei16_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint16m1_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei16_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint16m2_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxei32_v">4.11. vsuxei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxei32.v  vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-fa378f1513fb4e2ce876cd8230dfeb6b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered 32-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxei32_v_f16mf4 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei32_v_f16mf2 (float16_t *base, vuint32m1_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei32_v_f16m1 (float16_t *base, vuint32m2_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei32_v_f16m2 (float16_t *base, vuint32m4_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei32_v_f16m4 (float16_t *base, vuint32m8_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsuxei32_v_f32mf2 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei32_v_f32m1 (float32_t *base, vuint32m1_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei32_v_f32m2 (float32_t *base, vuint32m2_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei32_v_f32m4 (float32_t *base, vuint32m4_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei32_v_f32m8 (float32_t *base, vuint32m8_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsuxei32_v_f64m1 (float64_t *base, vuint32mf2_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei32_v_f64m2 (float64_t *base, vuint32m1_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei32_v_f64m4 (float64_t *base, vuint32m2_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei32_v_f64m8 (float64_t *base, vuint32m4_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei32_v_i8mf8 (int8_t *base, vuint32mf2_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei32_v_i8mf4 (int8_t *base, vuint32m1_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei32_v_i8mf2 (int8_t *base, vuint32m2_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei32_v_i8m1 (int8_t *base, vuint32m4_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei32_v_i8m2 (int8_t *base, vuint32m8_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsuxei32_v_i16mf4 (int16_t *base, vuint32mf2_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei32_v_i16mf2 (int16_t *base, vuint32m1_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei32_v_i16m1 (int16_t *base, vuint32m2_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei32_v_i16m2 (int16_t *base, vuint32m4_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei32_v_i16m4 (int16_t *base, vuint32m8_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsuxei32_v_i32mf2 (int32_t *base, vuint32mf2_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei32_v_i32m1 (int32_t *base, vuint32m1_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei32_v_i32m2 (int32_t *base, vuint32m2_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei32_v_i32m4 (int32_t *base, vuint32m4_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei32_v_i32m8 (int32_t *base, vuint32m8_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsuxei32_v_i64m1 (int64_t *base, vuint32mf2_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei32_v_i64m2 (int64_t *base, vuint32m1_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei32_v_i64m4 (int64_t *base, vuint32m2_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei32_v_i64m8 (int64_t *base, vuint32m4_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei32_v_u8mf8 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei32_v_u8mf4 (uint8_t *base, vuint32m1_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei32_v_u8mf2 (uint8_t *base, vuint32m2_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei32_v_u8m1 (uint8_t *base, vuint32m4_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei32_v_u8m2 (uint8_t *base, vuint32m8_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsuxei32_v_u16mf4 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei32_v_u16mf2 (uint16_t *base, vuint32m1_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei32_v_u16m1 (uint16_t *base, vuint32m2_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei32_v_u16m2 (uint16_t *base, vuint32m4_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei32_v_u16m4 (uint16_t *base, vuint32m8_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsuxei32_v_u32mf2 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei32_v_u32m1 (uint32_t *base, vuint32m1_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei32_v_u32m2 (uint32_t *base, vuint32m2_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei32_v_u32m4 (uint32_t *base, vuint32m4_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei32_v_u32m8 (uint32_t *base, vuint32m8_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsuxei32_v_u64m1 (uint64_t *base, vuint32mf2_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei32_v_u64m2 (uint64_t *base, vuint32m1_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei32_v_u64m4 (uint64_t *base, vuint32m2_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei32_v_u64m8 (uint64_t *base, vuint32m4_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsuxei32_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei32_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei32_v_f16m1_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei32_v_f16m2_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei32_v_f16m4_m (vbool4_t mask, float16_t *base, vuint32m8_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsuxei32_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei32_v_f32m1_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei32_v_f32m2_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei32_v_f32m4_m (vbool8_t mask, float32_t *base, vuint32m4_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei32_v_f32m8_m (vbool4_t mask, float32_t *base, vuint32m8_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsuxei32_v_f64m1_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei32_v_f64m2_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei32_v_f64m4_m (vbool16_t mask, float64_t *base, vuint32m2_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei32_v_f64m8_m (vbool8_t mask, float64_t *base, vuint32m4_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei32_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei32_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei32_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei32_v_i8m1_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei32_v_i8m2_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsuxei32_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei32_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei32_v_i16m1_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei32_v_i16m2_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei32_v_i16m4_m (vbool4_t mask, int16_t *base, vuint32m8_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsuxei32_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei32_v_i32m1_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei32_v_i32m2_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei32_v_i32m4_m (vbool8_t mask, int32_t *base, vuint32m4_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei32_v_i32m8_m (vbool4_t mask, int32_t *base, vuint32m8_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsuxei32_v_i64m1_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei32_v_i64m2_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei32_v_i64m4_m (vbool16_t mask, int64_t *base, vuint32m2_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei32_v_i64m8_m (vbool8_t mask, int64_t *base, vuint32m4_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei32_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei32_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei32_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei32_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei32_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsuxei32_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei32_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei32_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei32_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei32_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint32m8_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsuxei32_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei32_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei32_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei32_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint32m4_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei32_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint32m8_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsuxei32_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei32_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei32_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint32m2_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei32_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint32m4_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxei64_v">4.12. vsuxei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxei64.v  vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-145f9faa031a6702522a761ad0c61d32.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>unordered 64-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxei64_v_f16mf4 (float16_t *base, vuint64m1_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei64_v_f16mf2 (float16_t *base, vuint64m2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei64_v_f16m1 (float16_t *base, vuint64m4_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei64_v_f16m2 (float16_t *base, vuint64m8_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei64_v_f32mf2 (float32_t *base, vuint64m1_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei64_v_f32m1 (float32_t *base, vuint64m2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei64_v_f32m2 (float32_t *base, vuint64m4_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei64_v_f32m4 (float32_t *base, vuint64m8_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei64_v_f64m1 (float64_t *base, vuint64m1_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei64_v_f64m2 (float64_t *base, vuint64m2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei64_v_f64m4 (float64_t *base, vuint64m4_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei64_v_f64m8 (float64_t *base, vuint64m8_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei64_v_i8mf8 (int8_t *base, vuint64m1_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei64_v_i8mf4 (int8_t *base, vuint64m2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei64_v_i8mf2 (int8_t *base, vuint64m4_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei64_v_i8m1 (int8_t *base, vuint64m8_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei64_v_i16mf4 (int16_t *base, vuint64m1_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei64_v_i16mf2 (int16_t *base, vuint64m2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei64_v_i16m1 (int16_t *base, vuint64m4_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei64_v_i16m2 (int16_t *base, vuint64m8_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei64_v_i32mf2 (int32_t *base, vuint64m1_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei64_v_i32m1 (int32_t *base, vuint64m2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei64_v_i32m2 (int32_t *base, vuint64m4_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei64_v_i32m4 (int32_t *base, vuint64m8_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei64_v_i64m1 (int64_t *base, vuint64m1_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei64_v_i64m2 (int64_t *base, vuint64m2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei64_v_i64m4 (int64_t *base, vuint64m4_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei64_v_i64m8 (int64_t *base, vuint64m8_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei64_v_u8mf8 (uint8_t *base, vuint64m1_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei64_v_u8mf4 (uint8_t *base, vuint64m2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei64_v_u8mf2 (uint8_t *base, vuint64m4_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei64_v_u8m1 (uint8_t *base, vuint64m8_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei64_v_u16mf4 (uint16_t *base, vuint64m1_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei64_v_u16mf2 (uint16_t *base, vuint64m2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei64_v_u16m1 (uint16_t *base, vuint64m4_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei64_v_u16m2 (uint16_t *base, vuint64m8_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei64_v_u32mf2 (uint32_t *base, vuint64m1_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei64_v_u32m1 (uint32_t *base, vuint64m2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei64_v_u32m2 (uint32_t *base, vuint64m4_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei64_v_u32m4 (uint32_t *base, vuint64m8_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei64_v_u64m1 (uint64_t *base, vuint64m1_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei64_v_u64m2 (uint64_t *base, vuint64m2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei64_v_u64m4 (uint64_t *base, vuint64m4_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei64_v_u64m8 (uint64_t *base, vuint64m8_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsuxei64_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsuxei64_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsuxei64_v_f16m1_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsuxei64_v_f16m2_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsuxei64_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsuxei64_v_f32m1_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsuxei64_v_f32m2_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsuxei64_v_f32m4_m (vbool8_t mask, float32_t *base, vuint64m8_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsuxei64_v_f64m1_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsuxei64_v_f64m2_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsuxei64_v_f64m4_m (vbool16_t mask, float64_t *base, vuint64m4_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsuxei64_v_f64m8_m (vbool8_t mask, float64_t *base, vuint64m8_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsuxei64_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsuxei64_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsuxei64_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsuxei64_v_i8m1_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsuxei64_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsuxei64_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsuxei64_v_i16m1_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsuxei64_v_i16m2_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsuxei64_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsuxei64_v_i32m1_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsuxei64_v_i32m2_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsuxei64_v_i32m4_m (vbool8_t mask, int32_t *base, vuint64m8_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsuxei64_v_i64m1_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsuxei64_v_i64m2_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsuxei64_v_i64m4_m (vbool16_t mask, int64_t *base, vuint64m4_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsuxei64_v_i64m8_m (vbool8_t mask, int64_t *base, vuint64m8_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsuxei64_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsuxei64_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsuxei64_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsuxei64_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsuxei64_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsuxei64_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsuxei64_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsuxei64_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsuxei64_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsuxei64_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsuxei64_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsuxei64_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint64m8_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsuxei64_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsuxei64_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsuxei64_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint64m4_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsuxei64_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint64m8_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxei8_v">4.13. vsoxei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxei8.v    vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-768ab21a47cc1a6084d6f8052b03e536.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered  8-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxei8_v_f16mf4 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei8_v_f16mf2 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei8_v_f16m1 (float16_t *base, vuint8mf2_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei8_v_f16m2 (float16_t *base, vuint8m1_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei8_v_f16m4 (float16_t *base, vuint8m2_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsoxei8_v_f16m8 (float16_t *base, vuint8m4_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsoxei8_v_f32mf2 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei8_v_f32m1 (float32_t *base, vuint8mf4_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei8_v_f32m2 (float32_t *base, vuint8mf2_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei8_v_f32m4 (float32_t *base, vuint8m1_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei8_v_f32m8 (float32_t *base, vuint8m2_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsoxei8_v_f64m1 (float64_t *base, vuint8mf8_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei8_v_f64m2 (float64_t *base, vuint8mf4_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei8_v_f64m4 (float64_t *base, vuint8mf2_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei8_v_f64m8 (float64_t *base, vuint8m1_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei8_v_i8mf8 (int8_t *base, vuint8mf8_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei8_v_i8mf4 (int8_t *base, vuint8mf4_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei8_v_i8mf2 (int8_t *base, vuint8mf2_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei8_v_i8m1 (int8_t *base, vuint8m1_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei8_v_i8m2 (int8_t *base, vuint8m2_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsoxei8_v_i8m4 (int8_t *base, vuint8m4_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsoxei8_v_i8m8 (int8_t *base, vuint8m8_t bindex, vint8m8_t value, size_t vl);
void __riscv_vsoxei8_v_i16mf4 (int16_t *base, vuint8mf8_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei8_v_i16mf2 (int16_t *base, vuint8mf4_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei8_v_i16m1 (int16_t *base, vuint8mf2_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei8_v_i16m2 (int16_t *base, vuint8m1_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei8_v_i16m4 (int16_t *base, vuint8m2_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsoxei8_v_i16m8 (int16_t *base, vuint8m4_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsoxei8_v_i32mf2 (int32_t *base, vuint8mf8_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei8_v_i32m1 (int32_t *base, vuint8mf4_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei8_v_i32m2 (int32_t *base, vuint8mf2_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei8_v_i32m4 (int32_t *base, vuint8m1_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei8_v_i32m8 (int32_t *base, vuint8m2_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsoxei8_v_i64m1 (int64_t *base, vuint8mf8_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei8_v_i64m2 (int64_t *base, vuint8mf4_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei8_v_i64m4 (int64_t *base, vuint8mf2_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei8_v_i64m8 (int64_t *base, vuint8m1_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei8_v_u8mf8 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei8_v_u8mf4 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei8_v_u8mf2 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei8_v_u8m1 (uint8_t *base, vuint8m1_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei8_v_u8m2 (uint8_t *base, vuint8m2_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsoxei8_v_u8m4 (uint8_t *base, vuint8m4_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsoxei8_v_u8m8 (uint8_t *base, vuint8m8_t bindex, vuint8m8_t value, size_t vl);
void __riscv_vsoxei8_v_u16mf4 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei8_v_u16mf2 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei8_v_u16m1 (uint16_t *base, vuint8mf2_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei8_v_u16m2 (uint16_t *base, vuint8m1_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei8_v_u16m4 (uint16_t *base, vuint8m2_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsoxei8_v_u16m8 (uint16_t *base, vuint8m4_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsoxei8_v_u32mf2 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei8_v_u32m1 (uint32_t *base, vuint8mf4_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei8_v_u32m2 (uint32_t *base, vuint8mf2_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei8_v_u32m4 (uint32_t *base, vuint8m1_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei8_v_u32m8 (uint32_t *base, vuint8m2_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsoxei8_v_u64m1 (uint64_t *base, vuint8mf8_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei8_v_u64m2 (uint64_t *base, vuint8mf4_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei8_v_u64m4 (uint64_t *base, vuint8mf2_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei8_v_u64m8 (uint64_t *base, vuint8m1_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsoxei8_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei8_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei8_v_f16m1_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei8_v_f16m2_m (vbool8_t mask, float16_t *base, vuint8m1_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei8_v_f16m4_m (vbool4_t mask, float16_t *base, vuint8m2_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsoxei8_v_f16m8_m (vbool2_t mask, float16_t *base, vuint8m4_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsoxei8_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei8_v_f32m1_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei8_v_f32m2_m (vbool16_t mask, float32_t *base, vuint8mf2_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei8_v_f32m4_m (vbool8_t mask, float32_t *base, vuint8m1_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei8_v_f32m8_m (vbool4_t mask, float32_t *base, vuint8m2_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsoxei8_v_f64m1_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei8_v_f64m2_m (vbool32_t mask, float64_t *base, vuint8mf4_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei8_v_f64m4_m (vbool16_t mask, float64_t *base, vuint8mf2_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei8_v_f64m8_m (vbool8_t mask, float64_t *base, vuint8m1_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei8_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei8_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei8_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei8_v_i8m1_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei8_v_i8m2_m (vbool4_t mask, int8_t *base, vuint8m2_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsoxei8_v_i8m4_m (vbool2_t mask, int8_t *base, vuint8m4_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsoxei8_v_i8m8_m (vbool1_t mask, int8_t *base, vuint8m8_t bindex, vint8m8_t value, size_t vl);
void __riscv_vsoxei8_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei8_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei8_v_i16m1_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei8_v_i16m2_m (vbool8_t mask, int16_t *base, vuint8m1_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei8_v_i16m4_m (vbool4_t mask, int16_t *base, vuint8m2_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsoxei8_v_i16m8_m (vbool2_t mask, int16_t *base, vuint8m4_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsoxei8_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei8_v_i32m1_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei8_v_i32m2_m (vbool16_t mask, int32_t *base, vuint8mf2_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei8_v_i32m4_m (vbool8_t mask, int32_t *base, vuint8m1_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei8_v_i32m8_m (vbool4_t mask, int32_t *base, vuint8m2_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsoxei8_v_i64m1_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei8_v_i64m2_m (vbool32_t mask, int64_t *base, vuint8mf4_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei8_v_i64m4_m (vbool16_t mask, int64_t *base, vuint8mf2_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei8_v_i64m8_m (vbool8_t mask, int64_t *base, vuint8m1_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei8_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei8_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei8_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei8_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei8_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint8m2_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsoxei8_v_u8m4_m (vbool2_t mask, uint8_t *base, vuint8m4_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsoxei8_v_u8m8_m (vbool1_t mask, uint8_t *base, vuint8m8_t bindex, vuint8m8_t value, size_t vl);
void __riscv_vsoxei8_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei8_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei8_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei8_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint8m1_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei8_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint8m2_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsoxei8_v_u16m8_m (vbool2_t mask, uint16_t *base, vuint8m4_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsoxei8_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei8_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei8_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint8mf2_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei8_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint8m1_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei8_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint8m2_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsoxei8_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei8_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint8mf4_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei8_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint8mf2_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei8_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint8m1_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxei16_v">4.14. vsoxei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxei16.v   vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b121940da3cb49c1f9532b4b4531cdc4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered 16-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxei16_v_f16mf4 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_f16mf2 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m1 (float16_t *base, vuint16m1_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei16_v_f16m2 (float16_t *base, vuint16m2_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m4 (float16_t *base, vuint16m4_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsoxei16_v_f16m8 (float16_t *base, vuint16m8_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsoxei16_v_f32mf2 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m1 (float32_t *base, vuint16mf2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei16_v_f32m2 (float32_t *base, vuint16m1_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m4 (float32_t *base, vuint16m2_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei16_v_f32m8 (float32_t *base, vuint16m4_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsoxei16_v_f64m1 (float64_t *base, vuint16mf4_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei16_v_f64m2 (float64_t *base, vuint16mf2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei16_v_f64m4 (float64_t *base, vuint16m1_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei16_v_f64m8 (float64_t *base, vuint16m2_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf8 (int8_t *base, vuint16mf4_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf4 (int8_t *base, vuint16mf2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf2 (int8_t *base, vuint16m1_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m1 (int8_t *base, vuint16m2_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_i8m2 (int8_t *base, vuint16m4_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m4 (int8_t *base, vuint16m8_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf4 (int16_t *base, vuint16mf4_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf2 (int16_t *base, vuint16mf2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m1 (int16_t *base, vuint16m1_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_i16m2 (int16_t *base, vuint16m2_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m4 (int16_t *base, vuint16m4_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16m8 (int16_t *base, vuint16m8_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_i32mf2 (int32_t *base, vuint16mf4_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m1 (int32_t *base, vuint16mf2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_i32m2 (int32_t *base, vuint16m1_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m4 (int32_t *base, vuint16m2_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_i32m8 (int32_t *base, vuint16m4_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_i64m1 (int64_t *base, vuint16mf4_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_i64m2 (int64_t *base, vuint16mf2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_i64m4 (int64_t *base, vuint16m1_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_i64m8 (int64_t *base, vuint16m2_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf8 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf4 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf2 (uint8_t *base, vuint16m1_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m1 (uint8_t *base, vuint16m2_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_u8m2 (uint8_t *base, vuint16m4_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m4 (uint8_t *base, vuint16m8_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf4 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf2 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m1 (uint16_t *base, vuint16m1_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_u16m2 (uint16_t *base, vuint16m2_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m4 (uint16_t *base, vuint16m4_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16m8 (uint16_t *base, vuint16m8_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_u32mf2 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m1 (uint32_t *base, vuint16mf2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_u32m2 (uint32_t *base, vuint16m1_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m4 (uint32_t *base, vuint16m2_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_u32m8 (uint32_t *base, vuint16m4_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_u64m1 (uint64_t *base, vuint16mf4_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_u64m2 (uint64_t *base, vuint16mf2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_u64m4 (uint64_t *base, vuint16m1_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_u64m8 (uint64_t *base, vuint16m2_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsoxei16_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m1_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei16_v_f16m2_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m4_m (vbool4_t mask, float16_t *base, vuint16m4_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsoxei16_v_f16m8_m (vbool2_t mask, float16_t *base, vuint16m8_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsoxei16_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m1_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei16_v_f32m2_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m4_m (vbool8_t mask, float32_t *base, vuint16m2_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei16_v_f32m8_m (vbool4_t mask, float32_t *base, vuint16m4_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsoxei16_v_f64m1_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei16_v_f64m2_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei16_v_f64m4_m (vbool16_t mask, float64_t *base, vuint16m1_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei16_v_f64m8_m (vbool8_t mask, float64_t *base, vuint16m2_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m1_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_i8m2_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m4_m (vbool2_t mask, int8_t *base, vuint16m8_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m1_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_i16m2_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m4_m (vbool4_t mask, int16_t *base, vuint16m4_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16m8_m (vbool2_t mask, int16_t *base, vuint16m8_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m1_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_i32m2_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m4_m (vbool8_t mask, int32_t *base, vuint16m2_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_i32m8_m (vbool4_t mask, int32_t *base, vuint16m4_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_i64m1_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_i64m2_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_i64m4_m (vbool16_t mask, int64_t *base, vuint16m1_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_i64m8_m (vbool8_t mask, int64_t *base, vuint16m2_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m4_m (vbool2_t mask, uint8_t *base, vuint16m8_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint16m4_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16m8_m (vbool2_t mask, uint16_t *base, vuint16m8_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint16m2_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint16m4_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint16m1_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint16m2_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxei32_v">4.15. vsoxei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxei32.v   vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c874e899c2ba4ddf414bf0daf088b1e2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered 32-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxei16_v_f16mf4 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_f16mf2 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m1 (float16_t *base, vuint16m1_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei16_v_f16m2 (float16_t *base, vuint16m2_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m4 (float16_t *base, vuint16m4_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsoxei16_v_f16m8 (float16_t *base, vuint16m8_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsoxei16_v_f32mf2 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m1 (float32_t *base, vuint16mf2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei16_v_f32m2 (float32_t *base, vuint16m1_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m4 (float32_t *base, vuint16m2_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei16_v_f32m8 (float32_t *base, vuint16m4_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsoxei16_v_f64m1 (float64_t *base, vuint16mf4_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei16_v_f64m2 (float64_t *base, vuint16mf2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei16_v_f64m4 (float64_t *base, vuint16m1_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei16_v_f64m8 (float64_t *base, vuint16m2_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf8 (int8_t *base, vuint16mf4_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf4 (int8_t *base, vuint16mf2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf2 (int8_t *base, vuint16m1_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m1 (int8_t *base, vuint16m2_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_i8m2 (int8_t *base, vuint16m4_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m4 (int8_t *base, vuint16m8_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf4 (int16_t *base, vuint16mf4_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf2 (int16_t *base, vuint16mf2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m1 (int16_t *base, vuint16m1_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_i16m2 (int16_t *base, vuint16m2_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m4 (int16_t *base, vuint16m4_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16m8 (int16_t *base, vuint16m8_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_i32mf2 (int32_t *base, vuint16mf4_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m1 (int32_t *base, vuint16mf2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_i32m2 (int32_t *base, vuint16m1_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m4 (int32_t *base, vuint16m2_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_i32m8 (int32_t *base, vuint16m4_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_i64m1 (int64_t *base, vuint16mf4_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_i64m2 (int64_t *base, vuint16mf2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_i64m4 (int64_t *base, vuint16m1_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_i64m8 (int64_t *base, vuint16m2_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf8 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf4 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf2 (uint8_t *base, vuint16m1_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m1 (uint8_t *base, vuint16m2_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_u8m2 (uint8_t *base, vuint16m4_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m4 (uint8_t *base, vuint16m8_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf4 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf2 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m1 (uint16_t *base, vuint16m1_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_u16m2 (uint16_t *base, vuint16m2_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m4 (uint16_t *base, vuint16m4_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16m8 (uint16_t *base, vuint16m8_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_u32mf2 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m1 (uint32_t *base, vuint16mf2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_u32m2 (uint32_t *base, vuint16m1_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m4 (uint32_t *base, vuint16m2_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_u32m8 (uint32_t *base, vuint16m4_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_u64m1 (uint64_t *base, vuint16mf4_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_u64m2 (uint64_t *base, vuint16mf2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_u64m4 (uint64_t *base, vuint16m1_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_u64m8 (uint64_t *base, vuint16m2_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsoxei16_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m1_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei16_v_f16m2_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei16_v_f16m4_m (vbool4_t mask, float16_t *base, vuint16m4_t bindex, vfloat16m4_t value, size_t vl);
void __riscv_vsoxei16_v_f16m8_m (vbool2_t mask, float16_t *base, vuint16m8_t bindex, vfloat16m8_t value, size_t vl);
void __riscv_vsoxei16_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m1_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei16_v_f32m2_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei16_v_f32m4_m (vbool8_t mask, float32_t *base, vuint16m2_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei16_v_f32m8_m (vbool4_t mask, float32_t *base, vuint16m4_t bindex, vfloat32m8_t value, size_t vl);
void __riscv_vsoxei16_v_f64m1_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei16_v_f64m2_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei16_v_f64m4_m (vbool16_t mask, float64_t *base, vuint16m1_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei16_v_f64m8_m (vbool8_t mask, float64_t *base, vuint16m2_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m1_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_i8m2_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_i8m4_m (vbool2_t mask, int8_t *base, vuint16m8_t bindex, vint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m1_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_i16m2_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_i16m4_m (vbool4_t mask, int16_t *base, vuint16m4_t bindex, vint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_i16m8_m (vbool2_t mask, int16_t *base, vuint16m8_t bindex, vint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m1_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_i32m2_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_i32m4_m (vbool8_t mask, int32_t *base, vuint16m2_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_i32m8_m (vbool4_t mask, int32_t *base, vuint16m4_t bindex, vint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_i64m1_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_i64m2_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_i64m4_m (vbool16_t mask, int64_t *base, vuint16m1_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_i64m8_m (vbool8_t mask, int64_t *base, vuint16m2_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei16_v_u8m2_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2_t value, size_t vl);
void __riscv_vsoxei16_v_u8m4_m (vbool2_t mask, uint8_t *base, vuint16m8_t bindex, vuint8m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei16_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei16_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei16_v_u16m4_m (vbool4_t mask, uint16_t *base, vuint16m4_t bindex, vuint16m4_t value, size_t vl);
void __riscv_vsoxei16_v_u16m8_m (vbool2_t mask, uint16_t *base, vuint16m8_t bindex, vuint16m8_t value, size_t vl);
void __riscv_vsoxei16_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei16_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei16_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint16m2_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei16_v_u32m8_m (vbool4_t mask, uint32_t *base, vuint16m4_t bindex, vuint32m8_t value, size_t vl);
void __riscv_vsoxei16_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei16_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei16_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint16m1_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei16_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint16m2_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxei64_v">4.16. vsoxei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxei64.v   vs3, (rs1), vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0a1be04301cbe26bdb89c3fe33c90c9b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>ordered 64-bit indexed store of SEW data</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxei64_v_f16mf4 (float16_t *base, vuint64m1_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei64_v_f16mf2 (float16_t *base, vuint64m2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei64_v_f16m1 (float16_t *base, vuint64m4_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei64_v_f16m2 (float16_t *base, vuint64m8_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei64_v_f32mf2 (float32_t *base, vuint64m1_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei64_v_f32m1 (float32_t *base, vuint64m2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei64_v_f32m2 (float32_t *base, vuint64m4_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei64_v_f32m4 (float32_t *base, vuint64m8_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei64_v_f64m1 (float64_t *base, vuint64m1_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei64_v_f64m2 (float64_t *base, vuint64m2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei64_v_f64m4 (float64_t *base, vuint64m4_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei64_v_f64m8 (float64_t *base, vuint64m8_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei64_v_i8mf8 (int8_t *base, vuint64m1_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei64_v_i8mf4 (int8_t *base, vuint64m2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei64_v_i8mf2 (int8_t *base, vuint64m4_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei64_v_i8m1 (int8_t *base, vuint64m8_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei64_v_i16mf4 (int16_t *base, vuint64m1_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei64_v_i16mf2 (int16_t *base, vuint64m2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei64_v_i16m1 (int16_t *base, vuint64m4_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei64_v_i16m2 (int16_t *base, vuint64m8_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei64_v_i32mf2 (int32_t *base, vuint64m1_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei64_v_i32m1 (int32_t *base, vuint64m2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei64_v_i32m2 (int32_t *base, vuint64m4_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei64_v_i32m4 (int32_t *base, vuint64m8_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei64_v_i64m1 (int64_t *base, vuint64m1_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei64_v_i64m2 (int64_t *base, vuint64m2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei64_v_i64m4 (int64_t *base, vuint64m4_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei64_v_i64m8 (int64_t *base, vuint64m8_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei64_v_u8mf8 (uint8_t *base, vuint64m1_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei64_v_u8mf4 (uint8_t *base, vuint64m2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei64_v_u8mf2 (uint8_t *base, vuint64m4_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei64_v_u8m1 (uint8_t *base, vuint64m8_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei64_v_u16mf4 (uint16_t *base, vuint64m1_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei64_v_u16mf2 (uint16_t *base, vuint64m2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei64_v_u16m1 (uint16_t *base, vuint64m4_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei64_v_u16m2 (uint16_t *base, vuint64m8_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei64_v_u32mf2 (uint32_t *base, vuint64m1_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei64_v_u32m1 (uint32_t *base, vuint64m2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei64_v_u32m2 (uint32_t *base, vuint64m4_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei64_v_u32m4 (uint32_t *base, vuint64m8_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei64_v_u64m1 (uint64_t *base, vuint64m1_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei64_v_u64m2 (uint64_t *base, vuint64m2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei64_v_u64m4 (uint64_t *base, vuint64m4_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei64_v_u64m8 (uint64_t *base, vuint64m8_t bindex, vuint64m8_t value, size_t vl);
void __riscv_vsoxei64_v_f16mf4_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4_t value, size_t vl);
void __riscv_vsoxei64_v_f16mf2_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2_t value, size_t vl);
void __riscv_vsoxei64_v_f16m1_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1_t value, size_t vl);
void __riscv_vsoxei64_v_f16m2_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2_t value, size_t vl);
void __riscv_vsoxei64_v_f32mf2_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2_t value, size_t vl);
void __riscv_vsoxei64_v_f32m1_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1_t value, size_t vl);
void __riscv_vsoxei64_v_f32m2_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2_t value, size_t vl);
void __riscv_vsoxei64_v_f32m4_m (vbool8_t mask, float32_t *base, vuint64m8_t bindex, vfloat32m4_t value, size_t vl);
void __riscv_vsoxei64_v_f64m1_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1_t value, size_t vl);
void __riscv_vsoxei64_v_f64m2_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2_t value, size_t vl);
void __riscv_vsoxei64_v_f64m4_m (vbool16_t mask, float64_t *base, vuint64m4_t bindex, vfloat64m4_t value, size_t vl);
void __riscv_vsoxei64_v_f64m8_m (vbool8_t mask, float64_t *base, vuint64m8_t bindex, vfloat64m8_t value, size_t vl);
void __riscv_vsoxei64_v_i8mf8_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8_t value, size_t vl);
void __riscv_vsoxei64_v_i8mf4_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4_t value, size_t vl);
void __riscv_vsoxei64_v_i8mf2_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2_t value, size_t vl);
void __riscv_vsoxei64_v_i8m1_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1_t value, size_t vl);
void __riscv_vsoxei64_v_i16mf4_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4_t value, size_t vl);
void __riscv_vsoxei64_v_i16mf2_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2_t value, size_t vl);
void __riscv_vsoxei64_v_i16m1_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1_t value, size_t vl);
void __riscv_vsoxei64_v_i16m2_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2_t value, size_t vl);
void __riscv_vsoxei64_v_i32mf2_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2_t value, size_t vl);
void __riscv_vsoxei64_v_i32m1_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1_t value, size_t vl);
void __riscv_vsoxei64_v_i32m2_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2_t value, size_t vl);
void __riscv_vsoxei64_v_i32m4_m (vbool8_t mask, int32_t *base, vuint64m8_t bindex, vint32m4_t value, size_t vl);
void __riscv_vsoxei64_v_i64m1_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1_t value, size_t vl);
void __riscv_vsoxei64_v_i64m2_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2_t value, size_t vl);
void __riscv_vsoxei64_v_i64m4_m (vbool16_t mask, int64_t *base, vuint64m4_t bindex, vint64m4_t value, size_t vl);
void __riscv_vsoxei64_v_i64m8_m (vbool8_t mask, int64_t *base, vuint64m8_t bindex, vint64m8_t value, size_t vl);
void __riscv_vsoxei64_v_u8mf8_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8_t value, size_t vl);
void __riscv_vsoxei64_v_u8mf4_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4_t value, size_t vl);
void __riscv_vsoxei64_v_u8mf2_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2_t value, size_t vl);
void __riscv_vsoxei64_v_u8m1_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1_t value, size_t vl);
void __riscv_vsoxei64_v_u16mf4_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4_t value, size_t vl);
void __riscv_vsoxei64_v_u16mf2_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2_t value, size_t vl);
void __riscv_vsoxei64_v_u16m1_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1_t value, size_t vl);
void __riscv_vsoxei64_v_u16m2_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2_t value, size_t vl);
void __riscv_vsoxei64_v_u32mf2_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2_t value, size_t vl);
void __riscv_vsoxei64_v_u32m1_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1_t value, size_t vl);
void __riscv_vsoxei64_v_u32m2_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2_t value, size_t vl);
void __riscv_vsoxei64_v_u32m4_m (vbool8_t mask, uint32_t *base, vuint64m8_t bindex, vuint32m4_t value, size_t vl);
void __riscv_vsoxei64_v_u64m1_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1_t value, size_t vl);
void __riscv_vsoxei64_v_u64m2_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2_t value, size_t vl);
void __riscv_vsoxei64_v_u64m4_m (vbool16_t mask, uint64_t *base, vuint64m4_t bindex, vuint64m4_t value, size_t vl);
void __riscv_vsoxei64_v_u64m8_m (vbool8_t mask, uint64_t *base, vuint64m8_t bindex, vuint64m8_t value, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_unit_stride_fault_only_first_loads">5. Unit-stride Fault-Only-First Loads</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vle8ff_v">5.1. vle8ff.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle8ff.v    vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-352d513ba65fc5fc9b4ad71ef8c38efa.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit unit-stride fault-only-first load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle8ff_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle8ff_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vle8ff_v_i8mf8 (const int8_t *base, size_t *new_vl, size_t vl);
vint8mf4_t __riscv_vle8ff_v_i8mf4 (const int8_t *base, size_t *new_vl, size_t vl);
vint8mf2_t __riscv_vle8ff_v_i8mf2 (const int8_t *base, size_t *new_vl, size_t vl);
vint8m1_t __riscv_vle8ff_v_i8m1 (const int8_t *base, size_t *new_vl, size_t vl);
vint8m2_t __riscv_vle8ff_v_i8m2 (const int8_t *base, size_t *new_vl, size_t vl);
vint8m4_t __riscv_vle8ff_v_i8m4 (const int8_t *base, size_t *new_vl, size_t vl);
vint8m8_t __riscv_vle8ff_v_i8m8 (const int8_t *base, size_t *new_vl, size_t vl);
vuint8mf8_t __riscv_vle8ff_v_u8mf8 (const uint8_t *base, size_t *new_vl, size_t vl);
vuint8mf4_t __riscv_vle8ff_v_u8mf4 (const uint8_t *base, size_t *new_vl, size_t vl);
vuint8mf2_t __riscv_vle8ff_v_u8mf2 (const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m1_t __riscv_vle8ff_v_u8m1 (const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m2_t __riscv_vle8ff_v_u8m2 (const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m4_t __riscv_vle8ff_v_u8m4 (const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m8_t __riscv_vle8ff_v_u8m8 (const uint8_t *base, size_t *new_vl, size_t vl);
vint8mf8_t __riscv_vle8ff_v_i8mf8_m (vbool64_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vint8mf4_t __riscv_vle8ff_v_i8mf4_m (vbool32_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vint8mf2_t __riscv_vle8ff_v_i8mf2_m (vbool16_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vint8m1_t __riscv_vle8ff_v_i8m1_m (vbool8_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vint8m2_t __riscv_vle8ff_v_i8m2_m (vbool4_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vint8m4_t __riscv_vle8ff_v_i8m4_m (vbool2_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vint8m8_t __riscv_vle8ff_v_i8m8_m (vbool1_t mask, const int8_t *base, size_t *new_vl, size_t vl);
vuint8mf8_t __riscv_vle8ff_v_u8mf8_m (vbool64_t mask, const uint8_t *base, size_t *new_vl, size_t vl);
vuint8mf4_t __riscv_vle8ff_v_u8mf4_m (vbool32_t mask, const uint8_t *base, size_t *new_vl, size_t vl);
vuint8mf2_t __riscv_vle8ff_v_u8mf2_m (vbool16_t mask, const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m1_t __riscv_vle8ff_v_u8m1_m (vbool8_t mask, const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m2_t __riscv_vle8ff_v_u8m2_m (vbool4_t mask, const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m4_t __riscv_vle8ff_v_u8m4_m (vbool2_t mask, const uint8_t *base, size_t *new_vl, size_t vl);
vuint8m8_t __riscv_vle8ff_v_u8m8_m (vbool1_t mask, const uint8_t *base, size_t *new_vl, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vle16ff_v">5.2. vle16ff.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle16ff.v   vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c9842fbc07c10c89d51fb64e2a638a04.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit unit-stride fault-only-first load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle16ff_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle16ff_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vle16ff_v_f16mf4 (const float16_t *base, size_t *new_vl, size_t vl);
vfloat16mf2_t __riscv_vle16ff_v_f16mf2 (const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m1_t __riscv_vle16ff_v_f16m1 (const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m2_t __riscv_vle16ff_v_f16m2 (const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m4_t __riscv_vle16ff_v_f16m4 (const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m8_t __riscv_vle16ff_v_f16m8 (const float16_t *base, size_t *new_vl, size_t vl);
vint16mf4_t __riscv_vle16ff_v_i16mf4 (const int16_t *base, size_t *new_vl, size_t vl);
vint16mf2_t __riscv_vle16ff_v_i16mf2 (const int16_t *base, size_t *new_vl, size_t vl);
vint16m1_t __riscv_vle16ff_v_i16m1 (const int16_t *base, size_t *new_vl, size_t vl);
vint16m2_t __riscv_vle16ff_v_i16m2 (const int16_t *base, size_t *new_vl, size_t vl);
vint16m4_t __riscv_vle16ff_v_i16m4 (const int16_t *base, size_t *new_vl, size_t vl);
vint16m8_t __riscv_vle16ff_v_i16m8 (const int16_t *base, size_t *new_vl, size_t vl);
vuint16mf4_t __riscv_vle16ff_v_u16mf4 (const uint16_t *base, size_t *new_vl, size_t vl);
vuint16mf2_t __riscv_vle16ff_v_u16mf2 (const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m1_t __riscv_vle16ff_v_u16m1 (const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m2_t __riscv_vle16ff_v_u16m2 (const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m4_t __riscv_vle16ff_v_u16m4 (const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m8_t __riscv_vle16ff_v_u16m8 (const uint16_t *base, size_t *new_vl, size_t vl);
vfloat16mf4_t __riscv_vle16ff_v_f16mf4_m (vbool64_t mask, const float16_t *base, size_t *new_vl, size_t vl);
vfloat16mf2_t __riscv_vle16ff_v_f16mf2_m (vbool32_t mask, const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m1_t __riscv_vle16ff_v_f16m1_m (vbool16_t mask, const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m2_t __riscv_vle16ff_v_f16m2_m (vbool8_t mask, const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m4_t __riscv_vle16ff_v_f16m4_m (vbool4_t mask, const float16_t *base, size_t *new_vl, size_t vl);
vfloat16m8_t __riscv_vle16ff_v_f16m8_m (vbool2_t mask, const float16_t *base, size_t *new_vl, size_t vl);
vint16mf4_t __riscv_vle16ff_v_i16mf4_m (vbool64_t mask, const int16_t *base, size_t *new_vl, size_t vl);
vint16mf2_t __riscv_vle16ff_v_i16mf2_m (vbool32_t mask, const int16_t *base, size_t *new_vl, size_t vl);
vint16m1_t __riscv_vle16ff_v_i16m1_m (vbool16_t mask, const int16_t *base, size_t *new_vl, size_t vl);
vint16m2_t __riscv_vle16ff_v_i16m2_m (vbool8_t mask, const int16_t *base, size_t *new_vl, size_t vl);
vint16m4_t __riscv_vle16ff_v_i16m4_m (vbool4_t mask, const int16_t *base, size_t *new_vl, size_t vl);
vint16m8_t __riscv_vle16ff_v_i16m8_m (vbool2_t mask, const int16_t *base, size_t *new_vl, size_t vl);
vuint16mf4_t __riscv_vle16ff_v_u16mf4_m (vbool64_t mask, const uint16_t *base, size_t *new_vl, size_t vl);
vuint16mf2_t __riscv_vle16ff_v_u16mf2_m (vbool32_t mask, const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m1_t __riscv_vle16ff_v_u16m1_m (vbool16_t mask, const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m2_t __riscv_vle16ff_v_u16m2_m (vbool8_t mask, const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m4_t __riscv_vle16ff_v_u16m4_m (vbool4_t mask, const uint16_t *base, size_t *new_vl, size_t vl);
vuint16m8_t __riscv_vle16ff_v_u16m8_m (vbool2_t mask, const uint16_t *base, size_t *new_vl, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vle32ff_v">5.3. vle32ff.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle32ff.v   vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6c83d24174dae6e09738ecb2b327d322.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit unit-stride fault-only-first load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle32ff_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle32ff_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vle32ff_v_f32mf2 (const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m1_t __riscv_vle32ff_v_f32m1 (const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m2_t __riscv_vle32ff_v_f32m2 (const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m4_t __riscv_vle32ff_v_f32m4 (const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m8_t __riscv_vle32ff_v_f32m8 (const float32_t *base, size_t *new_vl, size_t vl);
vint32mf2_t __riscv_vle32ff_v_i32mf2 (const int32_t *base, size_t *new_vl, size_t vl);
vint32m1_t __riscv_vle32ff_v_i32m1 (const int32_t *base, size_t *new_vl, size_t vl);
vint32m2_t __riscv_vle32ff_v_i32m2 (const int32_t *base, size_t *new_vl, size_t vl);
vint32m4_t __riscv_vle32ff_v_i32m4 (const int32_t *base, size_t *new_vl, size_t vl);
vint32m8_t __riscv_vle32ff_v_i32m8 (const int32_t *base, size_t *new_vl, size_t vl);
vuint32mf2_t __riscv_vle32ff_v_u32mf2 (const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m1_t __riscv_vle32ff_v_u32m1 (const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m2_t __riscv_vle32ff_v_u32m2 (const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m4_t __riscv_vle32ff_v_u32m4 (const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m8_t __riscv_vle32ff_v_u32m8 (const uint32_t *base, size_t *new_vl, size_t vl);
vfloat32mf2_t __riscv_vle32ff_v_f32mf2_m (vbool64_t mask, const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m1_t __riscv_vle32ff_v_f32m1_m (vbool32_t mask, const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m2_t __riscv_vle32ff_v_f32m2_m (vbool16_t mask, const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m4_t __riscv_vle32ff_v_f32m4_m (vbool8_t mask, const float32_t *base, size_t *new_vl, size_t vl);
vfloat32m8_t __riscv_vle32ff_v_f32m8_m (vbool4_t mask, const float32_t *base, size_t *new_vl, size_t vl);
vint32mf2_t __riscv_vle32ff_v_i32mf2_m (vbool64_t mask, const int32_t *base, size_t *new_vl, size_t vl);
vint32m1_t __riscv_vle32ff_v_i32m1_m (vbool32_t mask, const int32_t *base, size_t *new_vl, size_t vl);
vint32m2_t __riscv_vle32ff_v_i32m2_m (vbool16_t mask, const int32_t *base, size_t *new_vl, size_t vl);
vint32m4_t __riscv_vle32ff_v_i32m4_m (vbool8_t mask, const int32_t *base, size_t *new_vl, size_t vl);
vint32m8_t __riscv_vle32ff_v_i32m8_m (vbool4_t mask, const int32_t *base, size_t *new_vl, size_t vl);
vuint32mf2_t __riscv_vle32ff_v_u32mf2_m (vbool64_t mask, const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m1_t __riscv_vle32ff_v_u32m1_m (vbool32_t mask, const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m2_t __riscv_vle32ff_v_u32m2_m (vbool16_t mask, const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m4_t __riscv_vle32ff_v_u32m4_m (vbool8_t mask, const uint32_t *base, size_t *new_vl, size_t vl);
vuint32m8_t __riscv_vle32ff_v_u32m8_m (vbool4_t mask, const uint32_t *base, size_t *new_vl, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vle64ff_v">5.4. vle64ff.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vle64ff.v   vd, (rs1), vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4d1133e9dd44fdf31af23defeefd3d26.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit unit-stride fault-only-first load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle64ff_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle64ff_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat64m1_t __riscv_vle64ff_v_f64m1 (const float64_t *base, size_t *new_vl, size_t vl);
vfloat64m2_t __riscv_vle64ff_v_f64m2 (const float64_t *base, size_t *new_vl, size_t vl);
vfloat64m4_t __riscv_vle64ff_v_f64m4 (const float64_t *base, size_t *new_vl, size_t vl);
vfloat64m8_t __riscv_vle64ff_v_f64m8 (const float64_t *base, size_t *new_vl, size_t vl);
vint64m1_t __riscv_vle64ff_v_i64m1 (const int64_t *base, size_t *new_vl, size_t vl);
vint64m2_t __riscv_vle64ff_v_i64m2 (const int64_t *base, size_t *new_vl, size_t vl);
vint64m4_t __riscv_vle64ff_v_i64m4 (const int64_t *base, size_t *new_vl, size_t vl);
vint64m8_t __riscv_vle64ff_v_i64m8 (const int64_t *base, size_t *new_vl, size_t vl);
vuint64m1_t __riscv_vle64ff_v_u64m1 (const uint64_t *base, size_t *new_vl, size_t vl);
vuint64m2_t __riscv_vle64ff_v_u64m2 (const uint64_t *base, size_t *new_vl, size_t vl);
vuint64m4_t __riscv_vle64ff_v_u64m4 (const uint64_t *base, size_t *new_vl, size_t vl);
vuint64m8_t __riscv_vle64ff_v_u64m8 (const uint64_t *base, size_t *new_vl, size_t vl);
vfloat64m1_t __riscv_vle64ff_v_f64m1_m (vbool64_t mask, const float64_t *base, size_t *new_vl, size_t vl);
vfloat64m2_t __riscv_vle64ff_v_f64m2_m (vbool32_t mask, const float64_t *base, size_t *new_vl, size_t vl);
vfloat64m4_t __riscv_vle64ff_v_f64m4_m (vbool16_t mask, const float64_t *base, size_t *new_vl, size_t vl);
vfloat64m8_t __riscv_vle64ff_v_f64m8_m (vbool8_t mask, const float64_t *base, size_t *new_vl, size_t vl);
vint64m1_t __riscv_vle64ff_v_i64m1_m (vbool64_t mask, const int64_t *base, size_t *new_vl, size_t vl);
vint64m2_t __riscv_vle64ff_v_i64m2_m (vbool32_t mask, const int64_t *base, size_t *new_vl, size_t vl);
vint64m4_t __riscv_vle64ff_v_i64m4_m (vbool16_t mask, const int64_t *base, size_t *new_vl, size_t vl);
vint64m8_t __riscv_vle64ff_v_i64m8_m (vbool8_t mask, const int64_t *base, size_t *new_vl, size_t vl);
vuint64m1_t __riscv_vle64ff_v_u64m1_m (vbool64_t mask, const uint64_t *base, size_t *new_vl, size_t vl);
vuint64m2_t __riscv_vle64ff_v_u64m2_m (vbool32_t mask, const uint64_t *base, size_t *new_vl, size_t vl);
vuint64m4_t __riscv_vle64ff_v_u64m4_m (vbool16_t mask, const uint64_t *base, size_t *new_vl, size_t vl);
vuint64m8_t __riscv_vle64ff_v_u64m8_m (vbool8_t mask, const uint64_t *base, size_t *new_vl, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_unit_stride_segment_loads_and_stores">6. Vector Unit-Stride Segment Loads and Stores</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vlsegnfe8_v">6.1. vlseg&lt;nf&gt;e8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlseg2e8.v vd, (rs1), vm	# nf=2
vlseg3e8.v vd, (rs1), vm	# nf=3
vlseg4e8.v vd, (rs1), vm	# nf=4
vlseg5e8.v vd, (rs1), vm	# nf=5
vlseg6e8.v vd, (rs1), vm	# nf=6
vlseg7e8.v vd, (rs1), vm	# nf=7
vlseg8e8.v vd, (rs1), vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a854f26a3cc11eea4ef32534763378be.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit Unit-stride segment load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8x2_t __riscv_vlseg2e8_v_i8mf8x2 (const int8_t *base, size_t vl);
vint8mf8x3_t __riscv_vlseg3e8_v_i8mf8x3 (const int8_t *base, size_t vl);
vint8mf8x4_t __riscv_vlseg4e8_v_i8mf8x4 (const int8_t *base, size_t vl);
vint8mf8x5_t __riscv_vlseg5e8_v_i8mf8x5 (const int8_t *base, size_t vl);
vint8mf8x6_t __riscv_vlseg6e8_v_i8mf8x6 (const int8_t *base, size_t vl);
vint8mf8x7_t __riscv_vlseg7e8_v_i8mf8x7 (const int8_t *base, size_t vl);
vint8mf8x8_t __riscv_vlseg8e8_v_i8mf8x8 (const int8_t *base, size_t vl);
vint8mf4x2_t __riscv_vlseg2e8_v_i8mf4x2 (const int8_t *base, size_t vl);
vint8mf4x3_t __riscv_vlseg3e8_v_i8mf4x3 (const int8_t *base, size_t vl);
vint8mf4x4_t __riscv_vlseg4e8_v_i8mf4x4 (const int8_t *base, size_t vl);
vint8mf4x5_t __riscv_vlseg5e8_v_i8mf4x5 (const int8_t *base, size_t vl);
vint8mf4x6_t __riscv_vlseg6e8_v_i8mf4x6 (const int8_t *base, size_t vl);
vint8mf4x7_t __riscv_vlseg7e8_v_i8mf4x7 (const int8_t *base, size_t vl);
vint8mf4x8_t __riscv_vlseg8e8_v_i8mf4x8 (const int8_t *base, size_t vl);
vint8mf2x2_t __riscv_vlseg2e8_v_i8mf2x2 (const int8_t *base, size_t vl);
vint8mf2x3_t __riscv_vlseg3e8_v_i8mf2x3 (const int8_t *base, size_t vl);
vint8mf2x4_t __riscv_vlseg4e8_v_i8mf2x4 (const int8_t *base, size_t vl);
vint8mf2x5_t __riscv_vlseg5e8_v_i8mf2x5 (const int8_t *base, size_t vl);
vint8mf2x6_t __riscv_vlseg6e8_v_i8mf2x6 (const int8_t *base, size_t vl);
vint8mf2x7_t __riscv_vlseg7e8_v_i8mf2x7 (const int8_t *base, size_t vl);
vint8mf2x8_t __riscv_vlseg8e8_v_i8mf2x8 (const int8_t *base, size_t vl);
vint8m1x2_t __riscv_vlseg2e8_v_i8m1x2 (const int8_t *base, size_t vl);
vint8m1x3_t __riscv_vlseg3e8_v_i8m1x3 (const int8_t *base, size_t vl);
vint8m1x4_t __riscv_vlseg4e8_v_i8m1x4 (const int8_t *base, size_t vl);
vint8m1x5_t __riscv_vlseg5e8_v_i8m1x5 (const int8_t *base, size_t vl);
vint8m1x6_t __riscv_vlseg6e8_v_i8m1x6 (const int8_t *base, size_t vl);
vint8m1x7_t __riscv_vlseg7e8_v_i8m1x7 (const int8_t *base, size_t vl);
vint8m1x8_t __riscv_vlseg8e8_v_i8m1x8 (const int8_t *base, size_t vl);
vint8m2x2_t __riscv_vlseg2e8_v_i8m2x2 (const int8_t *base, size_t vl);
vint8m2x3_t __riscv_vlseg3e8_v_i8m2x3 (const int8_t *base, size_t vl);
vint8m2x4_t __riscv_vlseg4e8_v_i8m2x4 (const int8_t *base, size_t vl);
vint8m4x2_t __riscv_vlseg2e8_v_i8m4x2 (const int8_t *base, size_t vl);
vuint8mf8x2_t __riscv_vlseg2e8_v_u8mf8x2 (const uint8_t *base, size_t vl);
vuint8mf8x3_t __riscv_vlseg3e8_v_u8mf8x3 (const uint8_t *base, size_t vl);
vuint8mf8x4_t __riscv_vlseg4e8_v_u8mf8x4 (const uint8_t *base, size_t vl);
vuint8mf8x5_t __riscv_vlseg5e8_v_u8mf8x5 (const uint8_t *base, size_t vl);
vuint8mf8x6_t __riscv_vlseg6e8_v_u8mf8x6 (const uint8_t *base, size_t vl);
vuint8mf8x7_t __riscv_vlseg7e8_v_u8mf8x7 (const uint8_t *base, size_t vl);
vuint8mf8x8_t __riscv_vlseg8e8_v_u8mf8x8 (const uint8_t *base, size_t vl);
vuint8mf4x2_t __riscv_vlseg2e8_v_u8mf4x2 (const uint8_t *base, size_t vl);
vuint8mf4x3_t __riscv_vlseg3e8_v_u8mf4x3 (const uint8_t *base, size_t vl);
vuint8mf4x4_t __riscv_vlseg4e8_v_u8mf4x4 (const uint8_t *base, size_t vl);
vuint8mf4x5_t __riscv_vlseg5e8_v_u8mf4x5 (const uint8_t *base, size_t vl);
vuint8mf4x6_t __riscv_vlseg6e8_v_u8mf4x6 (const uint8_t *base, size_t vl);
vuint8mf4x7_t __riscv_vlseg7e8_v_u8mf4x7 (const uint8_t *base, size_t vl);
vuint8mf4x8_t __riscv_vlseg8e8_v_u8mf4x8 (const uint8_t *base, size_t vl);
vuint8mf2x2_t __riscv_vlseg2e8_v_u8mf2x2 (const uint8_t *base, size_t vl);
vuint8mf2x3_t __riscv_vlseg3e8_v_u8mf2x3 (const uint8_t *base, size_t vl);
vuint8mf2x4_t __riscv_vlseg4e8_v_u8mf2x4 (const uint8_t *base, size_t vl);
vuint8mf2x5_t __riscv_vlseg5e8_v_u8mf2x5 (const uint8_t *base, size_t vl);
vuint8mf2x6_t __riscv_vlseg6e8_v_u8mf2x6 (const uint8_t *base, size_t vl);
vuint8mf2x7_t __riscv_vlseg7e8_v_u8mf2x7 (const uint8_t *base, size_t vl);
vuint8mf2x8_t __riscv_vlseg8e8_v_u8mf2x8 (const uint8_t *base, size_t vl);
vuint8m1x2_t __riscv_vlseg2e8_v_u8m1x2 (const uint8_t *base, size_t vl);
vuint8m1x3_t __riscv_vlseg3e8_v_u8m1x3 (const uint8_t *base, size_t vl);
vuint8m1x4_t __riscv_vlseg4e8_v_u8m1x4 (const uint8_t *base, size_t vl);
vuint8m1x5_t __riscv_vlseg5e8_v_u8m1x5 (const uint8_t *base, size_t vl);
vuint8m1x6_t __riscv_vlseg6e8_v_u8m1x6 (const uint8_t *base, size_t vl);
vuint8m1x7_t __riscv_vlseg7e8_v_u8m1x7 (const uint8_t *base, size_t vl);
vuint8m1x8_t __riscv_vlseg8e8_v_u8m1x8 (const uint8_t *base, size_t vl);
vuint8m2x2_t __riscv_vlseg2e8_v_u8m2x2 (const uint8_t *base, size_t vl);
vuint8m2x3_t __riscv_vlseg3e8_v_u8m2x3 (const uint8_t *base, size_t vl);
vuint8m2x4_t __riscv_vlseg4e8_v_u8m2x4 (const uint8_t *base, size_t vl);
vuint8m4x2_t __riscv_vlseg2e8_v_u8m4x2 (const uint8_t *base, size_t vl);
vint8mf8x2_t __riscv_vlseg2e8_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf8x3_t __riscv_vlseg3e8_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf8x4_t __riscv_vlseg4e8_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf8x5_t __riscv_vlseg5e8_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf8x6_t __riscv_vlseg6e8_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf8x7_t __riscv_vlseg7e8_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf8x8_t __riscv_vlseg8e8_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, size_t vl);
vint8mf4x2_t __riscv_vlseg2e8_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf4x3_t __riscv_vlseg3e8_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf4x4_t __riscv_vlseg4e8_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf4x5_t __riscv_vlseg5e8_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf4x6_t __riscv_vlseg6e8_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf4x7_t __riscv_vlseg7e8_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf4x8_t __riscv_vlseg8e8_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, size_t vl);
vint8mf2x2_t __riscv_vlseg2e8_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8mf2x3_t __riscv_vlseg3e8_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8mf2x4_t __riscv_vlseg4e8_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8mf2x5_t __riscv_vlseg5e8_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8mf2x6_t __riscv_vlseg6e8_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8mf2x7_t __riscv_vlseg7e8_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8mf2x8_t __riscv_vlseg8e8_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, size_t vl);
vint8m1x2_t __riscv_vlseg2e8_v_i8m1x2_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m1x3_t __riscv_vlseg3e8_v_i8m1x3_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m1x4_t __riscv_vlseg4e8_v_i8m1x4_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m1x5_t __riscv_vlseg5e8_v_i8m1x5_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m1x6_t __riscv_vlseg6e8_v_i8m1x6_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m1x7_t __riscv_vlseg7e8_v_i8m1x7_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m1x8_t __riscv_vlseg8e8_v_i8m1x8_m (vbool8_t mask, const int8_t *base, size_t vl);
vint8m2x2_t __riscv_vlseg2e8_v_i8m2x2_m (vbool4_t mask, const int8_t *base, size_t vl);
vint8m2x3_t __riscv_vlseg3e8_v_i8m2x3_m (vbool4_t mask, const int8_t *base, size_t vl);
vint8m2x4_t __riscv_vlseg4e8_v_i8m2x4_m (vbool4_t mask, const int8_t *base, size_t vl);
vint8m4x2_t __riscv_vlseg2e8_v_i8m4x2_m (vbool2_t mask, const int8_t *base, size_t vl);
vuint8mf8x2_t __riscv_vlseg2e8_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf8x3_t __riscv_vlseg3e8_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf8x4_t __riscv_vlseg4e8_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf8x5_t __riscv_vlseg5e8_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf8x6_t __riscv_vlseg6e8_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf8x7_t __riscv_vlseg7e8_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf8x8_t __riscv_vlseg8e8_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, size_t vl);
vuint8mf4x2_t __riscv_vlseg2e8_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf4x3_t __riscv_vlseg3e8_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf4x4_t __riscv_vlseg4e8_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf4x5_t __riscv_vlseg5e8_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf4x6_t __riscv_vlseg6e8_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf4x7_t __riscv_vlseg7e8_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf4x8_t __riscv_vlseg8e8_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, size_t vl);
vuint8mf2x2_t __riscv_vlseg2e8_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8mf2x3_t __riscv_vlseg3e8_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8mf2x4_t __riscv_vlseg4e8_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8mf2x5_t __riscv_vlseg5e8_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8mf2x6_t __riscv_vlseg6e8_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8mf2x7_t __riscv_vlseg7e8_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8mf2x8_t __riscv_vlseg8e8_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, size_t vl);
vuint8m1x2_t __riscv_vlseg2e8_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m1x3_t __riscv_vlseg3e8_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m1x4_t __riscv_vlseg4e8_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m1x5_t __riscv_vlseg5e8_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m1x6_t __riscv_vlseg6e8_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m1x7_t __riscv_vlseg7e8_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m1x8_t __riscv_vlseg8e8_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, size_t vl);
vuint8m2x2_t __riscv_vlseg2e8_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, size_t vl);
vuint8m2x3_t __riscv_vlseg3e8_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, size_t vl);
vuint8m2x4_t __riscv_vlseg4e8_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, size_t vl);
vuint8m4x2_t __riscv_vlseg2e8_v_u8m4x2_m (vbool2_t mask, const uint8_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlsegnfe16_v">6.2. vlseg&lt;nf&gt;e16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlseg2e16.v vd, (rs1), vm    # nf=2
vlseg3e16.v vd, (rs1), vm    # nf=3
vlseg4e16.v vd, (rs1), vm    # nf=4
vlseg5e16.v vd, (rs1), vm    # nf=5
vlseg6e16.v vd, (rs1), vm    # nf=6
vlseg7e16.v vd, (rs1), vm    # nf=7
vlseg8e16.v vd, (rs1), vm    # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6b430628c1050912cd05ae366a57a9dc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit Unit-stride segment load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vlseg2e16_v_f16mf4x2 (const float16_t *base, size_t vl);
vfloat16mf4x3_t __riscv_vlseg3e16_v_f16mf4x3 (const float16_t *base, size_t vl);
vfloat16mf4x4_t __riscv_vlseg4e16_v_f16mf4x4 (const float16_t *base, size_t vl);
vfloat16mf4x5_t __riscv_vlseg5e16_v_f16mf4x5 (const float16_t *base, size_t vl);
vfloat16mf4x6_t __riscv_vlseg6e16_v_f16mf4x6 (const float16_t *base, size_t vl);
vfloat16mf4x7_t __riscv_vlseg7e16_v_f16mf4x7 (const float16_t *base, size_t vl);
vfloat16mf4x8_t __riscv_vlseg8e16_v_f16mf4x8 (const float16_t *base, size_t vl);
vfloat16mf2x2_t __riscv_vlseg2e16_v_f16mf2x2 (const float16_t *base, size_t vl);
vfloat16mf2x3_t __riscv_vlseg3e16_v_f16mf2x3 (const float16_t *base, size_t vl);
vfloat16mf2x4_t __riscv_vlseg4e16_v_f16mf2x4 (const float16_t *base, size_t vl);
vfloat16mf2x5_t __riscv_vlseg5e16_v_f16mf2x5 (const float16_t *base, size_t vl);
vfloat16mf2x6_t __riscv_vlseg6e16_v_f16mf2x6 (const float16_t *base, size_t vl);
vfloat16mf2x7_t __riscv_vlseg7e16_v_f16mf2x7 (const float16_t *base, size_t vl);
vfloat16mf2x8_t __riscv_vlseg8e16_v_f16mf2x8 (const float16_t *base, size_t vl);
vfloat16m1x2_t __riscv_vlseg2e16_v_f16m1x2 (const float16_t *base, size_t vl);
vfloat16m1x3_t __riscv_vlseg3e16_v_f16m1x3 (const float16_t *base, size_t vl);
vfloat16m1x4_t __riscv_vlseg4e16_v_f16m1x4 (const float16_t *base, size_t vl);
vfloat16m1x5_t __riscv_vlseg5e16_v_f16m1x5 (const float16_t *base, size_t vl);
vfloat16m1x6_t __riscv_vlseg6e16_v_f16m1x6 (const float16_t *base, size_t vl);
vfloat16m1x7_t __riscv_vlseg7e16_v_f16m1x7 (const float16_t *base, size_t vl);
vfloat16m1x8_t __riscv_vlseg8e16_v_f16m1x8 (const float16_t *base, size_t vl);
vfloat16m2x2_t __riscv_vlseg2e16_v_f16m2x2 (const float16_t *base, size_t vl);
vfloat16m2x3_t __riscv_vlseg3e16_v_f16m2x3 (const float16_t *base, size_t vl);
vfloat16m2x4_t __riscv_vlseg4e16_v_f16m2x4 (const float16_t *base, size_t vl);
vfloat16m4x2_t __riscv_vlseg2e16_v_f16m4x2 (const float16_t *base, size_t vl);
vint16mf4x2_t __riscv_vlseg2e16_v_i16mf4x2 (const int16_t *base, size_t vl);
vint16mf4x3_t __riscv_vlseg3e16_v_i16mf4x3 (const int16_t *base, size_t vl);
vint16mf4x4_t __riscv_vlseg4e16_v_i16mf4x4 (const int16_t *base, size_t vl);
vint16mf4x5_t __riscv_vlseg5e16_v_i16mf4x5 (const int16_t *base, size_t vl);
vint16mf4x6_t __riscv_vlseg6e16_v_i16mf4x6 (const int16_t *base, size_t vl);
vint16mf4x7_t __riscv_vlseg7e16_v_i16mf4x7 (const int16_t *base, size_t vl);
vint16mf4x8_t __riscv_vlseg8e16_v_i16mf4x8 (const int16_t *base, size_t vl);
vint16mf2x2_t __riscv_vlseg2e16_v_i16mf2x2 (const int16_t *base, size_t vl);
vint16mf2x3_t __riscv_vlseg3e16_v_i16mf2x3 (const int16_t *base, size_t vl);
vint16mf2x4_t __riscv_vlseg4e16_v_i16mf2x4 (const int16_t *base, size_t vl);
vint16mf2x5_t __riscv_vlseg5e16_v_i16mf2x5 (const int16_t *base, size_t vl);
vint16mf2x6_t __riscv_vlseg6e16_v_i16mf2x6 (const int16_t *base, size_t vl);
vint16mf2x7_t __riscv_vlseg7e16_v_i16mf2x7 (const int16_t *base, size_t vl);
vint16mf2x8_t __riscv_vlseg8e16_v_i16mf2x8 (const int16_t *base, size_t vl);
vint16m1x2_t __riscv_vlseg2e16_v_i16m1x2 (const int16_t *base, size_t vl);
vint16m1x3_t __riscv_vlseg3e16_v_i16m1x3 (const int16_t *base, size_t vl);
vint16m1x4_t __riscv_vlseg4e16_v_i16m1x4 (const int16_t *base, size_t vl);
vint16m1x5_t __riscv_vlseg5e16_v_i16m1x5 (const int16_t *base, size_t vl);
vint16m1x6_t __riscv_vlseg6e16_v_i16m1x6 (const int16_t *base, size_t vl);
vint16m1x7_t __riscv_vlseg7e16_v_i16m1x7 (const int16_t *base, size_t vl);
vint16m1x8_t __riscv_vlseg8e16_v_i16m1x8 (const int16_t *base, size_t vl);
vint16m2x2_t __riscv_vlseg2e16_v_i16m2x2 (const int16_t *base, size_t vl);
vint16m2x3_t __riscv_vlseg3e16_v_i16m2x3 (const int16_t *base, size_t vl);
vint16m2x4_t __riscv_vlseg4e16_v_i16m2x4 (const int16_t *base, size_t vl);
vint16m4x2_t __riscv_vlseg2e16_v_i16m4x2 (const int16_t *base, size_t vl);
vuint16mf4x2_t __riscv_vlseg2e16_v_u16mf4x2 (const uint16_t *base, size_t vl);
vuint16mf4x3_t __riscv_vlseg3e16_v_u16mf4x3 (const uint16_t *base, size_t vl);
vuint16mf4x4_t __riscv_vlseg4e16_v_u16mf4x4 (const uint16_t *base, size_t vl);
vuint16mf4x5_t __riscv_vlseg5e16_v_u16mf4x5 (const uint16_t *base, size_t vl);
vuint16mf4x6_t __riscv_vlseg6e16_v_u16mf4x6 (const uint16_t *base, size_t vl);
vuint16mf4x7_t __riscv_vlseg7e16_v_u16mf4x7 (const uint16_t *base, size_t vl);
vuint16mf4x8_t __riscv_vlseg8e16_v_u16mf4x8 (const uint16_t *base, size_t vl);
vuint16mf2x2_t __riscv_vlseg2e16_v_u16mf2x2 (const uint16_t *base, size_t vl);
vuint16mf2x3_t __riscv_vlseg3e16_v_u16mf2x3 (const uint16_t *base, size_t vl);
vuint16mf2x4_t __riscv_vlseg4e16_v_u16mf2x4 (const uint16_t *base, size_t vl);
vuint16mf2x5_t __riscv_vlseg5e16_v_u16mf2x5 (const uint16_t *base, size_t vl);
vuint16mf2x6_t __riscv_vlseg6e16_v_u16mf2x6 (const uint16_t *base, size_t vl);
vuint16mf2x7_t __riscv_vlseg7e16_v_u16mf2x7 (const uint16_t *base, size_t vl);
vuint16mf2x8_t __riscv_vlseg8e16_v_u16mf2x8 (const uint16_t *base, size_t vl);
vuint16m1x2_t __riscv_vlseg2e16_v_u16m1x2 (const uint16_t *base, size_t vl);
vuint16m1x3_t __riscv_vlseg3e16_v_u16m1x3 (const uint16_t *base, size_t vl);
vuint16m1x4_t __riscv_vlseg4e16_v_u16m1x4 (const uint16_t *base, size_t vl);
vuint16m1x5_t __riscv_vlseg5e16_v_u16m1x5 (const uint16_t *base, size_t vl);
vuint16m1x6_t __riscv_vlseg6e16_v_u16m1x6 (const uint16_t *base, size_t vl);
vuint16m1x7_t __riscv_vlseg7e16_v_u16m1x7 (const uint16_t *base, size_t vl);
vuint16m1x8_t __riscv_vlseg8e16_v_u16m1x8 (const uint16_t *base, size_t vl);
vuint16m2x2_t __riscv_vlseg2e16_v_u16m2x2 (const uint16_t *base, size_t vl);
vuint16m2x3_t __riscv_vlseg3e16_v_u16m2x3 (const uint16_t *base, size_t vl);
vuint16m2x4_t __riscv_vlseg4e16_v_u16m2x4 (const uint16_t *base, size_t vl);
vuint16m4x2_t __riscv_vlseg2e16_v_u16m4x2 (const uint16_t *base, size_t vl);
vfloat16mf4x2_t __riscv_vlseg2e16_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf4x3_t __riscv_vlseg3e16_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf4x4_t __riscv_vlseg4e16_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf4x5_t __riscv_vlseg5e16_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf4x6_t __riscv_vlseg6e16_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf4x7_t __riscv_vlseg7e16_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf4x8_t __riscv_vlseg8e16_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, size_t vl);
vfloat16mf2x2_t __riscv_vlseg2e16_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16mf2x3_t __riscv_vlseg3e16_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16mf2x4_t __riscv_vlseg4e16_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16mf2x5_t __riscv_vlseg5e16_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16mf2x6_t __riscv_vlseg6e16_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16mf2x7_t __riscv_vlseg7e16_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16mf2x8_t __riscv_vlseg8e16_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, size_t vl);
vfloat16m1x2_t __riscv_vlseg2e16_v_f16m1x2_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m1x3_t __riscv_vlseg3e16_v_f16m1x3_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m1x4_t __riscv_vlseg4e16_v_f16m1x4_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m1x5_t __riscv_vlseg5e16_v_f16m1x5_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m1x6_t __riscv_vlseg6e16_v_f16m1x6_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m1x7_t __riscv_vlseg7e16_v_f16m1x7_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m1x8_t __riscv_vlseg8e16_v_f16m1x8_m (vbool16_t mask, const float16_t *base, size_t vl);
vfloat16m2x2_t __riscv_vlseg2e16_v_f16m2x2_m (vbool8_t mask, const float16_t *base, size_t vl);
vfloat16m2x3_t __riscv_vlseg3e16_v_f16m2x3_m (vbool8_t mask, const float16_t *base, size_t vl);
vfloat16m2x4_t __riscv_vlseg4e16_v_f16m2x4_m (vbool8_t mask, const float16_t *base, size_t vl);
vfloat16m4x2_t __riscv_vlseg2e16_v_f16m4x2_m (vbool4_t mask, const float16_t *base, size_t vl);
vint16mf4x2_t __riscv_vlseg2e16_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf4x3_t __riscv_vlseg3e16_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf4x4_t __riscv_vlseg4e16_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf4x5_t __riscv_vlseg5e16_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf4x6_t __riscv_vlseg6e16_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf4x7_t __riscv_vlseg7e16_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf4x8_t __riscv_vlseg8e16_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, size_t vl);
vint16mf2x2_t __riscv_vlseg2e16_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16mf2x3_t __riscv_vlseg3e16_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16mf2x4_t __riscv_vlseg4e16_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16mf2x5_t __riscv_vlseg5e16_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16mf2x6_t __riscv_vlseg6e16_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16mf2x7_t __riscv_vlseg7e16_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16mf2x8_t __riscv_vlseg8e16_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, size_t vl);
vint16m1x2_t __riscv_vlseg2e16_v_i16m1x2_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m1x3_t __riscv_vlseg3e16_v_i16m1x3_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m1x4_t __riscv_vlseg4e16_v_i16m1x4_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m1x5_t __riscv_vlseg5e16_v_i16m1x5_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m1x6_t __riscv_vlseg6e16_v_i16m1x6_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m1x7_t __riscv_vlseg7e16_v_i16m1x7_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m1x8_t __riscv_vlseg8e16_v_i16m1x8_m (vbool16_t mask, const int16_t *base, size_t vl);
vint16m2x2_t __riscv_vlseg2e16_v_i16m2x2_m (vbool8_t mask, const int16_t *base, size_t vl);
vint16m2x3_t __riscv_vlseg3e16_v_i16m2x3_m (vbool8_t mask, const int16_t *base, size_t vl);
vint16m2x4_t __riscv_vlseg4e16_v_i16m2x4_m (vbool8_t mask, const int16_t *base, size_t vl);
vint16m4x2_t __riscv_vlseg2e16_v_i16m4x2_m (vbool4_t mask, const int16_t *base, size_t vl);
vuint16mf4x2_t __riscv_vlseg2e16_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf4x3_t __riscv_vlseg3e16_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf4x4_t __riscv_vlseg4e16_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf4x5_t __riscv_vlseg5e16_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf4x6_t __riscv_vlseg6e16_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf4x7_t __riscv_vlseg7e16_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf4x8_t __riscv_vlseg8e16_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, size_t vl);
vuint16mf2x2_t __riscv_vlseg2e16_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16mf2x3_t __riscv_vlseg3e16_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16mf2x4_t __riscv_vlseg4e16_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16mf2x5_t __riscv_vlseg5e16_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16mf2x6_t __riscv_vlseg6e16_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16mf2x7_t __riscv_vlseg7e16_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16mf2x8_t __riscv_vlseg8e16_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, size_t vl);
vuint16m1x2_t __riscv_vlseg2e16_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m1x3_t __riscv_vlseg3e16_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m1x4_t __riscv_vlseg4e16_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m1x5_t __riscv_vlseg5e16_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m1x6_t __riscv_vlseg6e16_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m1x7_t __riscv_vlseg7e16_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m1x8_t __riscv_vlseg8e16_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, size_t vl);
vuint16m2x2_t __riscv_vlseg2e16_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, size_t vl);
vuint16m2x3_t __riscv_vlseg3e16_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, size_t vl);
vuint16m2x4_t __riscv_vlseg4e16_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, size_t vl);
vuint16m4x2_t __riscv_vlseg2e16_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlsegnfe32_v">6.3. vlseg&lt;nf&gt;e32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlseg2e32.v vd, (rs1), vm    # nf=2
vlseg3e32.v vd, (rs1), vm    # nf=3
vlseg4e32.v vd, (rs1), vm    # nf=4
vlseg5e32.v vd, (rs1), vm    # nf=5
vlseg6e32.v vd, (rs1), vm    # nf=6
vlseg7e32.v vd, (rs1), vm    # nf=7
vlseg8e32.v vd, (rs1), vm    # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2679e7be17badb40cff8509fb3c8c54a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit Unit-stride segment load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2x2_t __riscv_vlseg2e32_v_f32mf2x2 (const float32_t *base, size_t vl);
vfloat32mf2x3_t __riscv_vlseg3e32_v_f32mf2x3 (const float32_t *base, size_t vl);
vfloat32mf2x4_t __riscv_vlseg4e32_v_f32mf2x4 (const float32_t *base, size_t vl);
vfloat32mf2x5_t __riscv_vlseg5e32_v_f32mf2x5 (const float32_t *base, size_t vl);
vfloat32mf2x6_t __riscv_vlseg6e32_v_f32mf2x6 (const float32_t *base, size_t vl);
vfloat32mf2x7_t __riscv_vlseg7e32_v_f32mf2x7 (const float32_t *base, size_t vl);
vfloat32mf2x8_t __riscv_vlseg8e32_v_f32mf2x8 (const float32_t *base, size_t vl);
vfloat32m1x2_t __riscv_vlseg2e32_v_f32m1x2 (const float32_t *base, size_t vl);
vfloat32m1x3_t __riscv_vlseg3e32_v_f32m1x3 (const float32_t *base, size_t vl);
vfloat32m1x4_t __riscv_vlseg4e32_v_f32m1x4 (const float32_t *base, size_t vl);
vfloat32m1x5_t __riscv_vlseg5e32_v_f32m1x5 (const float32_t *base, size_t vl);
vfloat32m1x6_t __riscv_vlseg6e32_v_f32m1x6 (const float32_t *base, size_t vl);
vfloat32m1x7_t __riscv_vlseg7e32_v_f32m1x7 (const float32_t *base, size_t vl);
vfloat32m1x8_t __riscv_vlseg8e32_v_f32m1x8 (const float32_t *base, size_t vl);
vfloat32m2x2_t __riscv_vlseg2e32_v_f32m2x2 (const float32_t *base, size_t vl);
vfloat32m2x3_t __riscv_vlseg3e32_v_f32m2x3 (const float32_t *base, size_t vl);
vfloat32m2x4_t __riscv_vlseg4e32_v_f32m2x4 (const float32_t *base, size_t vl);
vfloat32m4x2_t __riscv_vlseg2e32_v_f32m4x2 (const float32_t *base, size_t vl);
vint32mf2x2_t __riscv_vlseg2e32_v_i32mf2x2 (const int32_t *base, size_t vl);
vint32mf2x3_t __riscv_vlseg3e32_v_i32mf2x3 (const int32_t *base, size_t vl);
vint32mf2x4_t __riscv_vlseg4e32_v_i32mf2x4 (const int32_t *base, size_t vl);
vint32mf2x5_t __riscv_vlseg5e32_v_i32mf2x5 (const int32_t *base, size_t vl);
vint32mf2x6_t __riscv_vlseg6e32_v_i32mf2x6 (const int32_t *base, size_t vl);
vint32mf2x7_t __riscv_vlseg7e32_v_i32mf2x7 (const int32_t *base, size_t vl);
vint32mf2x8_t __riscv_vlseg8e32_v_i32mf2x8 (const int32_t *base, size_t vl);
vint32m1x2_t __riscv_vlseg2e32_v_i32m1x2 (const int32_t *base, size_t vl);
vint32m1x3_t __riscv_vlseg3e32_v_i32m1x3 (const int32_t *base, size_t vl);
vint32m1x4_t __riscv_vlseg4e32_v_i32m1x4 (const int32_t *base, size_t vl);
vint32m1x5_t __riscv_vlseg5e32_v_i32m1x5 (const int32_t *base, size_t vl);
vint32m1x6_t __riscv_vlseg6e32_v_i32m1x6 (const int32_t *base, size_t vl);
vint32m1x7_t __riscv_vlseg7e32_v_i32m1x7 (const int32_t *base, size_t vl);
vint32m1x8_t __riscv_vlseg8e32_v_i32m1x8 (const int32_t *base, size_t vl);
vint32m2x2_t __riscv_vlseg2e32_v_i32m2x2 (const int32_t *base, size_t vl);
vint32m2x3_t __riscv_vlseg3e32_v_i32m2x3 (const int32_t *base, size_t vl);
vint32m2x4_t __riscv_vlseg4e32_v_i32m2x4 (const int32_t *base, size_t vl);
vint32m4x2_t __riscv_vlseg2e32_v_i32m4x2 (const int32_t *base, size_t vl);
vuint32mf2x2_t __riscv_vlseg2e32_v_u32mf2x2 (const uint32_t *base, size_t vl);
vuint32mf2x3_t __riscv_vlseg3e32_v_u32mf2x3 (const uint32_t *base, size_t vl);
vuint32mf2x4_t __riscv_vlseg4e32_v_u32mf2x4 (const uint32_t *base, size_t vl);
vuint32mf2x5_t __riscv_vlseg5e32_v_u32mf2x5 (const uint32_t *base, size_t vl);
vuint32mf2x6_t __riscv_vlseg6e32_v_u32mf2x6 (const uint32_t *base, size_t vl);
vuint32mf2x7_t __riscv_vlseg7e32_v_u32mf2x7 (const uint32_t *base, size_t vl);
vuint32mf2x8_t __riscv_vlseg8e32_v_u32mf2x8 (const uint32_t *base, size_t vl);
vuint32m1x2_t __riscv_vlseg2e32_v_u32m1x2 (const uint32_t *base, size_t vl);
vuint32m1x3_t __riscv_vlseg3e32_v_u32m1x3 (const uint32_t *base, size_t vl);
vuint32m1x4_t __riscv_vlseg4e32_v_u32m1x4 (const uint32_t *base, size_t vl);
vuint32m1x5_t __riscv_vlseg5e32_v_u32m1x5 (const uint32_t *base, size_t vl);
vuint32m1x6_t __riscv_vlseg6e32_v_u32m1x6 (const uint32_t *base, size_t vl);
vuint32m1x7_t __riscv_vlseg7e32_v_u32m1x7 (const uint32_t *base, size_t vl);
vuint32m1x8_t __riscv_vlseg8e32_v_u32m1x8 (const uint32_t *base, size_t vl);
vuint32m2x2_t __riscv_vlseg2e32_v_u32m2x2 (const uint32_t *base, size_t vl);
vuint32m2x3_t __riscv_vlseg3e32_v_u32m2x3 (const uint32_t *base, size_t vl);
vuint32m2x4_t __riscv_vlseg4e32_v_u32m2x4 (const uint32_t *base, size_t vl);
vuint32m4x2_t __riscv_vlseg2e32_v_u32m4x2 (const uint32_t *base, size_t vl);
vfloat32mf2x2_t __riscv_vlseg2e32_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32mf2x3_t __riscv_vlseg3e32_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32mf2x4_t __riscv_vlseg4e32_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32mf2x5_t __riscv_vlseg5e32_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32mf2x6_t __riscv_vlseg6e32_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32mf2x7_t __riscv_vlseg7e32_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32mf2x8_t __riscv_vlseg8e32_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, size_t vl);
vfloat32m1x2_t __riscv_vlseg2e32_v_f32m1x2_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m1x3_t __riscv_vlseg3e32_v_f32m1x3_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m1x4_t __riscv_vlseg4e32_v_f32m1x4_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m1x5_t __riscv_vlseg5e32_v_f32m1x5_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m1x6_t __riscv_vlseg6e32_v_f32m1x6_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m1x7_t __riscv_vlseg7e32_v_f32m1x7_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m1x8_t __riscv_vlseg8e32_v_f32m1x8_m (vbool32_t mask, const float32_t *base, size_t vl);
vfloat32m2x2_t __riscv_vlseg2e32_v_f32m2x2_m (vbool16_t mask, const float32_t *base, size_t vl);
vfloat32m2x3_t __riscv_vlseg3e32_v_f32m2x3_m (vbool16_t mask, const float32_t *base, size_t vl);
vfloat32m2x4_t __riscv_vlseg4e32_v_f32m2x4_m (vbool16_t mask, const float32_t *base, size_t vl);
vfloat32m4x2_t __riscv_vlseg2e32_v_f32m4x2_m (vbool8_t mask, const float32_t *base, size_t vl);
vint32mf2x2_t __riscv_vlseg2e32_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32mf2x3_t __riscv_vlseg3e32_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32mf2x4_t __riscv_vlseg4e32_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32mf2x5_t __riscv_vlseg5e32_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32mf2x6_t __riscv_vlseg6e32_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32mf2x7_t __riscv_vlseg7e32_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32mf2x8_t __riscv_vlseg8e32_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, size_t vl);
vint32m1x2_t __riscv_vlseg2e32_v_i32m1x2_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m1x3_t __riscv_vlseg3e32_v_i32m1x3_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m1x4_t __riscv_vlseg4e32_v_i32m1x4_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m1x5_t __riscv_vlseg5e32_v_i32m1x5_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m1x6_t __riscv_vlseg6e32_v_i32m1x6_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m1x7_t __riscv_vlseg7e32_v_i32m1x7_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m1x8_t __riscv_vlseg8e32_v_i32m1x8_m (vbool32_t mask, const int32_t *base, size_t vl);
vint32m2x2_t __riscv_vlseg2e32_v_i32m2x2_m (vbool16_t mask, const int32_t *base, size_t vl);
vint32m2x3_t __riscv_vlseg3e32_v_i32m2x3_m (vbool16_t mask, const int32_t *base, size_t vl);
vint32m2x4_t __riscv_vlseg4e32_v_i32m2x4_m (vbool16_t mask, const int32_t *base, size_t vl);
vint32m4x2_t __riscv_vlseg2e32_v_i32m4x2_m (vbool8_t mask, const int32_t *base, size_t vl);
vuint32mf2x2_t __riscv_vlseg2e32_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32mf2x3_t __riscv_vlseg3e32_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32mf2x4_t __riscv_vlseg4e32_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32mf2x5_t __riscv_vlseg5e32_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32mf2x6_t __riscv_vlseg6e32_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32mf2x7_t __riscv_vlseg7e32_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32mf2x8_t __riscv_vlseg8e32_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, size_t vl);
vuint32m1x2_t __riscv_vlseg2e32_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m1x3_t __riscv_vlseg3e32_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m1x4_t __riscv_vlseg4e32_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m1x5_t __riscv_vlseg5e32_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m1x6_t __riscv_vlseg6e32_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m1x7_t __riscv_vlseg7e32_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m1x8_t __riscv_vlseg8e32_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, size_t vl);
vuint32m2x2_t __riscv_vlseg2e32_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, size_t vl);
vuint32m2x3_t __riscv_vlseg3e32_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, size_t vl);
vuint32m2x4_t __riscv_vlseg4e32_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, size_t vl);
vuint32m4x2_t __riscv_vlseg2e32_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlsegnfe64_v">6.4. vlseg&lt;nf&gt;e64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlseg2e64.v vd, (rs1), vm    # nf=2
vlseg3e64.v vd, (rs1), vm    # nf=3
vlseg4e64.v vd, (rs1), vm    # nf=4
vlseg5e64.v vd, (rs1), vm    # nf=5
vlseg6e64.v vd, (rs1), vm    # nf=6
vlseg7e64.v vd, (rs1), vm    # nf=7
vlseg8e64.v vd, (rs1), vm    # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3d3313c28181730946b85888d3f489ae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit Unit-stride segment load</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vle64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat64m1x2_t __riscv_vlseg2e64_v_f64m1x2 (const float64_t *base, size_t vl);
vfloat64m1x3_t __riscv_vlseg3e64_v_f64m1x3 (const float64_t *base, size_t vl);
vfloat64m1x4_t __riscv_vlseg4e64_v_f64m1x4 (const float64_t *base, size_t vl);
vfloat64m1x5_t __riscv_vlseg5e64_v_f64m1x5 (const float64_t *base, size_t vl);
vfloat64m1x6_t __riscv_vlseg6e64_v_f64m1x6 (const float64_t *base, size_t vl);
vfloat64m1x7_t __riscv_vlseg7e64_v_f64m1x7 (const float64_t *base, size_t vl);
vfloat64m1x8_t __riscv_vlseg8e64_v_f64m1x8 (const float64_t *base, size_t vl);
vfloat64m2x2_t __riscv_vlseg2e64_v_f64m2x2 (const float64_t *base, size_t vl);
vfloat64m2x3_t __riscv_vlseg3e64_v_f64m2x3 (const float64_t *base, size_t vl);
vfloat64m2x4_t __riscv_vlseg4e64_v_f64m2x4 (const float64_t *base, size_t vl);
vfloat64m4x2_t __riscv_vlseg2e64_v_f64m4x2 (const float64_t *base, size_t vl);
vint64m1x2_t __riscv_vlseg2e64_v_i64m1x2 (const int64_t *base, size_t vl);
vint64m1x3_t __riscv_vlseg3e64_v_i64m1x3 (const int64_t *base, size_t vl);
vint64m1x4_t __riscv_vlseg4e64_v_i64m1x4 (const int64_t *base, size_t vl);
vint64m1x5_t __riscv_vlseg5e64_v_i64m1x5 (const int64_t *base, size_t vl);
vint64m1x6_t __riscv_vlseg6e64_v_i64m1x6 (const int64_t *base, size_t vl);
vint64m1x7_t __riscv_vlseg7e64_v_i64m1x7 (const int64_t *base, size_t vl);
vint64m1x8_t __riscv_vlseg8e64_v_i64m1x8 (const int64_t *base, size_t vl);
vint64m2x2_t __riscv_vlseg2e64_v_i64m2x2 (const int64_t *base, size_t vl);
vint64m2x3_t __riscv_vlseg3e64_v_i64m2x3 (const int64_t *base, size_t vl);
vint64m2x4_t __riscv_vlseg4e64_v_i64m2x4 (const int64_t *base, size_t vl);
vint64m4x2_t __riscv_vlseg2e64_v_i64m4x2 (const int64_t *base, size_t vl);
vuint64m1x2_t __riscv_vlseg2e64_v_u64m1x2 (const uint64_t *base, size_t vl);
vuint64m1x3_t __riscv_vlseg3e64_v_u64m1x3 (const uint64_t *base, size_t vl);
vuint64m1x4_t __riscv_vlseg4e64_v_u64m1x4 (const uint64_t *base, size_t vl);
vuint64m1x5_t __riscv_vlseg5e64_v_u64m1x5 (const uint64_t *base, size_t vl);
vuint64m1x6_t __riscv_vlseg6e64_v_u64m1x6 (const uint64_t *base, size_t vl);
vuint64m1x7_t __riscv_vlseg7e64_v_u64m1x7 (const uint64_t *base, size_t vl);
vuint64m1x8_t __riscv_vlseg8e64_v_u64m1x8 (const uint64_t *base, size_t vl);
vuint64m2x2_t __riscv_vlseg2e64_v_u64m2x2 (const uint64_t *base, size_t vl);
vuint64m2x3_t __riscv_vlseg3e64_v_u64m2x3 (const uint64_t *base, size_t vl);
vuint64m2x4_t __riscv_vlseg4e64_v_u64m2x4 (const uint64_t *base, size_t vl);
vuint64m4x2_t __riscv_vlseg2e64_v_u64m4x2 (const uint64_t *base, size_t vl);
vfloat64m1x2_t __riscv_vlseg2e64_v_f64m1x2_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m1x3_t __riscv_vlseg3e64_v_f64m1x3_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m1x4_t __riscv_vlseg4e64_v_f64m1x4_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m1x5_t __riscv_vlseg5e64_v_f64m1x5_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m1x6_t __riscv_vlseg6e64_v_f64m1x6_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m1x7_t __riscv_vlseg7e64_v_f64m1x7_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m1x8_t __riscv_vlseg8e64_v_f64m1x8_m (vbool64_t mask, const float64_t *base, size_t vl);
vfloat64m2x2_t __riscv_vlseg2e64_v_f64m2x2_m (vbool32_t mask, const float64_t *base, size_t vl);
vfloat64m2x3_t __riscv_vlseg3e64_v_f64m2x3_m (vbool32_t mask, const float64_t *base, size_t vl);
vfloat64m2x4_t __riscv_vlseg4e64_v_f64m2x4_m (vbool32_t mask, const float64_t *base, size_t vl);
vfloat64m4x2_t __riscv_vlseg2e64_v_f64m4x2_m (vbool16_t mask, const float64_t *base, size_t vl);
vint64m1x2_t __riscv_vlseg2e64_v_i64m1x2_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m1x3_t __riscv_vlseg3e64_v_i64m1x3_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m1x4_t __riscv_vlseg4e64_v_i64m1x4_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m1x5_t __riscv_vlseg5e64_v_i64m1x5_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m1x6_t __riscv_vlseg6e64_v_i64m1x6_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m1x7_t __riscv_vlseg7e64_v_i64m1x7_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m1x8_t __riscv_vlseg8e64_v_i64m1x8_m (vbool64_t mask, const int64_t *base, size_t vl);
vint64m2x2_t __riscv_vlseg2e64_v_i64m2x2_m (vbool32_t mask, const int64_t *base, size_t vl);
vint64m2x3_t __riscv_vlseg3e64_v_i64m2x3_m (vbool32_t mask, const int64_t *base, size_t vl);
vint64m2x4_t __riscv_vlseg4e64_v_i64m2x4_m (vbool32_t mask, const int64_t *base, size_t vl);
vint64m4x2_t __riscv_vlseg2e64_v_i64m4x2_m (vbool16_t mask, const int64_t *base, size_t vl);
vuint64m1x2_t __riscv_vlseg2e64_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m1x3_t __riscv_vlseg3e64_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m1x4_t __riscv_vlseg4e64_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m1x5_t __riscv_vlseg5e64_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m1x6_t __riscv_vlseg6e64_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m1x7_t __riscv_vlseg7e64_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m1x8_t __riscv_vlseg8e64_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, size_t vl);
vuint64m2x2_t __riscv_vlseg2e64_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, size_t vl);
vuint64m2x3_t __riscv_vlseg3e64_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, size_t vl);
vuint64m2x4_t __riscv_vlseg4e64_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, size_t vl);
vuint64m4x2_t __riscv_vlseg2e64_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssegnfe8_v">6.5. vsseg&lt;nf&gt;e8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsseg2e8.v vs3, (rs1), vm	# nf=2
vsseg3e8.v vs3, (rs1), vm	# nf=3
vsseg4e8.v vs3, (rs1), vm	# nf=4
vsseg5e8.v vs3, (rs1), vm	# nf=5
vsseg6e8.v vs3, (rs1), vm	# nf=6
vsseg7e8.v vs3, (rs1), vm	# nf=7
vsseg8e8.v vs3, (rs1), vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2da2b28bd31985d62a6bb2b1cce1fc83.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit Unit-stride segment store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsseg2e8_v_i8mf8x2 (int8_t *base, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8mf8x3 (int8_t *base, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8mf8x4 (int8_t *base, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8mf8x5 (int8_t *base, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8mf8x6 (int8_t *base, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8mf8x7 (int8_t *base, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8mf8x8 (int8_t *base, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8mf4x2 (int8_t *base, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8mf4x3 (int8_t *base, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8mf4x4 (int8_t *base, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8mf4x5 (int8_t *base, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8mf4x6 (int8_t *base, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8mf4x7 (int8_t *base, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8mf4x8 (int8_t *base, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8mf2x2 (int8_t *base, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8mf2x3 (int8_t *base, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8mf2x4 (int8_t *base, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8mf2x5 (int8_t *base, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8mf2x6 (int8_t *base, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8mf2x7 (int8_t *base, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8mf2x8 (int8_t *base, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8m1x2 (int8_t *base, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8m1x3 (int8_t *base, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8m1x4 (int8_t *base, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8m1x5 (int8_t *base, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8m1x6 (int8_t *base, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8m1x7 (int8_t *base, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8m1x8 (int8_t *base, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8m2x2 (int8_t *base, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8m2x3 (int8_t *base, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8m2x4 (int8_t *base, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8m4x2 (int8_t *base, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8mf8x2 (uint8_t *base, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8mf8x3 (uint8_t *base, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8mf8x4 (uint8_t *base, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8mf8x5 (uint8_t *base, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8mf8x6 (uint8_t *base, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8mf8x7 (uint8_t *base, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8mf8x8 (uint8_t *base, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8mf4x2 (uint8_t *base, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8mf4x3 (uint8_t *base, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8mf4x4 (uint8_t *base, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8mf4x5 (uint8_t *base, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8mf4x6 (uint8_t *base, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8mf4x7 (uint8_t *base, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8mf4x8 (uint8_t *base, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8mf2x2 (uint8_t *base, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8mf2x3 (uint8_t *base, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8mf2x4 (uint8_t *base, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8mf2x5 (uint8_t *base, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8mf2x6 (uint8_t *base, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8mf2x7 (uint8_t *base, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8mf2x8 (uint8_t *base, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8m1x2 (uint8_t *base, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8m1x3 (uint8_t *base, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8m1x4 (uint8_t *base, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8m1x5 (uint8_t *base, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8m1x6 (uint8_t *base, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8m1x7 (uint8_t *base, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8m1x8 (uint8_t *base, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8m2x2 (uint8_t *base, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8m2x3 (uint8_t *base, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8m2x4 (uint8_t *base, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8m4x2 (uint8_t *base, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8m1x2_m (vbool8_t mask, int8_t *base, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8m1x3_m (vbool8_t mask, int8_t *base, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8m1x4_m (vbool8_t mask, int8_t *base, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_i8m1x5_m (vbool8_t mask, int8_t *base, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_i8m1x6_m (vbool8_t mask, int8_t *base, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_i8m1x7_m (vbool8_t mask, int8_t *base, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_i8m1x8_m (vbool8_t mask, int8_t *base, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8m2x2_m (vbool4_t mask, int8_t *base, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_i8m2x3_m (vbool4_t mask, int8_t *base, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_i8m2x4_m (vbool4_t mask, int8_t *base, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_i8m4x2_m (vbool2_t mask, int8_t *base, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e8_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e8_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e8_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e8_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8m2x2_m (vbool4_t mask, uint8_t *base, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e8_v_u8m2x3_m (vbool4_t mask, uint8_t *base, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e8_v_u8m2x4_m (vbool4_t mask, uint8_t *base, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e8_v_u8m4x2_m (vbool2_t mask, uint8_t *base, vuint8m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssegnfe16_v">6.6. vsseg&lt;nf&gt;e16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsseg2e16.v vs3, (rs1), vm	# nf=2
vsseg3e16.v vs3, (rs1), vm	# nf=3
vsseg4e16.v vs3, (rs1), vm	# nf=4
vsseg5e16.v vs3, (rs1), vm	# nf=5
vsseg6e16.v vs3, (rs1), vm	# nf=6
vsseg7e16.v vs3, (rs1), vm	# nf=7
vsseg8e16.v vs3, (rs1), vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-17962bb3b719a87694843d6e6df62529.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit Unit-stride segment store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsseg2e16_v_f16mf4x2 (float16_t *base, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16mf4x3 (float16_t *base, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16mf4x4 (float16_t *base, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_f16mf4x5 (float16_t *base, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_f16mf4x6 (float16_t *base, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_f16mf4x7 (float16_t *base, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_f16mf4x8 (float16_t *base, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16mf2x2 (float16_t *base, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16mf2x3 (float16_t *base, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16mf2x4 (float16_t *base, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_f16mf2x5 (float16_t *base, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_f16mf2x6 (float16_t *base, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_f16mf2x7 (float16_t *base, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_f16mf2x8 (float16_t *base, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16m1x2 (float16_t *base, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16m1x3 (float16_t *base, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16m1x4 (float16_t *base, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_f16m1x5 (float16_t *base, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_f16m1x6 (float16_t *base, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_f16m1x7 (float16_t *base, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_f16m1x8 (float16_t *base, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16m2x2 (float16_t *base, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16m2x3 (float16_t *base, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16m2x4 (float16_t *base, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16m4x2 (float16_t *base, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16mf4x2 (int16_t *base, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16mf4x3 (int16_t *base, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16mf4x4 (int16_t *base, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_i16mf4x5 (int16_t *base, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_i16mf4x6 (int16_t *base, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_i16mf4x7 (int16_t *base, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_i16mf4x8 (int16_t *base, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16mf2x2 (int16_t *base, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16mf2x3 (int16_t *base, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16mf2x4 (int16_t *base, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_i16mf2x5 (int16_t *base, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_i16mf2x6 (int16_t *base, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_i16mf2x7 (int16_t *base, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_i16mf2x8 (int16_t *base, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16m1x2 (int16_t *base, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16m1x3 (int16_t *base, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16m1x4 (int16_t *base, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_i16m1x5 (int16_t *base, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_i16m1x6 (int16_t *base, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_i16m1x7 (int16_t *base, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_i16m1x8 (int16_t *base, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16m2x2 (int16_t *base, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16m2x3 (int16_t *base, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16m2x4 (int16_t *base, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16m4x2 (int16_t *base, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16mf4x2 (uint16_t *base, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16mf4x3 (uint16_t *base, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16mf4x4 (uint16_t *base, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_u16mf4x5 (uint16_t *base, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_u16mf4x6 (uint16_t *base, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_u16mf4x7 (uint16_t *base, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_u16mf4x8 (uint16_t *base, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16mf2x2 (uint16_t *base, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16mf2x3 (uint16_t *base, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16mf2x4 (uint16_t *base, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_u16mf2x5 (uint16_t *base, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_u16mf2x6 (uint16_t *base, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_u16mf2x7 (uint16_t *base, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_u16mf2x8 (uint16_t *base, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16m1x2 (uint16_t *base, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16m1x3 (uint16_t *base, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16m1x4 (uint16_t *base, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_u16m1x5 (uint16_t *base, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_u16m1x6 (uint16_t *base, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_u16m1x7 (uint16_t *base, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_u16m1x8 (uint16_t *base, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16m2x2 (uint16_t *base, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16m2x3 (uint16_t *base, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16m2x4 (uint16_t *base, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16m4x2 (uint16_t *base, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16m1x2_m (vbool16_t mask, float16_t *base, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16m1x3_m (vbool16_t mask, float16_t *base, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16m1x4_m (vbool16_t mask, float16_t *base, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_f16m1x5_m (vbool16_t mask, float16_t *base, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_f16m1x6_m (vbool16_t mask, float16_t *base, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_f16m1x7_m (vbool16_t mask, float16_t *base, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_f16m1x8_m (vbool16_t mask, float16_t *base, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16m2x2_m (vbool8_t mask, float16_t *base, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_f16m2x3_m (vbool8_t mask, float16_t *base, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_f16m2x4_m (vbool8_t mask, float16_t *base, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_f16m4x2_m (vbool4_t mask, float16_t *base, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16m1x2_m (vbool16_t mask, int16_t *base, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16m1x3_m (vbool16_t mask, int16_t *base, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16m1x4_m (vbool16_t mask, int16_t *base, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_i16m1x5_m (vbool16_t mask, int16_t *base, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_i16m1x6_m (vbool16_t mask, int16_t *base, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_i16m1x7_m (vbool16_t mask, int16_t *base, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_i16m1x8_m (vbool16_t mask, int16_t *base, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16m2x2_m (vbool8_t mask, int16_t *base, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_i16m2x3_m (vbool8_t mask, int16_t *base, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_i16m2x4_m (vbool8_t mask, int16_t *base, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_i16m4x2_m (vbool4_t mask, int16_t *base, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e16_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e16_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e16_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e16_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e16_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e16_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e16_v_u16m4x2_m (vbool4_t mask, uint16_t *base, vuint16m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssegnfe32_v">6.7. vsseg&lt;nf&gt;e32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsseg2e32.v vs3, (rs1), vm	# nf=2
vsseg3e32.v vs3, (rs1), vm	# nf=3
vsseg4e32.v vs3, (rs1), vm	# nf=4
vsseg5e32.v vs3, (rs1), vm	# nf=5
vsseg6e32.v vs3, (rs1), vm	# nf=6
vsseg7e32.v vs3, (rs1), vm	# nf=7
vsseg8e32.v vs3, (rs1), vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6caec77f5bc4af588cb89382d6cc9ac5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit Unit-stride segment store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsseg2e32_v_f32mf2x2 (float32_t *base, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_f32mf2x3 (float32_t *base, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_f32mf2x4 (float32_t *base, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_f32mf2x5 (float32_t *base, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_f32mf2x6 (float32_t *base, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_f32mf2x7 (float32_t *base, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_f32mf2x8 (float32_t *base, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32m1x2 (float32_t *base, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_f32m1x3 (float32_t *base, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_f32m1x4 (float32_t *base, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_f32m1x5 (float32_t *base, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_f32m1x6 (float32_t *base, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_f32m1x7 (float32_t *base, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_f32m1x8 (float32_t *base, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32m2x2 (float32_t *base, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_f32m2x3 (float32_t *base, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_f32m2x4 (float32_t *base, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32m4x2 (float32_t *base, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32mf2x2 (int32_t *base, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_i32mf2x3 (int32_t *base, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_i32mf2x4 (int32_t *base, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_i32mf2x5 (int32_t *base, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_i32mf2x6 (int32_t *base, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_i32mf2x7 (int32_t *base, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_i32mf2x8 (int32_t *base, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32m1x2 (int32_t *base, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_i32m1x3 (int32_t *base, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_i32m1x4 (int32_t *base, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_i32m1x5 (int32_t *base, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_i32m1x6 (int32_t *base, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_i32m1x7 (int32_t *base, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_i32m1x8 (int32_t *base, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32m2x2 (int32_t *base, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_i32m2x3 (int32_t *base, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_i32m2x4 (int32_t *base, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32m4x2 (int32_t *base, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32mf2x2 (uint32_t *base, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_u32mf2x3 (uint32_t *base, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_u32mf2x4 (uint32_t *base, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_u32mf2x5 (uint32_t *base, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_u32mf2x6 (uint32_t *base, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_u32mf2x7 (uint32_t *base, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_u32mf2x8 (uint32_t *base, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32m1x2 (uint32_t *base, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_u32m1x3 (uint32_t *base, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_u32m1x4 (uint32_t *base, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_u32m1x5 (uint32_t *base, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_u32m1x6 (uint32_t *base, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_u32m1x7 (uint32_t *base, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_u32m1x8 (uint32_t *base, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32m2x2 (uint32_t *base, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_u32m2x3 (uint32_t *base, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_u32m2x4 (uint32_t *base, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32m4x2 (uint32_t *base, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32m1x2_m (vbool32_t mask, float32_t *base, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_f32m1x3_m (vbool32_t mask, float32_t *base, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_f32m1x4_m (vbool32_t mask, float32_t *base, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_f32m1x5_m (vbool32_t mask, float32_t *base, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_f32m1x6_m (vbool32_t mask, float32_t *base, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_f32m1x7_m (vbool32_t mask, float32_t *base, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_f32m1x8_m (vbool32_t mask, float32_t *base, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32m2x2_m (vbool16_t mask, float32_t *base, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_f32m2x3_m (vbool16_t mask, float32_t *base, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_f32m2x4_m (vbool16_t mask, float32_t *base, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_f32m4x2_m (vbool8_t mask, float32_t *base, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32m1x2_m (vbool32_t mask, int32_t *base, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_i32m1x3_m (vbool32_t mask, int32_t *base, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_i32m1x4_m (vbool32_t mask, int32_t *base, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_i32m1x5_m (vbool32_t mask, int32_t *base, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_i32m1x6_m (vbool32_t mask, int32_t *base, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_i32m1x7_m (vbool32_t mask, int32_t *base, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_i32m1x8_m (vbool32_t mask, int32_t *base, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32m2x2_m (vbool16_t mask, int32_t *base, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_i32m2x3_m (vbool16_t mask, int32_t *base, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_i32m2x4_m (vbool16_t mask, int32_t *base, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_i32m4x2_m (vbool8_t mask, int32_t *base, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e32_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e32_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e32_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e32_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e32_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e32_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e32_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint32m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssegnfe64_v">6.8. vsseg&lt;nf&gt;e64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsseg2e64.v vs3, (rs1), vm	# nf=2
vsseg3e64.v vs3, (rs1), vm	# nf=3
vsseg4e64.v vs3, (rs1), vm	# nf=4
vsseg5e64.v vs3, (rs1), vm	# nf=5
vsseg6e64.v vs3, (rs1), vm	# nf=6
vsseg7e64.v vs3, (rs1), vm	# nf=7
vsseg8e64.v vs3, (rs1), vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d4874bf42982e02e640df81bc17ee746.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit Unit-stride segment store</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vse64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsseg2e64_v_f64m1x2 (float64_t *base, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_f64m1x3 (float64_t *base, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_f64m1x4 (float64_t *base, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e64_v_f64m1x5 (float64_t *base, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e64_v_f64m1x6 (float64_t *base, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e64_v_f64m1x7 (float64_t *base, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e64_v_f64m1x8 (float64_t *base, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_f64m2x2 (float64_t *base, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_f64m2x3 (float64_t *base, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_f64m2x4 (float64_t *base, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_f64m4x2 (float64_t *base, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_i64m1x2 (int64_t *base, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_i64m1x3 (int64_t *base, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_i64m1x4 (int64_t *base, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e64_v_i64m1x5 (int64_t *base, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e64_v_i64m1x6 (int64_t *base, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e64_v_i64m1x7 (int64_t *base, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e64_v_i64m1x8 (int64_t *base, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_i64m2x2 (int64_t *base, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_i64m2x3 (int64_t *base, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_i64m2x4 (int64_t *base, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_i64m4x2 (int64_t *base, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_u64m1x2 (uint64_t *base, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_u64m1x3 (uint64_t *base, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_u64m1x4 (uint64_t *base, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e64_v_u64m1x5 (uint64_t *base, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e64_v_u64m1x6 (uint64_t *base, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e64_v_u64m1x7 (uint64_t *base, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e64_v_u64m1x8 (uint64_t *base, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_u64m2x2 (uint64_t *base, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_u64m2x3 (uint64_t *base, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_u64m2x4 (uint64_t *base, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_u64m4x2 (uint64_t *base, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_f64m1x2_m (vbool64_t mask, float64_t *base, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_f64m1x3_m (vbool64_t mask, float64_t *base, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_f64m1x4_m (vbool64_t mask, float64_t *base, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e64_v_f64m1x5_m (vbool64_t mask, float64_t *base, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e64_v_f64m1x6_m (vbool64_t mask, float64_t *base, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e64_v_f64m1x7_m (vbool64_t mask, float64_t *base, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e64_v_f64m1x8_m (vbool64_t mask, float64_t *base, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_f64m2x2_m (vbool32_t mask, float64_t *base, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_f64m2x3_m (vbool32_t mask, float64_t *base, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_f64m2x4_m (vbool32_t mask, float64_t *base, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_f64m4x2_m (vbool16_t mask, float64_t *base, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_i64m1x2_m (vbool64_t mask, int64_t *base, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_i64m1x3_m (vbool64_t mask, int64_t *base, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_i64m1x4_m (vbool64_t mask, int64_t *base, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e64_v_i64m1x5_m (vbool64_t mask, int64_t *base, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e64_v_i64m1x6_m (vbool64_t mask, int64_t *base, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e64_v_i64m1x7_m (vbool64_t mask, int64_t *base, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e64_v_i64m1x8_m (vbool64_t mask, int64_t *base, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_i64m2x2_m (vbool32_t mask, int64_t *base, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_i64m2x3_m (vbool32_t mask, int64_t *base, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_i64m2x4_m (vbool32_t mask, int64_t *base, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_i64m4x2_m (vbool16_t mask, int64_t *base, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsseg5e64_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsseg6e64_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsseg7e64_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsseg8e64_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsseg3e64_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsseg4e64_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsseg2e64_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_strided_segment_loads_and_stores">7. Vector Strided Segment Loads and Stores</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vlssegnfe8_v">7.1. vlsseg&lt;nf&gt;e8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlsseg2e8.v vd, (rs1), rs2, vm  # nf=2
vlsseg3e8.v vd, (rs1), rs2, vm  # nf=3
vlsseg4e8.v vd, (rs1), rs2, vm  # nf=4
vlsseg5e8.v vd, (rs1), rs2, vm  # nf=5
vlsseg6e8.v vd, (rs1), rs2, vm  # nf=6
vlsseg7e8.v vd, (rs1), rs2, vm  # nf=7
vlsseg8e8.v vd, (rs1), rs2, vm  # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-abf4e8fcb546c689c9228c24d84d843c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8x2_t __riscv_vlsseg2e8_v_i8mf8x2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x3_t __riscv_vlsseg3e8_v_i8mf8x3 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x4_t __riscv_vlsseg4e8_v_i8mf8x4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x5_t __riscv_vlsseg5e8_v_i8mf8x5 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x6_t __riscv_vlsseg6e8_v_i8mf8x6 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x7_t __riscv_vlsseg7e8_v_i8mf8x7 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x8_t __riscv_vlsseg8e8_v_i8mf8x8 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x2_t __riscv_vlsseg2e8_v_i8mf4x2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x3_t __riscv_vlsseg3e8_v_i8mf4x3 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x4_t __riscv_vlsseg4e8_v_i8mf4x4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x5_t __riscv_vlsseg5e8_v_i8mf4x5 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x6_t __riscv_vlsseg6e8_v_i8mf4x6 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x7_t __riscv_vlsseg7e8_v_i8mf4x7 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x8_t __riscv_vlsseg8e8_v_i8mf4x8 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x2_t __riscv_vlsseg2e8_v_i8mf2x2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x3_t __riscv_vlsseg3e8_v_i8mf2x3 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x4_t __riscv_vlsseg4e8_v_i8mf2x4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x5_t __riscv_vlsseg5e8_v_i8mf2x5 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x6_t __riscv_vlsseg6e8_v_i8mf2x6 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x7_t __riscv_vlsseg7e8_v_i8mf2x7 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x8_t __riscv_vlsseg8e8_v_i8mf2x8 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x2_t __riscv_vlsseg2e8_v_i8m1x2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x3_t __riscv_vlsseg3e8_v_i8m1x3 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x4_t __riscv_vlsseg4e8_v_i8m1x4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x5_t __riscv_vlsseg5e8_v_i8m1x5 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x6_t __riscv_vlsseg6e8_v_i8m1x6 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x7_t __riscv_vlsseg7e8_v_i8m1x7 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x8_t __riscv_vlsseg8e8_v_i8m1x8 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2x2_t __riscv_vlsseg2e8_v_i8m2x2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2x3_t __riscv_vlsseg3e8_v_i8m2x3 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2x4_t __riscv_vlsseg4e8_v_i8m2x4 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m4x2_t __riscv_vlsseg2e8_v_i8m4x2 (const int8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x2_t __riscv_vlsseg2e8_v_u8mf8x2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x3_t __riscv_vlsseg3e8_v_u8mf8x3 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x4_t __riscv_vlsseg4e8_v_u8mf8x4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x5_t __riscv_vlsseg5e8_v_u8mf8x5 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x6_t __riscv_vlsseg6e8_v_u8mf8x6 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x7_t __riscv_vlsseg7e8_v_u8mf8x7 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x8_t __riscv_vlsseg8e8_v_u8mf8x8 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x2_t __riscv_vlsseg2e8_v_u8mf4x2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x3_t __riscv_vlsseg3e8_v_u8mf4x3 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x4_t __riscv_vlsseg4e8_v_u8mf4x4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x5_t __riscv_vlsseg5e8_v_u8mf4x5 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x6_t __riscv_vlsseg6e8_v_u8mf4x6 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x7_t __riscv_vlsseg7e8_v_u8mf4x7 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x8_t __riscv_vlsseg8e8_v_u8mf4x8 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x2_t __riscv_vlsseg2e8_v_u8mf2x2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x3_t __riscv_vlsseg3e8_v_u8mf2x3 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x4_t __riscv_vlsseg4e8_v_u8mf2x4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x5_t __riscv_vlsseg5e8_v_u8mf2x5 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x6_t __riscv_vlsseg6e8_v_u8mf2x6 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x7_t __riscv_vlsseg7e8_v_u8mf2x7 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x8_t __riscv_vlsseg8e8_v_u8mf2x8 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x2_t __riscv_vlsseg2e8_v_u8m1x2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x3_t __riscv_vlsseg3e8_v_u8m1x3 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x4_t __riscv_vlsseg4e8_v_u8m1x4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x5_t __riscv_vlsseg5e8_v_u8m1x5 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x6_t __riscv_vlsseg6e8_v_u8m1x6 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x7_t __riscv_vlsseg7e8_v_u8m1x7 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x8_t __riscv_vlsseg8e8_v_u8m1x8 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2x2_t __riscv_vlsseg2e8_v_u8m2x2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2x3_t __riscv_vlsseg3e8_v_u8m2x3 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2x4_t __riscv_vlsseg4e8_v_u8m2x4 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m4x2_t __riscv_vlsseg2e8_v_u8m4x2 (const uint8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x2_t __riscv_vlsseg2e8_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x3_t __riscv_vlsseg3e8_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x4_t __riscv_vlsseg4e8_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x5_t __riscv_vlsseg5e8_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x6_t __riscv_vlsseg6e8_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x7_t __riscv_vlsseg7e8_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf8x8_t __riscv_vlsseg8e8_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x2_t __riscv_vlsseg2e8_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x3_t __riscv_vlsseg3e8_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x4_t __riscv_vlsseg4e8_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x5_t __riscv_vlsseg5e8_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x6_t __riscv_vlsseg6e8_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x7_t __riscv_vlsseg7e8_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf4x8_t __riscv_vlsseg8e8_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x2_t __riscv_vlsseg2e8_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x3_t __riscv_vlsseg3e8_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x4_t __riscv_vlsseg4e8_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x5_t __riscv_vlsseg5e8_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x6_t __riscv_vlsseg6e8_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x7_t __riscv_vlsseg7e8_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8mf2x8_t __riscv_vlsseg8e8_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x2_t __riscv_vlsseg2e8_v_i8m1x2_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x3_t __riscv_vlsseg3e8_v_i8m1x3_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x4_t __riscv_vlsseg4e8_v_i8m1x4_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x5_t __riscv_vlsseg5e8_v_i8m1x5_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x6_t __riscv_vlsseg6e8_v_i8m1x6_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x7_t __riscv_vlsseg7e8_v_i8m1x7_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m1x8_t __riscv_vlsseg8e8_v_i8m1x8_m (vbool8_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2x2_t __riscv_vlsseg2e8_v_i8m2x2_m (vbool4_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2x3_t __riscv_vlsseg3e8_v_i8m2x3_m (vbool4_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m2x4_t __riscv_vlsseg4e8_v_i8m2x4_m (vbool4_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vint8m4x2_t __riscv_vlsseg2e8_v_i8m4x2_m (vbool2_t mask, const int8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x2_t __riscv_vlsseg2e8_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x3_t __riscv_vlsseg3e8_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x4_t __riscv_vlsseg4e8_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x5_t __riscv_vlsseg5e8_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x6_t __riscv_vlsseg6e8_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x7_t __riscv_vlsseg7e8_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf8x8_t __riscv_vlsseg8e8_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x2_t __riscv_vlsseg2e8_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x3_t __riscv_vlsseg3e8_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x4_t __riscv_vlsseg4e8_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x5_t __riscv_vlsseg5e8_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x6_t __riscv_vlsseg6e8_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x7_t __riscv_vlsseg7e8_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf4x8_t __riscv_vlsseg8e8_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x2_t __riscv_vlsseg2e8_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x3_t __riscv_vlsseg3e8_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x4_t __riscv_vlsseg4e8_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x5_t __riscv_vlsseg5e8_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x6_t __riscv_vlsseg6e8_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x7_t __riscv_vlsseg7e8_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8mf2x8_t __riscv_vlsseg8e8_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x2_t __riscv_vlsseg2e8_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x3_t __riscv_vlsseg3e8_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x4_t __riscv_vlsseg4e8_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x5_t __riscv_vlsseg5e8_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x6_t __riscv_vlsseg6e8_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x7_t __riscv_vlsseg7e8_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m1x8_t __riscv_vlsseg8e8_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2x2_t __riscv_vlsseg2e8_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2x3_t __riscv_vlsseg3e8_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m2x4_t __riscv_vlsseg4e8_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);
vuint8m4x2_t __riscv_vlsseg2e8_v_u8m4x2_m (vbool2_t mask, const uint8_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlssegnfe16_v">7.2. vlsseg&lt;nf&gt;e16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlsseg2e16.v vd, (rs1), rs2, vm  # nf=2
vlsseg3e16.v vd, (rs1), rs2, vm  # nf=3
vlsseg4e16.v vd, (rs1), rs2, vm  # nf=4
vlsseg5e16.v vd, (rs1), rs2, vm  # nf=5
vlsseg6e16.v vd, (rs1), rs2, vm  # nf=6
vlsseg7e16.v vd, (rs1), rs2, vm  # nf=7
vlsseg8e16.v vd, (rs1), rs2, vm  # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-61cf357f85f0da263f671387f6d2c5da.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit Strided segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vlsseg2e16_v_f16mf4x2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x3_t __riscv_vlsseg3e16_v_f16mf4x3 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x4_t __riscv_vlsseg4e16_v_f16mf4x4 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x5_t __riscv_vlsseg5e16_v_f16mf4x5 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x6_t __riscv_vlsseg6e16_v_f16mf4x6 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x7_t __riscv_vlsseg7e16_v_f16mf4x7 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x8_t __riscv_vlsseg8e16_v_f16mf4x8 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x2_t __riscv_vlsseg2e16_v_f16mf2x2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x3_t __riscv_vlsseg3e16_v_f16mf2x3 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x4_t __riscv_vlsseg4e16_v_f16mf2x4 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x5_t __riscv_vlsseg5e16_v_f16mf2x5 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x6_t __riscv_vlsseg6e16_v_f16mf2x6 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x7_t __riscv_vlsseg7e16_v_f16mf2x7 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x8_t __riscv_vlsseg8e16_v_f16mf2x8 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x2_t __riscv_vlsseg2e16_v_f16m1x2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x3_t __riscv_vlsseg3e16_v_f16m1x3 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x4_t __riscv_vlsseg4e16_v_f16m1x4 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x5_t __riscv_vlsseg5e16_v_f16m1x5 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x6_t __riscv_vlsseg6e16_v_f16m1x6 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x7_t __riscv_vlsseg7e16_v_f16m1x7 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x8_t __riscv_vlsseg8e16_v_f16m1x8 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2x2_t __riscv_vlsseg2e16_v_f16m2x2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2x3_t __riscv_vlsseg3e16_v_f16m2x3 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2x4_t __riscv_vlsseg4e16_v_f16m2x4 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m4x2_t __riscv_vlsseg2e16_v_f16m4x2 (const float16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x2_t __riscv_vlsseg2e16_v_i16mf4x2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x3_t __riscv_vlsseg3e16_v_i16mf4x3 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x4_t __riscv_vlsseg4e16_v_i16mf4x4 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x5_t __riscv_vlsseg5e16_v_i16mf4x5 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x6_t __riscv_vlsseg6e16_v_i16mf4x6 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x7_t __riscv_vlsseg7e16_v_i16mf4x7 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x8_t __riscv_vlsseg8e16_v_i16mf4x8 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x2_t __riscv_vlsseg2e16_v_i16mf2x2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x3_t __riscv_vlsseg3e16_v_i16mf2x3 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x4_t __riscv_vlsseg4e16_v_i16mf2x4 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x5_t __riscv_vlsseg5e16_v_i16mf2x5 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x6_t __riscv_vlsseg6e16_v_i16mf2x6 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x7_t __riscv_vlsseg7e16_v_i16mf2x7 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x8_t __riscv_vlsseg8e16_v_i16mf2x8 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x2_t __riscv_vlsseg2e16_v_i16m1x2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x3_t __riscv_vlsseg3e16_v_i16m1x3 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x4_t __riscv_vlsseg4e16_v_i16m1x4 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x5_t __riscv_vlsseg5e16_v_i16m1x5 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x6_t __riscv_vlsseg6e16_v_i16m1x6 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x7_t __riscv_vlsseg7e16_v_i16m1x7 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x8_t __riscv_vlsseg8e16_v_i16m1x8 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2x2_t __riscv_vlsseg2e16_v_i16m2x2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2x3_t __riscv_vlsseg3e16_v_i16m2x3 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2x4_t __riscv_vlsseg4e16_v_i16m2x4 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m4x2_t __riscv_vlsseg2e16_v_i16m4x2 (const int16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x2_t __riscv_vlsseg2e16_v_u16mf4x2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x3_t __riscv_vlsseg3e16_v_u16mf4x3 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x4_t __riscv_vlsseg4e16_v_u16mf4x4 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x5_t __riscv_vlsseg5e16_v_u16mf4x5 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x6_t __riscv_vlsseg6e16_v_u16mf4x6 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x7_t __riscv_vlsseg7e16_v_u16mf4x7 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x8_t __riscv_vlsseg8e16_v_u16mf4x8 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x2_t __riscv_vlsseg2e16_v_u16mf2x2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x3_t __riscv_vlsseg3e16_v_u16mf2x3 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x4_t __riscv_vlsseg4e16_v_u16mf2x4 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x5_t __riscv_vlsseg5e16_v_u16mf2x5 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x6_t __riscv_vlsseg6e16_v_u16mf2x6 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x7_t __riscv_vlsseg7e16_v_u16mf2x7 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x8_t __riscv_vlsseg8e16_v_u16mf2x8 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x2_t __riscv_vlsseg2e16_v_u16m1x2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x3_t __riscv_vlsseg3e16_v_u16m1x3 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x4_t __riscv_vlsseg4e16_v_u16m1x4 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x5_t __riscv_vlsseg5e16_v_u16m1x5 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x6_t __riscv_vlsseg6e16_v_u16m1x6 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x7_t __riscv_vlsseg7e16_v_u16m1x7 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x8_t __riscv_vlsseg8e16_v_u16m1x8 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2x2_t __riscv_vlsseg2e16_v_u16m2x2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2x3_t __riscv_vlsseg3e16_v_u16m2x3 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2x4_t __riscv_vlsseg4e16_v_u16m2x4 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m4x2_t __riscv_vlsseg2e16_v_u16m4x2 (const uint16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x2_t __riscv_vlsseg2e16_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x3_t __riscv_vlsseg3e16_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x4_t __riscv_vlsseg4e16_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x5_t __riscv_vlsseg5e16_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x6_t __riscv_vlsseg6e16_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x7_t __riscv_vlsseg7e16_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf4x8_t __riscv_vlsseg8e16_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x2_t __riscv_vlsseg2e16_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x3_t __riscv_vlsseg3e16_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x4_t __riscv_vlsseg4e16_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x5_t __riscv_vlsseg5e16_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x6_t __riscv_vlsseg6e16_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x7_t __riscv_vlsseg7e16_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16mf2x8_t __riscv_vlsseg8e16_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x2_t __riscv_vlsseg2e16_v_f16m1x2_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x3_t __riscv_vlsseg3e16_v_f16m1x3_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x4_t __riscv_vlsseg4e16_v_f16m1x4_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x5_t __riscv_vlsseg5e16_v_f16m1x5_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x6_t __riscv_vlsseg6e16_v_f16m1x6_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x7_t __riscv_vlsseg7e16_v_f16m1x7_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m1x8_t __riscv_vlsseg8e16_v_f16m1x8_m (vbool16_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2x2_t __riscv_vlsseg2e16_v_f16m2x2_m (vbool8_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2x3_t __riscv_vlsseg3e16_v_f16m2x3_m (vbool8_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m2x4_t __riscv_vlsseg4e16_v_f16m2x4_m (vbool8_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vfloat16m4x2_t __riscv_vlsseg2e16_v_f16m4x2_m (vbool4_t mask, const float16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x2_t __riscv_vlsseg2e16_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x3_t __riscv_vlsseg3e16_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x4_t __riscv_vlsseg4e16_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x5_t __riscv_vlsseg5e16_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x6_t __riscv_vlsseg6e16_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x7_t __riscv_vlsseg7e16_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf4x8_t __riscv_vlsseg8e16_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x2_t __riscv_vlsseg2e16_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x3_t __riscv_vlsseg3e16_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x4_t __riscv_vlsseg4e16_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x5_t __riscv_vlsseg5e16_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x6_t __riscv_vlsseg6e16_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x7_t __riscv_vlsseg7e16_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16mf2x8_t __riscv_vlsseg8e16_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x2_t __riscv_vlsseg2e16_v_i16m1x2_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x3_t __riscv_vlsseg3e16_v_i16m1x3_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x4_t __riscv_vlsseg4e16_v_i16m1x4_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x5_t __riscv_vlsseg5e16_v_i16m1x5_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x6_t __riscv_vlsseg6e16_v_i16m1x6_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x7_t __riscv_vlsseg7e16_v_i16m1x7_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m1x8_t __riscv_vlsseg8e16_v_i16m1x8_m (vbool16_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2x2_t __riscv_vlsseg2e16_v_i16m2x2_m (vbool8_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2x3_t __riscv_vlsseg3e16_v_i16m2x3_m (vbool8_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m2x4_t __riscv_vlsseg4e16_v_i16m2x4_m (vbool8_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vint16m4x2_t __riscv_vlsseg2e16_v_i16m4x2_m (vbool4_t mask, const int16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x2_t __riscv_vlsseg2e16_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x3_t __riscv_vlsseg3e16_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x4_t __riscv_vlsseg4e16_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x5_t __riscv_vlsseg5e16_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x6_t __riscv_vlsseg6e16_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x7_t __riscv_vlsseg7e16_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf4x8_t __riscv_vlsseg8e16_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x2_t __riscv_vlsseg2e16_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x3_t __riscv_vlsseg3e16_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x4_t __riscv_vlsseg4e16_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x5_t __riscv_vlsseg5e16_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x6_t __riscv_vlsseg6e16_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x7_t __riscv_vlsseg7e16_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16mf2x8_t __riscv_vlsseg8e16_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x2_t __riscv_vlsseg2e16_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x3_t __riscv_vlsseg3e16_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x4_t __riscv_vlsseg4e16_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x5_t __riscv_vlsseg5e16_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x6_t __riscv_vlsseg6e16_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x7_t __riscv_vlsseg7e16_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m1x8_t __riscv_vlsseg8e16_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2x2_t __riscv_vlsseg2e16_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2x3_t __riscv_vlsseg3e16_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m2x4_t __riscv_vlsseg4e16_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);
vuint16m4x2_t __riscv_vlsseg2e16_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlssegnfe32_v">7.3. vlsseg&lt;nf&gt;e32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlsseg2e32.v vd, (rs1), rs2, vm  # nf=2
vlsseg3e32.v vd, (rs1), rs2, vm  # nf=3
vlsseg4e32.v vd, (rs1), rs2, vm  # nf=4
vlsseg5e32.v vd, (rs1), rs2, vm  # nf=5
vlsseg6e32.v vd, (rs1), rs2, vm  # nf=6
vlsseg7e32.v vd, (rs1), rs2, vm  # nf=7
vlsseg8e32.v vd, (rs1), rs2, vm  # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c4388e558a8a16276218f7f1a9e859a7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit Strided segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2x2_t __riscv_vlsseg2e32_v_f32mf2x2 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x3_t __riscv_vlsseg3e32_v_f32mf2x3 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x4_t __riscv_vlsseg4e32_v_f32mf2x4 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x5_t __riscv_vlsseg5e32_v_f32mf2x5 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x6_t __riscv_vlsseg6e32_v_f32mf2x6 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x7_t __riscv_vlsseg7e32_v_f32mf2x7 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x8_t __riscv_vlsseg8e32_v_f32mf2x8 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x2_t __riscv_vlsseg2e32_v_f32m1x2 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x3_t __riscv_vlsseg3e32_v_f32m1x3 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x4_t __riscv_vlsseg4e32_v_f32m1x4 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x5_t __riscv_vlsseg5e32_v_f32m1x5 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x6_t __riscv_vlsseg6e32_v_f32m1x6 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x7_t __riscv_vlsseg7e32_v_f32m1x7 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x8_t __riscv_vlsseg8e32_v_f32m1x8 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2x2_t __riscv_vlsseg2e32_v_f32m2x2 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2x3_t __riscv_vlsseg3e32_v_f32m2x3 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2x4_t __riscv_vlsseg4e32_v_f32m2x4 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m4x2_t __riscv_vlsseg2e32_v_f32m4x2 (const float32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x2_t __riscv_vlsseg2e32_v_i32mf2x2 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x3_t __riscv_vlsseg3e32_v_i32mf2x3 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x4_t __riscv_vlsseg4e32_v_i32mf2x4 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x5_t __riscv_vlsseg5e32_v_i32mf2x5 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x6_t __riscv_vlsseg6e32_v_i32mf2x6 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x7_t __riscv_vlsseg7e32_v_i32mf2x7 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x8_t __riscv_vlsseg8e32_v_i32mf2x8 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x2_t __riscv_vlsseg2e32_v_i32m1x2 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x3_t __riscv_vlsseg3e32_v_i32m1x3 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x4_t __riscv_vlsseg4e32_v_i32m1x4 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x5_t __riscv_vlsseg5e32_v_i32m1x5 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x6_t __riscv_vlsseg6e32_v_i32m1x6 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x7_t __riscv_vlsseg7e32_v_i32m1x7 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x8_t __riscv_vlsseg8e32_v_i32m1x8 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2x2_t __riscv_vlsseg2e32_v_i32m2x2 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2x3_t __riscv_vlsseg3e32_v_i32m2x3 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2x4_t __riscv_vlsseg4e32_v_i32m2x4 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m4x2_t __riscv_vlsseg2e32_v_i32m4x2 (const int32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x2_t __riscv_vlsseg2e32_v_u32mf2x2 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x3_t __riscv_vlsseg3e32_v_u32mf2x3 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x4_t __riscv_vlsseg4e32_v_u32mf2x4 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x5_t __riscv_vlsseg5e32_v_u32mf2x5 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x6_t __riscv_vlsseg6e32_v_u32mf2x6 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x7_t __riscv_vlsseg7e32_v_u32mf2x7 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x8_t __riscv_vlsseg8e32_v_u32mf2x8 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x2_t __riscv_vlsseg2e32_v_u32m1x2 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x3_t __riscv_vlsseg3e32_v_u32m1x3 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x4_t __riscv_vlsseg4e32_v_u32m1x4 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x5_t __riscv_vlsseg5e32_v_u32m1x5 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x6_t __riscv_vlsseg6e32_v_u32m1x6 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x7_t __riscv_vlsseg7e32_v_u32m1x7 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x8_t __riscv_vlsseg8e32_v_u32m1x8 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2x2_t __riscv_vlsseg2e32_v_u32m2x2 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2x3_t __riscv_vlsseg3e32_v_u32m2x3 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2x4_t __riscv_vlsseg4e32_v_u32m2x4 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m4x2_t __riscv_vlsseg2e32_v_u32m4x2 (const uint32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x2_t __riscv_vlsseg2e32_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x3_t __riscv_vlsseg3e32_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x4_t __riscv_vlsseg4e32_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x5_t __riscv_vlsseg5e32_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x6_t __riscv_vlsseg6e32_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x7_t __riscv_vlsseg7e32_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32mf2x8_t __riscv_vlsseg8e32_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x2_t __riscv_vlsseg2e32_v_f32m1x2_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x3_t __riscv_vlsseg3e32_v_f32m1x3_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x4_t __riscv_vlsseg4e32_v_f32m1x4_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x5_t __riscv_vlsseg5e32_v_f32m1x5_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x6_t __riscv_vlsseg6e32_v_f32m1x6_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x7_t __riscv_vlsseg7e32_v_f32m1x7_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m1x8_t __riscv_vlsseg8e32_v_f32m1x8_m (vbool32_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2x2_t __riscv_vlsseg2e32_v_f32m2x2_m (vbool16_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2x3_t __riscv_vlsseg3e32_v_f32m2x3_m (vbool16_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m2x4_t __riscv_vlsseg4e32_v_f32m2x4_m (vbool16_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vfloat32m4x2_t __riscv_vlsseg2e32_v_f32m4x2_m (vbool8_t mask, const float32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x2_t __riscv_vlsseg2e32_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x3_t __riscv_vlsseg3e32_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x4_t __riscv_vlsseg4e32_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x5_t __riscv_vlsseg5e32_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x6_t __riscv_vlsseg6e32_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x7_t __riscv_vlsseg7e32_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32mf2x8_t __riscv_vlsseg8e32_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x2_t __riscv_vlsseg2e32_v_i32m1x2_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x3_t __riscv_vlsseg3e32_v_i32m1x3_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x4_t __riscv_vlsseg4e32_v_i32m1x4_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x5_t __riscv_vlsseg5e32_v_i32m1x5_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x6_t __riscv_vlsseg6e32_v_i32m1x6_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x7_t __riscv_vlsseg7e32_v_i32m1x7_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m1x8_t __riscv_vlsseg8e32_v_i32m1x8_m (vbool32_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2x2_t __riscv_vlsseg2e32_v_i32m2x2_m (vbool16_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2x3_t __riscv_vlsseg3e32_v_i32m2x3_m (vbool16_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m2x4_t __riscv_vlsseg4e32_v_i32m2x4_m (vbool16_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vint32m4x2_t __riscv_vlsseg2e32_v_i32m4x2_m (vbool8_t mask, const int32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x2_t __riscv_vlsseg2e32_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x3_t __riscv_vlsseg3e32_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x4_t __riscv_vlsseg4e32_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x5_t __riscv_vlsseg5e32_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x6_t __riscv_vlsseg6e32_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x7_t __riscv_vlsseg7e32_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32mf2x8_t __riscv_vlsseg8e32_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x2_t __riscv_vlsseg2e32_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x3_t __riscv_vlsseg3e32_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x4_t __riscv_vlsseg4e32_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x5_t __riscv_vlsseg5e32_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x6_t __riscv_vlsseg6e32_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x7_t __riscv_vlsseg7e32_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m1x8_t __riscv_vlsseg8e32_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2x2_t __riscv_vlsseg2e32_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2x3_t __riscv_vlsseg3e32_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m2x4_t __riscv_vlsseg4e32_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);
vuint32m4x2_t __riscv_vlsseg2e32_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vlssegnfe64_v">7.4. vlsseg&lt;nf&gt;e64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vlsseg2e64.v vd, (rs1), rs2, vm  # nf=2
vlsseg3e64.v vd, (rs1), rs2, vm  # nf=3
vlsseg4e64.v vd, (rs1), rs2, vm  # nf=4
vlsseg5e64.v vd, (rs1), rs2, vm  # nf=5
vlsseg6e64.v vd, (rs1), rs2, vm  # nf=6
vlsseg7e64.v vd, (rs1), rs2, vm  # nf=7
vlsseg8e64.v vd, (rs1), rs2, vm  # nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1d69386b24aa7e81a36085b70cfddbb9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit Strided segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vlse64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat64m1x2_t __riscv_vlsseg2e64_v_f64m1x2 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x3_t __riscv_vlsseg3e64_v_f64m1x3 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x4_t __riscv_vlsseg4e64_v_f64m1x4 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x5_t __riscv_vlsseg5e64_v_f64m1x5 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x6_t __riscv_vlsseg6e64_v_f64m1x6 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x7_t __riscv_vlsseg7e64_v_f64m1x7 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x8_t __riscv_vlsseg8e64_v_f64m1x8 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2x2_t __riscv_vlsseg2e64_v_f64m2x2 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2x3_t __riscv_vlsseg3e64_v_f64m2x3 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2x4_t __riscv_vlsseg4e64_v_f64m2x4 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m4x2_t __riscv_vlsseg2e64_v_f64m4x2 (const float64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x2_t __riscv_vlsseg2e64_v_i64m1x2 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x3_t __riscv_vlsseg3e64_v_i64m1x3 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x4_t __riscv_vlsseg4e64_v_i64m1x4 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x5_t __riscv_vlsseg5e64_v_i64m1x5 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x6_t __riscv_vlsseg6e64_v_i64m1x6 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x7_t __riscv_vlsseg7e64_v_i64m1x7 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x8_t __riscv_vlsseg8e64_v_i64m1x8 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2x2_t __riscv_vlsseg2e64_v_i64m2x2 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2x3_t __riscv_vlsseg3e64_v_i64m2x3 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2x4_t __riscv_vlsseg4e64_v_i64m2x4 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m4x2_t __riscv_vlsseg2e64_v_i64m4x2 (const int64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x2_t __riscv_vlsseg2e64_v_u64m1x2 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x3_t __riscv_vlsseg3e64_v_u64m1x3 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x4_t __riscv_vlsseg4e64_v_u64m1x4 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x5_t __riscv_vlsseg5e64_v_u64m1x5 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x6_t __riscv_vlsseg6e64_v_u64m1x6 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x7_t __riscv_vlsseg7e64_v_u64m1x7 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x8_t __riscv_vlsseg8e64_v_u64m1x8 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2x2_t __riscv_vlsseg2e64_v_u64m2x2 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2x3_t __riscv_vlsseg3e64_v_u64m2x3 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2x4_t __riscv_vlsseg4e64_v_u64m2x4 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m4x2_t __riscv_vlsseg2e64_v_u64m4x2 (const uint64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x2_t __riscv_vlsseg2e64_v_f64m1x2_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x3_t __riscv_vlsseg3e64_v_f64m1x3_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x4_t __riscv_vlsseg4e64_v_f64m1x4_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x5_t __riscv_vlsseg5e64_v_f64m1x5_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x6_t __riscv_vlsseg6e64_v_f64m1x6_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x7_t __riscv_vlsseg7e64_v_f64m1x7_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m1x8_t __riscv_vlsseg8e64_v_f64m1x8_m (vbool64_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2x2_t __riscv_vlsseg2e64_v_f64m2x2_m (vbool32_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2x3_t __riscv_vlsseg3e64_v_f64m2x3_m (vbool32_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m2x4_t __riscv_vlsseg4e64_v_f64m2x4_m (vbool32_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vfloat64m4x2_t __riscv_vlsseg2e64_v_f64m4x2_m (vbool16_t mask, const float64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x2_t __riscv_vlsseg2e64_v_i64m1x2_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x3_t __riscv_vlsseg3e64_v_i64m1x3_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x4_t __riscv_vlsseg4e64_v_i64m1x4_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x5_t __riscv_vlsseg5e64_v_i64m1x5_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x6_t __riscv_vlsseg6e64_v_i64m1x6_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x7_t __riscv_vlsseg7e64_v_i64m1x7_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m1x8_t __riscv_vlsseg8e64_v_i64m1x8_m (vbool64_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2x2_t __riscv_vlsseg2e64_v_i64m2x2_m (vbool32_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2x3_t __riscv_vlsseg3e64_v_i64m2x3_m (vbool32_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m2x4_t __riscv_vlsseg4e64_v_i64m2x4_m (vbool32_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vint64m4x2_t __riscv_vlsseg2e64_v_i64m4x2_m (vbool16_t mask, const int64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x2_t __riscv_vlsseg2e64_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x3_t __riscv_vlsseg3e64_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x4_t __riscv_vlsseg4e64_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x5_t __riscv_vlsseg5e64_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x6_t __riscv_vlsseg6e64_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x7_t __riscv_vlsseg7e64_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m1x8_t __riscv_vlsseg8e64_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2x2_t __riscv_vlsseg2e64_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2x3_t __riscv_vlsseg3e64_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m2x4_t __riscv_vlsseg4e64_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);
vuint64m4x2_t __riscv_vlsseg2e64_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, ptrdiff_t bstride, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssseg2e8_v">7.5. vssseg2e8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssseg2e8.v vs3, (rs1), rs2, vm	# nf=2
vssseg3e8.v vs3, (rs1), rs2, vm	# nf=3
vssseg4e8.v vs3, (rs1), rs2, vm	# nf=4
vssseg5e8.v vs3, (rs1), rs2, vm	# nf=5
vssseg6e8.v vs3, (rs1), rs2, vm	# nf=6
vssseg7e8.v vs3, (rs1), rs2, vm	# nf=7
vssseg8e8.v vs3, (rs1), rs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-25eac5742aebe2946ec2c51b168ab630.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>8-bit strided segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vssseg2e8_v_i8mf8x2 (int8_t *base, ptrdiff_t bstride, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8mf8x3 (int8_t *base, ptrdiff_t bstride, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8mf8x4 (int8_t *base, ptrdiff_t bstride, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8mf8x5 (int8_t *base, ptrdiff_t bstride, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8mf8x6 (int8_t *base, ptrdiff_t bstride, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8mf8x7 (int8_t *base, ptrdiff_t bstride, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8mf8x8 (int8_t *base, ptrdiff_t bstride, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8mf4x2 (int8_t *base, ptrdiff_t bstride, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8mf4x3 (int8_t *base, ptrdiff_t bstride, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8mf4x4 (int8_t *base, ptrdiff_t bstride, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8mf4x5 (int8_t *base, ptrdiff_t bstride, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8mf4x6 (int8_t *base, ptrdiff_t bstride, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8mf4x7 (int8_t *base, ptrdiff_t bstride, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8mf4x8 (int8_t *base, ptrdiff_t bstride, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8mf2x2 (int8_t *base, ptrdiff_t bstride, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8mf2x3 (int8_t *base, ptrdiff_t bstride, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8mf2x4 (int8_t *base, ptrdiff_t bstride, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8mf2x5 (int8_t *base, ptrdiff_t bstride, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8mf2x6 (int8_t *base, ptrdiff_t bstride, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8mf2x7 (int8_t *base, ptrdiff_t bstride, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8mf2x8 (int8_t *base, ptrdiff_t bstride, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8m1x2 (int8_t *base, ptrdiff_t bstride, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8m1x3 (int8_t *base, ptrdiff_t bstride, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8m1x4 (int8_t *base, ptrdiff_t bstride, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8m1x5 (int8_t *base, ptrdiff_t bstride, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8m1x6 (int8_t *base, ptrdiff_t bstride, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8m1x7 (int8_t *base, ptrdiff_t bstride, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8m1x8 (int8_t *base, ptrdiff_t bstride, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8m2x2 (int8_t *base, ptrdiff_t bstride, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8m2x3 (int8_t *base, ptrdiff_t bstride, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8m2x4 (int8_t *base, ptrdiff_t bstride, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8m4x2 (int8_t *base, ptrdiff_t bstride, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8mf8x2 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8mf8x3 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8mf8x4 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8mf8x5 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8mf8x6 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8mf8x7 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8mf8x8 (uint8_t *base, ptrdiff_t bstride, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8mf4x2 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8mf4x3 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8mf4x4 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8mf4x5 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8mf4x6 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8mf4x7 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8mf4x8 (uint8_t *base, ptrdiff_t bstride, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8mf2x2 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8mf2x3 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8mf2x4 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8mf2x5 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8mf2x6 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8mf2x7 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8mf2x8 (uint8_t *base, ptrdiff_t bstride, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8m1x2 (uint8_t *base, ptrdiff_t bstride, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8m1x3 (uint8_t *base, ptrdiff_t bstride, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8m1x4 (uint8_t *base, ptrdiff_t bstride, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8m1x5 (uint8_t *base, ptrdiff_t bstride, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8m1x6 (uint8_t *base, ptrdiff_t bstride, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8m1x7 (uint8_t *base, ptrdiff_t bstride, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8m1x8 (uint8_t *base, ptrdiff_t bstride, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8m2x2 (uint8_t *base, ptrdiff_t bstride, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8m2x3 (uint8_t *base, ptrdiff_t bstride, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8m2x4 (uint8_t *base, ptrdiff_t bstride, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8m4x2 (uint8_t *base, ptrdiff_t bstride, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8mf8x2_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8mf8x3_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8mf8x4_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8mf8x5_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8mf8x6_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8mf8x7_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8mf8x8_m (vbool64_t mask, int8_t *base, ptrdiff_t bstride, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8mf4x2_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8mf4x3_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8mf4x4_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8mf4x5_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8mf4x6_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8mf4x7_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8mf4x8_m (vbool32_t mask, int8_t *base, ptrdiff_t bstride, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8mf2x2_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8mf2x3_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8mf2x4_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8mf2x5_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8mf2x6_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8mf2x7_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8mf2x8_m (vbool16_t mask, int8_t *base, ptrdiff_t bstride, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8m1x2_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8m1x3_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8m1x4_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_i8m1x5_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_i8m1x6_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_i8m1x7_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_i8m1x8_m (vbool8_t mask, int8_t *base, ptrdiff_t bstride, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8m2x2_m (vbool4_t mask, int8_t *base, ptrdiff_t bstride, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_i8m2x3_m (vbool4_t mask, int8_t *base, ptrdiff_t bstride, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_i8m2x4_m (vbool4_t mask, int8_t *base, ptrdiff_t bstride, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_i8m4x2_m (vbool2_t mask, int8_t *base, ptrdiff_t bstride, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, ptrdiff_t bstride, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8m1x2_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8m1x3_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8m1x4_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e8_v_u8m1x5_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e8_v_u8m1x6_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e8_v_u8m1x7_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e8_v_u8m1x8_m (vbool8_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8m2x2_m (vbool4_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e8_v_u8m2x3_m (vbool4_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e8_v_u8m2x4_m (vbool4_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e8_v_u8m4x2_m (vbool2_t mask, uint8_t *base, ptrdiff_t bstride, vuint8m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssseg2e16_v">7.6. vssseg2e16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssseg2e16.v vs3, (rs1), rs2, vm	# nf=2
vssseg3e16.v vs3, (rs1), rs2, vm	# nf=3
vssseg4e16.v vs3, (rs1), rs2, vm	# nf=4
vssseg5e16.v vs3, (rs1), rs2, vm	# nf=5
vssseg6e16.v vs3, (rs1), rs2, vm	# nf=6
vssseg7e16.v vs3, (rs1), rs2, vm	# nf=7
vssseg8e16.v vs3, (rs1), rs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-11c24ed5cb5ab52aff9feaffd64959e4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>16-bit strided segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vssseg2e16_v_f16mf4x2 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16mf4x3 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16mf4x4 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_f16mf4x5 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_f16mf4x6 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_f16mf4x7 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_f16mf4x8 (float16_t *base, ptrdiff_t bstride, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16mf2x2 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16mf2x3 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16mf2x4 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_f16mf2x5 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_f16mf2x6 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_f16mf2x7 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_f16mf2x8 (float16_t *base, ptrdiff_t bstride, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16m1x2 (float16_t *base, ptrdiff_t bstride, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16m1x3 (float16_t *base, ptrdiff_t bstride, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16m1x4 (float16_t *base, ptrdiff_t bstride, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_f16m1x5 (float16_t *base, ptrdiff_t bstride, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_f16m1x6 (float16_t *base, ptrdiff_t bstride, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_f16m1x7 (float16_t *base, ptrdiff_t bstride, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_f16m1x8 (float16_t *base, ptrdiff_t bstride, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16m2x2 (float16_t *base, ptrdiff_t bstride, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16m2x3 (float16_t *base, ptrdiff_t bstride, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16m2x4 (float16_t *base, ptrdiff_t bstride, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16m4x2 (float16_t *base, ptrdiff_t bstride, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16mf4x2 (int16_t *base, ptrdiff_t bstride, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16mf4x3 (int16_t *base, ptrdiff_t bstride, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16mf4x4 (int16_t *base, ptrdiff_t bstride, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_i16mf4x5 (int16_t *base, ptrdiff_t bstride, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_i16mf4x6 (int16_t *base, ptrdiff_t bstride, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_i16mf4x7 (int16_t *base, ptrdiff_t bstride, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_i16mf4x8 (int16_t *base, ptrdiff_t bstride, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16mf2x2 (int16_t *base, ptrdiff_t bstride, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16mf2x3 (int16_t *base, ptrdiff_t bstride, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16mf2x4 (int16_t *base, ptrdiff_t bstride, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_i16mf2x5 (int16_t *base, ptrdiff_t bstride, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_i16mf2x6 (int16_t *base, ptrdiff_t bstride, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_i16mf2x7 (int16_t *base, ptrdiff_t bstride, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_i16mf2x8 (int16_t *base, ptrdiff_t bstride, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16m1x2 (int16_t *base, ptrdiff_t bstride, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16m1x3 (int16_t *base, ptrdiff_t bstride, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16m1x4 (int16_t *base, ptrdiff_t bstride, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_i16m1x5 (int16_t *base, ptrdiff_t bstride, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_i16m1x6 (int16_t *base, ptrdiff_t bstride, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_i16m1x7 (int16_t *base, ptrdiff_t bstride, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_i16m1x8 (int16_t *base, ptrdiff_t bstride, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16m2x2 (int16_t *base, ptrdiff_t bstride, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16m2x3 (int16_t *base, ptrdiff_t bstride, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16m2x4 (int16_t *base, ptrdiff_t bstride, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16m4x2 (int16_t *base, ptrdiff_t bstride, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16mf4x2 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16mf4x3 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16mf4x4 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_u16mf4x5 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_u16mf4x6 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_u16mf4x7 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_u16mf4x8 (uint16_t *base, ptrdiff_t bstride, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16mf2x2 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16mf2x3 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16mf2x4 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_u16mf2x5 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_u16mf2x6 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_u16mf2x7 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_u16mf2x8 (uint16_t *base, ptrdiff_t bstride, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16m1x2 (uint16_t *base, ptrdiff_t bstride, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16m1x3 (uint16_t *base, ptrdiff_t bstride, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16m1x4 (uint16_t *base, ptrdiff_t bstride, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_u16m1x5 (uint16_t *base, ptrdiff_t bstride, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_u16m1x6 (uint16_t *base, ptrdiff_t bstride, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_u16m1x7 (uint16_t *base, ptrdiff_t bstride, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_u16m1x8 (uint16_t *base, ptrdiff_t bstride, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16m2x2 (uint16_t *base, ptrdiff_t bstride, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16m2x3 (uint16_t *base, ptrdiff_t bstride, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16m2x4 (uint16_t *base, ptrdiff_t bstride, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16m4x2 (uint16_t *base, ptrdiff_t bstride, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16mf4x2_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16mf4x3_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16mf4x4_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_f16mf4x5_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_f16mf4x6_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_f16mf4x7_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_f16mf4x8_m (vbool64_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16mf2x2_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16mf2x3_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16mf2x4_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_f16mf2x5_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_f16mf2x6_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_f16mf2x7_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_f16mf2x8_m (vbool32_t mask, float16_t *base, ptrdiff_t bstride, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16m1x2_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16m1x3_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16m1x4_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_f16m1x5_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_f16m1x6_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_f16m1x7_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_f16m1x8_m (vbool16_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16m2x2_m (vbool8_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_f16m2x3_m (vbool8_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_f16m2x4_m (vbool8_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_f16m4x2_m (vbool4_t mask, float16_t *base, ptrdiff_t bstride, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16mf4x2_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16mf4x3_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16mf4x4_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_i16mf4x5_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_i16mf4x6_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_i16mf4x7_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_i16mf4x8_m (vbool64_t mask, int16_t *base, ptrdiff_t bstride, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16mf2x2_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16mf2x3_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16mf2x4_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_i16mf2x5_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_i16mf2x6_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_i16mf2x7_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_i16mf2x8_m (vbool32_t mask, int16_t *base, ptrdiff_t bstride, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16m1x2_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16m1x3_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16m1x4_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_i16m1x5_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_i16m1x6_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_i16m1x7_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_i16m1x8_m (vbool16_t mask, int16_t *base, ptrdiff_t bstride, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16m2x2_m (vbool8_t mask, int16_t *base, ptrdiff_t bstride, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_i16m2x3_m (vbool8_t mask, int16_t *base, ptrdiff_t bstride, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_i16m2x4_m (vbool8_t mask, int16_t *base, ptrdiff_t bstride, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_i16m4x2_m (vbool4_t mask, int16_t *base, ptrdiff_t bstride, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, ptrdiff_t bstride, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16m1x2_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16m1x3_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16m1x4_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e16_v_u16m1x5_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e16_v_u16m1x6_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e16_v_u16m1x7_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e16_v_u16m1x8_m (vbool16_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16m2x2_m (vbool8_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e16_v_u16m2x3_m (vbool8_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e16_v_u16m2x4_m (vbool8_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e16_v_u16m4x2_m (vbool4_t mask, uint16_t *base, ptrdiff_t bstride, vuint16m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssseg2e32_v">7.7. vssseg2e32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssseg2e32.v vs3, (rs1), rs2, vm	# nf=2
vssseg3e32.v vs3, (rs1), rs2, vm	# nf=3
vssseg4e32.v vs3, (rs1), rs2, vm	# nf=4
vssseg5e32.v vs3, (rs1), rs2, vm	# nf=5
vssseg6e32.v vs3, (rs1), rs2, vm	# nf=6
vssseg7e32.v vs3, (rs1), rs2, vm	# nf=7
vssseg8e32.v vs3, (rs1), rs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-089c10388b12b2d9e80a5e1eb76dc2f3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>32-bit strided segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vssseg2e32_v_f32mf2x2 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_f32mf2x3 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_f32mf2x4 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_f32mf2x5 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_f32mf2x6 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_f32mf2x7 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_f32mf2x8 (float32_t *base, ptrdiff_t bstride, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32m1x2 (float32_t *base, ptrdiff_t bstride, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_f32m1x3 (float32_t *base, ptrdiff_t bstride, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_f32m1x4 (float32_t *base, ptrdiff_t bstride, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_f32m1x5 (float32_t *base, ptrdiff_t bstride, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_f32m1x6 (float32_t *base, ptrdiff_t bstride, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_f32m1x7 (float32_t *base, ptrdiff_t bstride, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_f32m1x8 (float32_t *base, ptrdiff_t bstride, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32m2x2 (float32_t *base, ptrdiff_t bstride, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_f32m2x3 (float32_t *base, ptrdiff_t bstride, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_f32m2x4 (float32_t *base, ptrdiff_t bstride, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32m4x2 (float32_t *base, ptrdiff_t bstride, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32mf2x2 (int32_t *base, ptrdiff_t bstride, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_i32mf2x3 (int32_t *base, ptrdiff_t bstride, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_i32mf2x4 (int32_t *base, ptrdiff_t bstride, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_i32mf2x5 (int32_t *base, ptrdiff_t bstride, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_i32mf2x6 (int32_t *base, ptrdiff_t bstride, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_i32mf2x7 (int32_t *base, ptrdiff_t bstride, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_i32mf2x8 (int32_t *base, ptrdiff_t bstride, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32m1x2 (int32_t *base, ptrdiff_t bstride, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_i32m1x3 (int32_t *base, ptrdiff_t bstride, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_i32m1x4 (int32_t *base, ptrdiff_t bstride, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_i32m1x5 (int32_t *base, ptrdiff_t bstride, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_i32m1x6 (int32_t *base, ptrdiff_t bstride, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_i32m1x7 (int32_t *base, ptrdiff_t bstride, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_i32m1x8 (int32_t *base, ptrdiff_t bstride, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32m2x2 (int32_t *base, ptrdiff_t bstride, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_i32m2x3 (int32_t *base, ptrdiff_t bstride, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_i32m2x4 (int32_t *base, ptrdiff_t bstride, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32m4x2 (int32_t *base, ptrdiff_t bstride, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32mf2x2 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_u32mf2x3 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_u32mf2x4 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_u32mf2x5 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_u32mf2x6 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_u32mf2x7 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_u32mf2x8 (uint32_t *base, ptrdiff_t bstride, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32m1x2 (uint32_t *base, ptrdiff_t bstride, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_u32m1x3 (uint32_t *base, ptrdiff_t bstride, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_u32m1x4 (uint32_t *base, ptrdiff_t bstride, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_u32m1x5 (uint32_t *base, ptrdiff_t bstride, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_u32m1x6 (uint32_t *base, ptrdiff_t bstride, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_u32m1x7 (uint32_t *base, ptrdiff_t bstride, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_u32m1x8 (uint32_t *base, ptrdiff_t bstride, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32m2x2 (uint32_t *base, ptrdiff_t bstride, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_u32m2x3 (uint32_t *base, ptrdiff_t bstride, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_u32m2x4 (uint32_t *base, ptrdiff_t bstride, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32m4x2 (uint32_t *base, ptrdiff_t bstride, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32mf2x2_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_f32mf2x3_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_f32mf2x4_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_f32mf2x5_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_f32mf2x6_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_f32mf2x7_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_f32mf2x8_m (vbool64_t mask, float32_t *base, ptrdiff_t bstride, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32m1x2_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_f32m1x3_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_f32m1x4_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_f32m1x5_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_f32m1x6_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_f32m1x7_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_f32m1x8_m (vbool32_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32m2x2_m (vbool16_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_f32m2x3_m (vbool16_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_f32m2x4_m (vbool16_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_f32m4x2_m (vbool8_t mask, float32_t *base, ptrdiff_t bstride, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32mf2x2_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_i32mf2x3_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_i32mf2x4_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_i32mf2x5_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_i32mf2x6_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_i32mf2x7_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_i32mf2x8_m (vbool64_t mask, int32_t *base, ptrdiff_t bstride, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32m1x2_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_i32m1x3_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_i32m1x4_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_i32m1x5_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_i32m1x6_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_i32m1x7_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_i32m1x8_m (vbool32_t mask, int32_t *base, ptrdiff_t bstride, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32m2x2_m (vbool16_t mask, int32_t *base, ptrdiff_t bstride, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_i32m2x3_m (vbool16_t mask, int32_t *base, ptrdiff_t bstride, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_i32m2x4_m (vbool16_t mask, int32_t *base, ptrdiff_t bstride, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_i32m4x2_m (vbool8_t mask, int32_t *base, ptrdiff_t bstride, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, ptrdiff_t bstride, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32m1x2_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_u32m1x3_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_u32m1x4_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e32_v_u32m1x5_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e32_v_u32m1x6_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e32_v_u32m1x7_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e32_v_u32m1x8_m (vbool32_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32m2x2_m (vbool16_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e32_v_u32m2x3_m (vbool16_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e32_v_u32m2x4_m (vbool16_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e32_v_u32m4x2_m (vbool8_t mask, uint32_t *base, ptrdiff_t bstride, vuint32m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssseg2e64_v">7.8. vssseg2e64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssseg2e64.v vs3, (rs1), rs2, vm	# nf=2
vssseg3e64.v vs3, (rs1), rs2, vm	# nf=3
vssseg4e64.v vs3, (rs1), rs2, vm	# nf=4
vssseg5e64.v vs3, (rs1), rs2, vm	# nf=5
vssseg6e64.v vs3, (rs1), rs2, vm	# nf=6
vssseg7e64.v vs3, (rs1), rs2, vm	# nf=7
vssseg8e64.v vs3, (rs1), rs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-52641811f61981dd2fa05c86f1afc7e2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>64-bit strided segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsse64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vssseg2e64_v_f64m1x2 (float64_t *base, ptrdiff_t bstride, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_f64m1x3 (float64_t *base, ptrdiff_t bstride, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_f64m1x4 (float64_t *base, ptrdiff_t bstride, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e64_v_f64m1x5 (float64_t *base, ptrdiff_t bstride, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e64_v_f64m1x6 (float64_t *base, ptrdiff_t bstride, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e64_v_f64m1x7 (float64_t *base, ptrdiff_t bstride, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e64_v_f64m1x8 (float64_t *base, ptrdiff_t bstride, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_f64m2x2 (float64_t *base, ptrdiff_t bstride, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_f64m2x3 (float64_t *base, ptrdiff_t bstride, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_f64m2x4 (float64_t *base, ptrdiff_t bstride, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_f64m4x2 (float64_t *base, ptrdiff_t bstride, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_i64m1x2 (int64_t *base, ptrdiff_t bstride, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_i64m1x3 (int64_t *base, ptrdiff_t bstride, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_i64m1x4 (int64_t *base, ptrdiff_t bstride, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e64_v_i64m1x5 (int64_t *base, ptrdiff_t bstride, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e64_v_i64m1x6 (int64_t *base, ptrdiff_t bstride, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e64_v_i64m1x7 (int64_t *base, ptrdiff_t bstride, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e64_v_i64m1x8 (int64_t *base, ptrdiff_t bstride, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_i64m2x2 (int64_t *base, ptrdiff_t bstride, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_i64m2x3 (int64_t *base, ptrdiff_t bstride, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_i64m2x4 (int64_t *base, ptrdiff_t bstride, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_i64m4x2 (int64_t *base, ptrdiff_t bstride, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_u64m1x2 (uint64_t *base, ptrdiff_t bstride, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_u64m1x3 (uint64_t *base, ptrdiff_t bstride, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_u64m1x4 (uint64_t *base, ptrdiff_t bstride, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e64_v_u64m1x5 (uint64_t *base, ptrdiff_t bstride, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e64_v_u64m1x6 (uint64_t *base, ptrdiff_t bstride, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e64_v_u64m1x7 (uint64_t *base, ptrdiff_t bstride, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e64_v_u64m1x8 (uint64_t *base, ptrdiff_t bstride, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_u64m2x2 (uint64_t *base, ptrdiff_t bstride, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_u64m2x3 (uint64_t *base, ptrdiff_t bstride, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_u64m2x4 (uint64_t *base, ptrdiff_t bstride, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_u64m4x2 (uint64_t *base, ptrdiff_t bstride, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_f64m1x2_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_f64m1x3_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_f64m1x4_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e64_v_f64m1x5_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e64_v_f64m1x6_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e64_v_f64m1x7_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e64_v_f64m1x8_m (vbool64_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_f64m2x2_m (vbool32_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_f64m2x3_m (vbool32_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_f64m2x4_m (vbool32_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_f64m4x2_m (vbool16_t mask, float64_t *base, ptrdiff_t bstride, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_i64m1x2_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_i64m1x3_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_i64m1x4_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e64_v_i64m1x5_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e64_v_i64m1x6_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e64_v_i64m1x7_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e64_v_i64m1x8_m (vbool64_t mask, int64_t *base, ptrdiff_t bstride, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_i64m2x2_m (vbool32_t mask, int64_t *base, ptrdiff_t bstride, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_i64m2x3_m (vbool32_t mask, int64_t *base, ptrdiff_t bstride, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_i64m2x4_m (vbool32_t mask, int64_t *base, ptrdiff_t bstride, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_i64m4x2_m (vbool16_t mask, int64_t *base, ptrdiff_t bstride, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_u64m1x2_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_u64m1x3_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_u64m1x4_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vssseg5e64_v_u64m1x5_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vssseg6e64_v_u64m1x6_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vssseg7e64_v_u64m1x7_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vssseg8e64_v_u64m1x8_m (vbool64_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_u64m2x2_m (vbool32_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vssseg3e64_v_u64m2x3_m (vbool32_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vssseg4e64_v_u64m2x4_m (vbool32_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vssseg2e64_v_u64m4x2_m (vbool16_t mask, uint64_t *base, ptrdiff_t bstride, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_indexed_segment_loads_and_stores">8. Vector Indexed Segment Loads and Stores</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxseg2ei8.v vd, (rs1), vs2, vm	# nf=2
vluxseg3ei8.v vd, (rs1), vs2, vm	# nf=3
vluxseg4ei8.v vd, (rs1), vs2, vm	# nf=4
vluxseg5ei8.v vd, (rs1), vs2, vm	# nf=5
vluxseg6ei8.v vd, (rs1), vs2, vm	# nf=6
vluxseg7ei8.v vd, (rs1), vs2, vm	# nf=7
vluxseg8ei8.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9804b2dfc8635692361f09d4c201c178.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vluxseg2ei8_v_f16mf4x2 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei8_v_f16mf4x3 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei8_v_f16mf4x4 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei8_v_f16mf4x5 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei8_v_f16mf4x6 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei8_v_f16mf4x7 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei8_v_f16mf4x8 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei8_v_f16mf2x2 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei8_v_f16mf2x3 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei8_v_f16mf2x4 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei8_v_f16mf2x5 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei8_v_f16mf2x6 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei8_v_f16mf2x7 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei8_v_f16mf2x8 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei8_v_f16m1x2 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei8_v_f16m1x3 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei8_v_f16m1x4 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei8_v_f16m1x5 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei8_v_f16m1x6 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei8_v_f16m1x7 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei8_v_f16m1x8 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei8_v_f16m2x2 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei8_v_f16m2x3 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei8_v_f16m2x4 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vluxseg2ei8_v_f16m4x2 (const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei8_v_f32mf2x2 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei8_v_f32mf2x3 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei8_v_f32mf2x4 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei8_v_f32mf2x5 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei8_v_f32mf2x6 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei8_v_f32mf2x7 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei8_v_f32mf2x8 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei8_v_f32m1x2 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei8_v_f32m1x3 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei8_v_f32m1x4 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei8_v_f32m1x5 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei8_v_f32m1x6 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei8_v_f32m1x7 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei8_v_f32m1x8 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei8_v_f32m2x2 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei8_v_f32m2x3 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei8_v_f32m2x4 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei8_v_f32m4x2 (const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei8_v_f64m1x2 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei8_v_f64m1x3 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei8_v_f64m1x4 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei8_v_f64m1x5 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei8_v_f64m1x6 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei8_v_f64m1x7 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei8_v_f64m1x8 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei8_v_f64m2x2 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei8_v_f64m2x3 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei8_v_f64m2x4 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei8_v_f64m4x2 (const float64_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei8_v_i8mf8x2 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei8_v_i8mf8x3 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei8_v_i8mf8x4 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei8_v_i8mf8x5 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei8_v_i8mf8x6 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei8_v_i8mf8x7 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei8_v_i8mf8x8 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei8_v_i8mf4x2 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei8_v_i8mf4x3 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei8_v_i8mf4x4 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei8_v_i8mf4x5 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei8_v_i8mf4x6 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei8_v_i8mf4x7 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei8_v_i8mf4x8 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei8_v_i8mf2x2 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei8_v_i8mf2x3 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei8_v_i8mf2x4 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei8_v_i8mf2x5 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei8_v_i8mf2x6 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei8_v_i8mf2x7 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei8_v_i8mf2x8 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei8_v_i8m1x2 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei8_v_i8m1x3 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei8_v_i8m1x4 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei8_v_i8m1x5 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei8_v_i8m1x6 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei8_v_i8m1x7 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei8_v_i8m1x8 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2x2_t __riscv_vluxseg2ei8_v_i8m2x2 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x3_t __riscv_vluxseg3ei8_v_i8m2x3 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x4_t __riscv_vluxseg4ei8_v_i8m2x4 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4x2_t __riscv_vluxseg2ei8_v_i8m4x2 (const int8_t *base, vuint8m4_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei8_v_i16mf4x2 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei8_v_i16mf4x3 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei8_v_i16mf4x4 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei8_v_i16mf4x5 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei8_v_i16mf4x6 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei8_v_i16mf4x7 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei8_v_i16mf4x8 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei8_v_i16mf2x2 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei8_v_i16mf2x3 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei8_v_i16mf2x4 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei8_v_i16mf2x5 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei8_v_i16mf2x6 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei8_v_i16mf2x7 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei8_v_i16mf2x8 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei8_v_i16m1x2 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei8_v_i16m1x3 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei8_v_i16m1x4 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei8_v_i16m1x5 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei8_v_i16m1x6 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei8_v_i16m1x7 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei8_v_i16m1x8 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei8_v_i16m2x2 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei8_v_i16m2x3 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei8_v_i16m2x4 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4x2_t __riscv_vluxseg2ei8_v_i16m4x2 (const int16_t *base, vuint8m2_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei8_v_i32mf2x2 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei8_v_i32mf2x3 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei8_v_i32mf2x4 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei8_v_i32mf2x5 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei8_v_i32mf2x6 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei8_v_i32mf2x7 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei8_v_i32mf2x8 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei8_v_i32m1x2 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei8_v_i32m1x3 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei8_v_i32m1x4 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei8_v_i32m1x5 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei8_v_i32m1x6 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei8_v_i32m1x7 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei8_v_i32m1x8 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei8_v_i32m2x2 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei8_v_i32m2x3 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei8_v_i32m2x4 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei8_v_i32m4x2 (const int32_t *base, vuint8m1_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei8_v_i64m1x2 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei8_v_i64m1x3 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei8_v_i64m1x4 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei8_v_i64m1x5 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei8_v_i64m1x6 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei8_v_i64m1x7 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei8_v_i64m1x8 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei8_v_i64m2x2 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei8_v_i64m2x3 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei8_v_i64m2x4 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei8_v_i64m4x2 (const int64_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei8_v_u8mf8x2 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei8_v_u8mf8x3 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei8_v_u8mf8x4 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei8_v_u8mf8x5 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei8_v_u8mf8x6 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei8_v_u8mf8x7 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei8_v_u8mf8x8 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei8_v_u8mf4x2 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei8_v_u8mf4x3 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei8_v_u8mf4x4 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei8_v_u8mf4x5 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei8_v_u8mf4x6 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei8_v_u8mf4x7 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei8_v_u8mf4x8 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei8_v_u8mf2x2 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei8_v_u8mf2x3 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei8_v_u8mf2x4 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei8_v_u8mf2x5 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei8_v_u8mf2x6 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei8_v_u8mf2x7 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei8_v_u8mf2x8 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei8_v_u8m1x2 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei8_v_u8m1x3 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei8_v_u8m1x4 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei8_v_u8m1x5 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei8_v_u8m1x6 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei8_v_u8m1x7 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei8_v_u8m1x8 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2x2_t __riscv_vluxseg2ei8_v_u8m2x2 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x3_t __riscv_vluxseg3ei8_v_u8m2x3 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x4_t __riscv_vluxseg4ei8_v_u8m2x4 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4x2_t __riscv_vluxseg2ei8_v_u8m4x2 (const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei8_v_u16mf4x2 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei8_v_u16mf4x3 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei8_v_u16mf4x4 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei8_v_u16mf4x5 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei8_v_u16mf4x6 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei8_v_u16mf4x7 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei8_v_u16mf4x8 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei8_v_u16mf2x2 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei8_v_u16mf2x3 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei8_v_u16mf2x4 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei8_v_u16mf2x5 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei8_v_u16mf2x6 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei8_v_u16mf2x7 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei8_v_u16mf2x8 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei8_v_u16m1x2 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei8_v_u16m1x3 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei8_v_u16m1x4 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei8_v_u16m1x5 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei8_v_u16m1x6 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei8_v_u16m1x7 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei8_v_u16m1x8 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei8_v_u16m2x2 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei8_v_u16m2x3 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei8_v_u16m2x4 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4x2_t __riscv_vluxseg2ei8_v_u16m4x2 (const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei8_v_u32mf2x2 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei8_v_u32mf2x3 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei8_v_u32mf2x4 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei8_v_u32mf2x5 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei8_v_u32mf2x6 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei8_v_u32mf2x7 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei8_v_u32mf2x8 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei8_v_u32m1x2 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei8_v_u32m1x3 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei8_v_u32m1x4 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei8_v_u32m1x5 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei8_v_u32m1x6 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei8_v_u32m1x7 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei8_v_u32m1x8 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei8_v_u32m2x2 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei8_v_u32m2x3 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei8_v_u32m2x4 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei8_v_u32m4x2 (const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei8_v_u64m1x2 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei8_v_u64m1x3 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei8_v_u64m1x4 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei8_v_u64m1x5 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei8_v_u64m1x6 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei8_v_u64m1x7 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei8_v_u64m1x8 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei8_v_u64m2x2 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei8_v_u64m2x3 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei8_v_u64m2x4 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei8_v_u64m4x2 (const uint64_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vluxseg2ei8_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei8_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei8_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei8_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei8_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei8_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei8_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei8_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei8_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei8_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei8_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei8_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei8_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei8_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei8_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei8_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei8_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei8_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei8_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei8_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei8_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei8_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei8_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei8_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vluxseg2ei8_v_f16m4x2_m (vbool4_t mask, const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei8_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei8_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei8_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei8_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei8_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei8_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei8_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei8_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei8_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei8_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei8_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei8_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei8_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei8_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei8_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei8_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei8_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei8_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei8_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei8_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei8_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei8_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei8_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei8_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei8_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei8_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei8_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei8_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei8_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei8_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei8_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei8_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei8_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei8_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei8_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei8_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei8_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei8_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei8_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei8_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei8_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei8_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei8_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei8_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei8_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei8_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei8_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei8_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei8_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei8_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei8_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei8_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei8_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei8_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei8_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei8_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei8_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2x2_t __riscv_vluxseg2ei8_v_i8m2x2_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x3_t __riscv_vluxseg3ei8_v_i8m2x3_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x4_t __riscv_vluxseg4ei8_v_i8m2x4_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4x2_t __riscv_vluxseg2ei8_v_i8m4x2_m (vbool2_t mask, const int8_t *base, vuint8m4_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei8_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei8_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei8_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei8_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei8_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei8_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei8_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei8_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei8_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei8_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei8_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei8_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei8_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei8_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei8_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei8_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei8_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei8_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei8_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei8_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei8_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei8_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei8_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei8_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4x2_t __riscv_vluxseg2ei8_v_i16m4x2_m (vbool4_t mask, const int16_t *base, vuint8m2_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei8_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei8_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei8_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei8_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei8_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei8_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei8_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei8_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei8_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei8_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei8_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei8_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei8_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei8_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei8_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei8_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei8_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei8_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint8m1_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei8_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei8_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei8_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei8_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei8_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei8_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei8_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei8_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei8_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei8_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei8_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei8_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei8_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei8_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei8_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei8_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei8_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei8_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei8_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei8_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei8_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei8_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei8_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei8_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei8_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei8_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei8_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei8_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei8_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei8_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei8_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei8_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei8_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei8_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei8_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei8_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei8_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei8_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei8_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2x2_t __riscv_vluxseg2ei8_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x3_t __riscv_vluxseg3ei8_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x4_t __riscv_vluxseg4ei8_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4x2_t __riscv_vluxseg2ei8_v_u8m4x2_m (vbool2_t mask, const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei8_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei8_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei8_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei8_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei8_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei8_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei8_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei8_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei8_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei8_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei8_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei8_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei8_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei8_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei8_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei8_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei8_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei8_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei8_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei8_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei8_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei8_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei8_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei8_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4x2_t __riscv_vluxseg2ei8_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei8_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei8_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei8_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei8_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei8_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei8_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei8_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei8_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei8_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei8_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei8_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei8_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei8_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei8_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei8_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei8_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei8_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei8_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei8_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei8_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei8_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei8_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei8_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei8_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei8_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei8_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei8_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei8_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei8_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint8mf2_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxseg2ei16.v vd, (rs1), vs2, vm	# nf=2
vluxseg3ei16.v vd, (rs1), vs2, vm	# nf=3
vluxseg4ei16.v vd, (rs1), vs2, vm	# nf=4
vluxseg5ei16.v vd, (rs1), vs2, vm	# nf=5
vluxseg6ei16.v vd, (rs1), vs2, vm	# nf=6
vluxseg7ei16.v vd, (rs1), vs2, vm	# nf=7
vluxseg8ei16.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a73006affa29a5de88b421cc782f9d9d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vluxseg2ei16_v_f16mf4x2 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei16_v_f16mf4x3 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei16_v_f16mf4x4 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei16_v_f16mf4x5 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei16_v_f16mf4x6 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei16_v_f16mf4x7 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei16_v_f16mf4x8 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei16_v_f16mf2x2 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei16_v_f16mf2x3 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei16_v_f16mf2x4 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei16_v_f16mf2x5 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei16_v_f16mf2x6 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei16_v_f16mf2x7 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei16_v_f16mf2x8 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei16_v_f16m1x2 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei16_v_f16m1x3 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei16_v_f16m1x4 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei16_v_f16m1x5 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei16_v_f16m1x6 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei16_v_f16m1x7 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei16_v_f16m1x8 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei16_v_f16m2x2 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei16_v_f16m2x3 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei16_v_f16m2x4 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vluxseg2ei16_v_f16m4x2 (const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei16_v_f32mf2x2 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei16_v_f32mf2x3 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei16_v_f32mf2x4 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei16_v_f32mf2x5 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei16_v_f32mf2x6 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei16_v_f32mf2x7 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei16_v_f32mf2x8 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei16_v_f32m1x2 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei16_v_f32m1x3 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei16_v_f32m1x4 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei16_v_f32m1x5 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei16_v_f32m1x6 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei16_v_f32m1x7 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei16_v_f32m1x8 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei16_v_f32m2x2 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei16_v_f32m2x3 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei16_v_f32m2x4 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei16_v_f32m4x2 (const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei16_v_f64m1x2 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei16_v_f64m1x3 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei16_v_f64m1x4 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei16_v_f64m1x5 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei16_v_f64m1x6 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei16_v_f64m1x7 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei16_v_f64m1x8 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei16_v_f64m2x2 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei16_v_f64m2x3 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei16_v_f64m2x4 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei16_v_f64m4x2 (const float64_t *base, vuint16m1_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei16_v_i8mf8x2 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei16_v_i8mf8x3 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei16_v_i8mf8x4 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei16_v_i8mf8x5 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei16_v_i8mf8x6 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei16_v_i8mf8x7 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei16_v_i8mf8x8 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei16_v_i8mf4x2 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei16_v_i8mf4x3 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei16_v_i8mf4x4 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei16_v_i8mf4x5 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei16_v_i8mf4x6 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei16_v_i8mf4x7 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei16_v_i8mf4x8 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei16_v_i8mf2x2 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei16_v_i8mf2x3 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei16_v_i8mf2x4 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei16_v_i8mf2x5 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei16_v_i8mf2x6 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei16_v_i8mf2x7 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei16_v_i8mf2x8 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei16_v_i8m1x2 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei16_v_i8m1x3 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei16_v_i8m1x4 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei16_v_i8m1x5 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei16_v_i8m1x6 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei16_v_i8m1x7 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei16_v_i8m1x8 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2x2_t __riscv_vluxseg2ei16_v_i8m2x2 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x3_t __riscv_vluxseg3ei16_v_i8m2x3 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x4_t __riscv_vluxseg4ei16_v_i8m2x4 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4x2_t __riscv_vluxseg2ei16_v_i8m4x2 (const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei16_v_i16mf4x2 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei16_v_i16mf4x3 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei16_v_i16mf4x4 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei16_v_i16mf4x5 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei16_v_i16mf4x6 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei16_v_i16mf4x7 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei16_v_i16mf4x8 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei16_v_i16mf2x2 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei16_v_i16mf2x3 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei16_v_i16mf2x4 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei16_v_i16mf2x5 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei16_v_i16mf2x6 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei16_v_i16mf2x7 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei16_v_i16mf2x8 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei16_v_i16m1x2 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei16_v_i16m1x3 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei16_v_i16m1x4 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei16_v_i16m1x5 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei16_v_i16m1x6 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei16_v_i16m1x7 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei16_v_i16m1x8 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei16_v_i16m2x2 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei16_v_i16m2x3 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei16_v_i16m2x4 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4x2_t __riscv_vluxseg2ei16_v_i16m4x2 (const int16_t *base, vuint16m4_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei16_v_i32mf2x2 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei16_v_i32mf2x3 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei16_v_i32mf2x4 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei16_v_i32mf2x5 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei16_v_i32mf2x6 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei16_v_i32mf2x7 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei16_v_i32mf2x8 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei16_v_i32m1x2 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei16_v_i32m1x3 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei16_v_i32m1x4 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei16_v_i32m1x5 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei16_v_i32m1x6 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei16_v_i32m1x7 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei16_v_i32m1x8 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei16_v_i32m2x2 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei16_v_i32m2x3 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei16_v_i32m2x4 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei16_v_i32m4x2 (const int32_t *base, vuint16m2_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei16_v_i64m1x2 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei16_v_i64m1x3 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei16_v_i64m1x4 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei16_v_i64m1x5 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei16_v_i64m1x6 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei16_v_i64m1x7 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei16_v_i64m1x8 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei16_v_i64m2x2 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei16_v_i64m2x3 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei16_v_i64m2x4 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei16_v_i64m4x2 (const int64_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei16_v_u8mf8x2 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei16_v_u8mf8x3 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei16_v_u8mf8x4 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei16_v_u8mf8x5 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei16_v_u8mf8x6 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei16_v_u8mf8x7 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei16_v_u8mf8x8 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei16_v_u8mf4x2 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei16_v_u8mf4x3 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei16_v_u8mf4x4 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei16_v_u8mf4x5 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei16_v_u8mf4x6 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei16_v_u8mf4x7 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei16_v_u8mf4x8 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei16_v_u8mf2x2 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei16_v_u8mf2x3 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei16_v_u8mf2x4 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei16_v_u8mf2x5 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei16_v_u8mf2x6 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei16_v_u8mf2x7 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei16_v_u8mf2x8 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei16_v_u8m1x2 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei16_v_u8m1x3 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei16_v_u8m1x4 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei16_v_u8m1x5 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei16_v_u8m1x6 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei16_v_u8m1x7 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei16_v_u8m1x8 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2x2_t __riscv_vluxseg2ei16_v_u8m2x2 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x3_t __riscv_vluxseg3ei16_v_u8m2x3 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x4_t __riscv_vluxseg4ei16_v_u8m2x4 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4x2_t __riscv_vluxseg2ei16_v_u8m4x2 (const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei16_v_u16mf4x2 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei16_v_u16mf4x3 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei16_v_u16mf4x4 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei16_v_u16mf4x5 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei16_v_u16mf4x6 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei16_v_u16mf4x7 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei16_v_u16mf4x8 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei16_v_u16mf2x2 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei16_v_u16mf2x3 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei16_v_u16mf2x4 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei16_v_u16mf2x5 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei16_v_u16mf2x6 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei16_v_u16mf2x7 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei16_v_u16mf2x8 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei16_v_u16m1x2 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei16_v_u16m1x3 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei16_v_u16m1x4 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei16_v_u16m1x5 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei16_v_u16m1x6 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei16_v_u16m1x7 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei16_v_u16m1x8 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei16_v_u16m2x2 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei16_v_u16m2x3 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei16_v_u16m2x4 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4x2_t __riscv_vluxseg2ei16_v_u16m4x2 (const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei16_v_u32mf2x2 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei16_v_u32mf2x3 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei16_v_u32mf2x4 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei16_v_u32mf2x5 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei16_v_u32mf2x6 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei16_v_u32mf2x7 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei16_v_u32mf2x8 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei16_v_u32m1x2 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei16_v_u32m1x3 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei16_v_u32m1x4 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei16_v_u32m1x5 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei16_v_u32m1x6 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei16_v_u32m1x7 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei16_v_u32m1x8 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei16_v_u32m2x2 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei16_v_u32m2x3 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei16_v_u32m2x4 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei16_v_u32m4x2 (const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei16_v_u64m1x2 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei16_v_u64m1x3 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei16_v_u64m1x4 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei16_v_u64m1x5 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei16_v_u64m1x6 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei16_v_u64m1x7 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei16_v_u64m1x8 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei16_v_u64m2x2 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei16_v_u64m2x3 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei16_v_u64m2x4 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei16_v_u64m4x2 (const uint64_t *base, vuint16m1_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vluxseg2ei16_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei16_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei16_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei16_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei16_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei16_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei16_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei16_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei16_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei16_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei16_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei16_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei16_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei16_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei16_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei16_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei16_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei16_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei16_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei16_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei16_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei16_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei16_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei16_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vluxseg2ei16_v_f16m4x2_m (vbool4_t mask, const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei16_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei16_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei16_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei16_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei16_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei16_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei16_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei16_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei16_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei16_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei16_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei16_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei16_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei16_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei16_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei16_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei16_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei16_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei16_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei16_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei16_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei16_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei16_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei16_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei16_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei16_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei16_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei16_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei16_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint16m1_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei16_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei16_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei16_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei16_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei16_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei16_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei16_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei16_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei16_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei16_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei16_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei16_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei16_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei16_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei16_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei16_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei16_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei16_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei16_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei16_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei16_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei16_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei16_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei16_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei16_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei16_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei16_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei16_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2x2_t __riscv_vluxseg2ei16_v_i8m2x2_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x3_t __riscv_vluxseg3ei16_v_i8m2x3_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x4_t __riscv_vluxseg4ei16_v_i8m2x4_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4x2_t __riscv_vluxseg2ei16_v_i8m4x2_m (vbool2_t mask, const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei16_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei16_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei16_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei16_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei16_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei16_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei16_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei16_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei16_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei16_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei16_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei16_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei16_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei16_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei16_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei16_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei16_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei16_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei16_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei16_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei16_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei16_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei16_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei16_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4x2_t __riscv_vluxseg2ei16_v_i16m4x2_m (vbool4_t mask, const int16_t *base, vuint16m4_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei16_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei16_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei16_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei16_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei16_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei16_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei16_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei16_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei16_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei16_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei16_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei16_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei16_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei16_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei16_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei16_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei16_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei16_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint16m2_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei16_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei16_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei16_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei16_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei16_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei16_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei16_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei16_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei16_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei16_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei16_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei16_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei16_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei16_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei16_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei16_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei16_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei16_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei16_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei16_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei16_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei16_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei16_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei16_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei16_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei16_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei16_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei16_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei16_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei16_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei16_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei16_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei16_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei16_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei16_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei16_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei16_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei16_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei16_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2x2_t __riscv_vluxseg2ei16_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x3_t __riscv_vluxseg3ei16_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x4_t __riscv_vluxseg4ei16_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4x2_t __riscv_vluxseg2ei16_v_u8m4x2_m (vbool2_t mask, const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei16_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei16_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei16_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei16_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei16_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei16_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei16_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei16_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei16_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei16_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei16_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei16_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei16_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei16_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei16_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei16_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei16_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei16_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei16_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei16_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei16_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei16_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei16_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei16_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4x2_t __riscv_vluxseg2ei16_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei16_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei16_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei16_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei16_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei16_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei16_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei16_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei16_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei16_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei16_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei16_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei16_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei16_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei16_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei16_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei16_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei16_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei16_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei16_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei16_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei16_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei16_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei16_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei16_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei16_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei16_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei16_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei16_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei16_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint16m1_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxseg2ei32.v vd, (rs1), vs2, vm	# nf=2
vluxseg3ei32.v vd, (rs1), vs2, vm	# nf=3
vluxseg4ei32.v vd, (rs1), vs2, vm	# nf=4
vluxseg5ei32.v vd, (rs1), vs2, vm	# nf=5
vluxseg6ei32.v vd, (rs1), vs2, vm	# nf=6
vluxseg7ei32.v vd, (rs1), vs2, vm	# nf=7
vluxseg8ei32.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6a59c6b7a3dba9fc211e663f6af011e9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vluxseg2ei32_v_f16mf4x2 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei32_v_f16mf4x3 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei32_v_f16mf4x4 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei32_v_f16mf4x5 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei32_v_f16mf4x6 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei32_v_f16mf4x7 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei32_v_f16mf4x8 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei32_v_f16mf2x2 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei32_v_f16mf2x3 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei32_v_f16mf2x4 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei32_v_f16mf2x5 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei32_v_f16mf2x6 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei32_v_f16mf2x7 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei32_v_f16mf2x8 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei32_v_f16m1x2 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei32_v_f16m1x3 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei32_v_f16m1x4 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei32_v_f16m1x5 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei32_v_f16m1x6 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei32_v_f16m1x7 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei32_v_f16m1x8 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei32_v_f16m2x2 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei32_v_f16m2x3 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei32_v_f16m2x4 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vluxseg2ei32_v_f16m4x2 (const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei32_v_f32mf2x2 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei32_v_f32mf2x3 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei32_v_f32mf2x4 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei32_v_f32mf2x5 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei32_v_f32mf2x6 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei32_v_f32mf2x7 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei32_v_f32mf2x8 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei32_v_f32m1x2 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei32_v_f32m1x3 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei32_v_f32m1x4 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei32_v_f32m1x5 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei32_v_f32m1x6 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei32_v_f32m1x7 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei32_v_f32m1x8 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei32_v_f32m2x2 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei32_v_f32m2x3 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei32_v_f32m2x4 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei32_v_f32m4x2 (const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei32_v_f64m1x2 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei32_v_f64m1x3 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei32_v_f64m1x4 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei32_v_f64m1x5 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei32_v_f64m1x6 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei32_v_f64m1x7 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei32_v_f64m1x8 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei32_v_f64m2x2 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei32_v_f64m2x3 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei32_v_f64m2x4 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei32_v_f64m4x2 (const float64_t *base, vuint32m2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei32_v_i8mf8x2 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei32_v_i8mf8x3 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei32_v_i8mf8x4 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei32_v_i8mf8x5 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei32_v_i8mf8x6 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei32_v_i8mf8x7 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei32_v_i8mf8x8 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei32_v_i8mf4x2 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei32_v_i8mf4x3 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei32_v_i8mf4x4 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei32_v_i8mf4x5 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei32_v_i8mf4x6 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei32_v_i8mf4x7 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei32_v_i8mf4x8 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei32_v_i8mf2x2 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei32_v_i8mf2x3 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei32_v_i8mf2x4 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei32_v_i8mf2x5 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei32_v_i8mf2x6 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei32_v_i8mf2x7 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei32_v_i8mf2x8 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei32_v_i8m1x2 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei32_v_i8m1x3 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei32_v_i8m1x4 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei32_v_i8m1x5 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei32_v_i8m1x6 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei32_v_i8m1x7 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei32_v_i8m1x8 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2x2_t __riscv_vluxseg2ei32_v_i8m2x2 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x3_t __riscv_vluxseg3ei32_v_i8m2x3 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x4_t __riscv_vluxseg4ei32_v_i8m2x4 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei32_v_i16mf4x2 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei32_v_i16mf4x3 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei32_v_i16mf4x4 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei32_v_i16mf4x5 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei32_v_i16mf4x6 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei32_v_i16mf4x7 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei32_v_i16mf4x8 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei32_v_i16mf2x2 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei32_v_i16mf2x3 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei32_v_i16mf2x4 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei32_v_i16mf2x5 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei32_v_i16mf2x6 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei32_v_i16mf2x7 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei32_v_i16mf2x8 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei32_v_i16m1x2 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei32_v_i16m1x3 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei32_v_i16m1x4 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei32_v_i16m1x5 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei32_v_i16m1x6 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei32_v_i16m1x7 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei32_v_i16m1x8 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei32_v_i16m2x2 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei32_v_i16m2x3 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei32_v_i16m2x4 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4x2_t __riscv_vluxseg2ei32_v_i16m4x2 (const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei32_v_i32mf2x2 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei32_v_i32mf2x3 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei32_v_i32mf2x4 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei32_v_i32mf2x5 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei32_v_i32mf2x6 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei32_v_i32mf2x7 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei32_v_i32mf2x8 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei32_v_i32m1x2 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei32_v_i32m1x3 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei32_v_i32m1x4 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei32_v_i32m1x5 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei32_v_i32m1x6 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei32_v_i32m1x7 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei32_v_i32m1x8 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei32_v_i32m2x2 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei32_v_i32m2x3 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei32_v_i32m2x4 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei32_v_i32m4x2 (const int32_t *base, vuint32m4_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei32_v_i64m1x2 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei32_v_i64m1x3 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei32_v_i64m1x4 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei32_v_i64m1x5 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei32_v_i64m1x6 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei32_v_i64m1x7 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei32_v_i64m1x8 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei32_v_i64m2x2 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei32_v_i64m2x3 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei32_v_i64m2x4 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei32_v_i64m4x2 (const int64_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei32_v_u8mf8x2 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei32_v_u8mf8x3 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei32_v_u8mf8x4 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei32_v_u8mf8x5 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei32_v_u8mf8x6 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei32_v_u8mf8x7 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei32_v_u8mf8x8 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei32_v_u8mf4x2 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei32_v_u8mf4x3 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei32_v_u8mf4x4 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei32_v_u8mf4x5 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei32_v_u8mf4x6 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei32_v_u8mf4x7 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei32_v_u8mf4x8 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei32_v_u8mf2x2 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei32_v_u8mf2x3 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei32_v_u8mf2x4 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei32_v_u8mf2x5 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei32_v_u8mf2x6 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei32_v_u8mf2x7 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei32_v_u8mf2x8 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei32_v_u8m1x2 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei32_v_u8m1x3 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei32_v_u8m1x4 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei32_v_u8m1x5 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei32_v_u8m1x6 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei32_v_u8m1x7 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei32_v_u8m1x8 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2x2_t __riscv_vluxseg2ei32_v_u8m2x2 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x3_t __riscv_vluxseg3ei32_v_u8m2x3 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x4_t __riscv_vluxseg4ei32_v_u8m2x4 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei32_v_u16mf4x2 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei32_v_u16mf4x3 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei32_v_u16mf4x4 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei32_v_u16mf4x5 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei32_v_u16mf4x6 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei32_v_u16mf4x7 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei32_v_u16mf4x8 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei32_v_u16mf2x2 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei32_v_u16mf2x3 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei32_v_u16mf2x4 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei32_v_u16mf2x5 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei32_v_u16mf2x6 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei32_v_u16mf2x7 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei32_v_u16mf2x8 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei32_v_u16m1x2 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei32_v_u16m1x3 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei32_v_u16m1x4 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei32_v_u16m1x5 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei32_v_u16m1x6 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei32_v_u16m1x7 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei32_v_u16m1x8 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei32_v_u16m2x2 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei32_v_u16m2x3 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei32_v_u16m2x4 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4x2_t __riscv_vluxseg2ei32_v_u16m4x2 (const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei32_v_u32mf2x2 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei32_v_u32mf2x3 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei32_v_u32mf2x4 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei32_v_u32mf2x5 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei32_v_u32mf2x6 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei32_v_u32mf2x7 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei32_v_u32mf2x8 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei32_v_u32m1x2 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei32_v_u32m1x3 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei32_v_u32m1x4 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei32_v_u32m1x5 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei32_v_u32m1x6 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei32_v_u32m1x7 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei32_v_u32m1x8 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei32_v_u32m2x2 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei32_v_u32m2x3 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei32_v_u32m2x4 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei32_v_u32m4x2 (const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei32_v_u64m1x2 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei32_v_u64m1x3 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei32_v_u64m1x4 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei32_v_u64m1x5 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei32_v_u64m1x6 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei32_v_u64m1x7 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei32_v_u64m1x8 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei32_v_u64m2x2 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei32_v_u64m2x3 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei32_v_u64m2x4 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei32_v_u64m4x2 (const uint64_t *base, vuint32m2_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vluxseg2ei32_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei32_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei32_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei32_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei32_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei32_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei32_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei32_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei32_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei32_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei32_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei32_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei32_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei32_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei32_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei32_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei32_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei32_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei32_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei32_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei32_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei32_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei32_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei32_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vluxseg2ei32_v_f16m4x2_m (vbool4_t mask, const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei32_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei32_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei32_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei32_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei32_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei32_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei32_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei32_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei32_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei32_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei32_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei32_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei32_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei32_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei32_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei32_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei32_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei32_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei32_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei32_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei32_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei32_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei32_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei32_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei32_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei32_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei32_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei32_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei32_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint32m2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei32_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei32_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei32_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei32_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei32_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei32_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei32_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei32_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei32_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei32_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei32_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei32_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei32_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei32_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei32_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei32_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei32_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei32_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei32_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei32_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei32_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei32_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei32_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei32_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei32_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei32_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei32_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei32_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2x2_t __riscv_vluxseg2ei32_v_i8m2x2_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x3_t __riscv_vluxseg3ei32_v_i8m2x3_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x4_t __riscv_vluxseg4ei32_v_i8m2x4_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei32_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei32_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei32_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei32_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei32_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei32_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei32_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei32_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei32_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei32_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei32_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei32_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei32_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei32_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei32_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei32_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei32_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei32_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei32_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei32_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei32_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei32_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei32_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei32_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4x2_t __riscv_vluxseg2ei32_v_i16m4x2_m (vbool4_t mask, const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei32_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei32_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei32_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei32_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei32_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei32_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei32_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei32_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei32_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei32_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei32_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei32_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei32_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei32_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei32_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei32_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei32_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei32_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint32m4_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei32_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei32_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei32_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei32_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei32_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei32_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei32_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei32_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei32_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei32_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei32_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei32_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei32_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei32_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei32_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei32_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei32_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei32_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei32_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei32_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei32_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei32_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei32_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei32_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei32_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei32_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei32_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei32_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei32_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei32_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei32_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei32_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei32_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei32_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei32_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei32_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei32_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei32_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei32_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2x2_t __riscv_vluxseg2ei32_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x3_t __riscv_vluxseg3ei32_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x4_t __riscv_vluxseg4ei32_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei32_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei32_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei32_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei32_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei32_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei32_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei32_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei32_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei32_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei32_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei32_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei32_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei32_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei32_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei32_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei32_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei32_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei32_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei32_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei32_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei32_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei32_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei32_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei32_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4x2_t __riscv_vluxseg2ei32_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei32_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei32_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei32_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei32_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei32_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei32_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei32_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei32_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei32_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei32_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei32_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei32_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei32_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei32_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei32_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei32_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei32_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei32_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei32_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei32_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei32_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei32_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei32_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei32_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei32_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei32_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei32_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei32_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei32_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint32m2_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vluxseg2ei64.v vd, (rs1), vs2, vm	# nf=2
vluxseg3ei64.v vd, (rs1), vs2, vm	# nf=3
vluxseg4ei64.v vd, (rs1), vs2, vm	# nf=4
vluxseg5ei64.v vd, (rs1), vs2, vm	# nf=5
vluxseg6ei64.v vd, (rs1), vs2, vm	# nf=6
vluxseg7ei64.v vd, (rs1), vs2, vm	# nf=7
vluxseg8ei64.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-38d29f1210ce28bfe79d4e04095fde5a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vluxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vluxseg2ei64_v_f16mf4x2 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei64_v_f16mf4x3 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei64_v_f16mf4x4 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei64_v_f16mf4x5 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei64_v_f16mf4x6 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei64_v_f16mf4x7 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei64_v_f16mf4x8 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei64_v_f16mf2x2 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei64_v_f16mf2x3 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei64_v_f16mf2x4 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei64_v_f16mf2x5 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei64_v_f16mf2x6 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei64_v_f16mf2x7 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei64_v_f16mf2x8 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei64_v_f16m1x2 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei64_v_f16m1x3 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei64_v_f16m1x4 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei64_v_f16m1x5 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei64_v_f16m1x6 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei64_v_f16m1x7 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei64_v_f16m1x8 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei64_v_f16m2x2 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei64_v_f16m2x3 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei64_v_f16m2x4 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei64_v_f32mf2x2 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei64_v_f32mf2x3 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei64_v_f32mf2x4 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei64_v_f32mf2x5 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei64_v_f32mf2x6 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei64_v_f32mf2x7 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei64_v_f32mf2x8 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei64_v_f32m1x2 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei64_v_f32m1x3 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei64_v_f32m1x4 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei64_v_f32m1x5 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei64_v_f32m1x6 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei64_v_f32m1x7 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei64_v_f32m1x8 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei64_v_f32m2x2 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei64_v_f32m2x3 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei64_v_f32m2x4 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei64_v_f32m4x2 (const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei64_v_f64m1x2 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei64_v_f64m1x3 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei64_v_f64m1x4 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei64_v_f64m1x5 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei64_v_f64m1x6 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei64_v_f64m1x7 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei64_v_f64m1x8 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei64_v_f64m2x2 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei64_v_f64m2x3 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei64_v_f64m2x4 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei64_v_f64m4x2 (const float64_t *base, vuint64m4_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei64_v_i8mf8x2 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei64_v_i8mf8x3 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei64_v_i8mf8x4 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei64_v_i8mf8x5 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei64_v_i8mf8x6 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei64_v_i8mf8x7 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei64_v_i8mf8x8 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei64_v_i8mf4x2 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei64_v_i8mf4x3 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei64_v_i8mf4x4 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei64_v_i8mf4x5 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei64_v_i8mf4x6 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei64_v_i8mf4x7 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei64_v_i8mf4x8 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei64_v_i8mf2x2 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei64_v_i8mf2x3 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei64_v_i8mf2x4 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei64_v_i8mf2x5 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei64_v_i8mf2x6 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei64_v_i8mf2x7 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei64_v_i8mf2x8 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei64_v_i8m1x2 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei64_v_i8m1x3 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei64_v_i8m1x4 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei64_v_i8m1x5 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei64_v_i8m1x6 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei64_v_i8m1x7 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei64_v_i8m1x8 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei64_v_i16mf4x2 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei64_v_i16mf4x3 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei64_v_i16mf4x4 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei64_v_i16mf4x5 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei64_v_i16mf4x6 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei64_v_i16mf4x7 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei64_v_i16mf4x8 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei64_v_i16mf2x2 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei64_v_i16mf2x3 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei64_v_i16mf2x4 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei64_v_i16mf2x5 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei64_v_i16mf2x6 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei64_v_i16mf2x7 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei64_v_i16mf2x8 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei64_v_i16m1x2 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei64_v_i16m1x3 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei64_v_i16m1x4 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei64_v_i16m1x5 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei64_v_i16m1x6 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei64_v_i16m1x7 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei64_v_i16m1x8 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei64_v_i16m2x2 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei64_v_i16m2x3 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei64_v_i16m2x4 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei64_v_i32mf2x2 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei64_v_i32mf2x3 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei64_v_i32mf2x4 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei64_v_i32mf2x5 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei64_v_i32mf2x6 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei64_v_i32mf2x7 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei64_v_i32mf2x8 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei64_v_i32m1x2 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei64_v_i32m1x3 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei64_v_i32m1x4 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei64_v_i32m1x5 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei64_v_i32m1x6 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei64_v_i32m1x7 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei64_v_i32m1x8 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei64_v_i32m2x2 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei64_v_i32m2x3 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei64_v_i32m2x4 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei64_v_i32m4x2 (const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei64_v_i64m1x2 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei64_v_i64m1x3 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei64_v_i64m1x4 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei64_v_i64m1x5 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei64_v_i64m1x6 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei64_v_i64m1x7 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei64_v_i64m1x8 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei64_v_i64m2x2 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei64_v_i64m2x3 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei64_v_i64m2x4 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei64_v_i64m4x2 (const int64_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei64_v_u8mf8x2 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei64_v_u8mf8x3 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei64_v_u8mf8x4 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei64_v_u8mf8x5 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei64_v_u8mf8x6 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei64_v_u8mf8x7 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei64_v_u8mf8x8 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei64_v_u8mf4x2 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei64_v_u8mf4x3 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei64_v_u8mf4x4 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei64_v_u8mf4x5 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei64_v_u8mf4x6 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei64_v_u8mf4x7 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei64_v_u8mf4x8 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei64_v_u8mf2x2 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei64_v_u8mf2x3 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei64_v_u8mf2x4 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei64_v_u8mf2x5 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei64_v_u8mf2x6 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei64_v_u8mf2x7 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei64_v_u8mf2x8 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei64_v_u8m1x2 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei64_v_u8m1x3 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei64_v_u8m1x4 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei64_v_u8m1x5 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei64_v_u8m1x6 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei64_v_u8m1x7 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei64_v_u8m1x8 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei64_v_u16mf4x2 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei64_v_u16mf4x3 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei64_v_u16mf4x4 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei64_v_u16mf4x5 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei64_v_u16mf4x6 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei64_v_u16mf4x7 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei64_v_u16mf4x8 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei64_v_u16mf2x2 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei64_v_u16mf2x3 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei64_v_u16mf2x4 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei64_v_u16mf2x5 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei64_v_u16mf2x6 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei64_v_u16mf2x7 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei64_v_u16mf2x8 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei64_v_u16m1x2 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei64_v_u16m1x3 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei64_v_u16m1x4 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei64_v_u16m1x5 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei64_v_u16m1x6 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei64_v_u16m1x7 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei64_v_u16m1x8 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei64_v_u16m2x2 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei64_v_u16m2x3 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei64_v_u16m2x4 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei64_v_u32mf2x2 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei64_v_u32mf2x3 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei64_v_u32mf2x4 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei64_v_u32mf2x5 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei64_v_u32mf2x6 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei64_v_u32mf2x7 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei64_v_u32mf2x8 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei64_v_u32m1x2 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei64_v_u32m1x3 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei64_v_u32m1x4 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei64_v_u32m1x5 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei64_v_u32m1x6 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei64_v_u32m1x7 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei64_v_u32m1x8 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei64_v_u32m2x2 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei64_v_u32m2x3 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei64_v_u32m2x4 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei64_v_u32m4x2 (const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei64_v_u64m1x2 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei64_v_u64m1x3 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei64_v_u64m1x4 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei64_v_u64m1x5 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei64_v_u64m1x6 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei64_v_u64m1x7 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei64_v_u64m1x8 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei64_v_u64m2x2 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei64_v_u64m2x3 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei64_v_u64m2x4 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei64_v_u64m4x2 (const uint64_t *base, vuint64m4_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vluxseg2ei64_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vluxseg3ei64_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vluxseg4ei64_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vluxseg5ei64_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vluxseg6ei64_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vluxseg7ei64_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vluxseg8ei64_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vluxseg2ei64_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vluxseg3ei64_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vluxseg4ei64_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vluxseg5ei64_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vluxseg6ei64_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vluxseg7ei64_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vluxseg8ei64_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vluxseg2ei64_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vluxseg3ei64_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vluxseg4ei64_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vluxseg5ei64_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vluxseg6ei64_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vluxseg7ei64_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vluxseg8ei64_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vluxseg2ei64_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vluxseg3ei64_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vluxseg4ei64_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vluxseg2ei64_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vluxseg3ei64_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vluxseg4ei64_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vluxseg5ei64_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vluxseg6ei64_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vluxseg7ei64_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vluxseg8ei64_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vluxseg2ei64_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vluxseg3ei64_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vluxseg4ei64_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vluxseg5ei64_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vluxseg6ei64_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vluxseg7ei64_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vluxseg8ei64_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vluxseg2ei64_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vluxseg3ei64_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vluxseg4ei64_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vluxseg2ei64_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vluxseg2ei64_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vluxseg3ei64_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vluxseg4ei64_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vluxseg5ei64_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vluxseg6ei64_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vluxseg7ei64_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vluxseg8ei64_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vluxseg2ei64_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vluxseg3ei64_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vluxseg4ei64_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vluxseg2ei64_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint64m4_t bindex, size_t vl);
vint8mf8x2_t __riscv_vluxseg2ei64_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x3_t __riscv_vluxseg3ei64_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x4_t __riscv_vluxseg4ei64_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x5_t __riscv_vluxseg5ei64_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x6_t __riscv_vluxseg6ei64_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x7_t __riscv_vluxseg7ei64_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x8_t __riscv_vluxseg8ei64_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4x2_t __riscv_vluxseg2ei64_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vluxseg3ei64_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vluxseg4ei64_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vluxseg5ei64_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vluxseg6ei64_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vluxseg7ei64_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vluxseg8ei64_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vluxseg2ei64_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x3_t __riscv_vluxseg3ei64_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x4_t __riscv_vluxseg4ei64_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x5_t __riscv_vluxseg5ei64_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x6_t __riscv_vluxseg6ei64_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x7_t __riscv_vluxseg7ei64_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x8_t __riscv_vluxseg8ei64_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1x2_t __riscv_vluxseg2ei64_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x3_t __riscv_vluxseg3ei64_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x4_t __riscv_vluxseg4ei64_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x5_t __riscv_vluxseg5ei64_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x6_t __riscv_vluxseg6ei64_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x7_t __riscv_vluxseg7ei64_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x8_t __riscv_vluxseg8ei64_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vluxseg2ei64_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x3_t __riscv_vluxseg3ei64_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x4_t __riscv_vluxseg4ei64_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x5_t __riscv_vluxseg5ei64_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x6_t __riscv_vluxseg6ei64_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x7_t __riscv_vluxseg7ei64_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x8_t __riscv_vluxseg8ei64_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2x2_t __riscv_vluxseg2ei64_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vluxseg3ei64_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vluxseg4ei64_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vluxseg5ei64_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vluxseg6ei64_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vluxseg7ei64_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vluxseg8ei64_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1x2_t __riscv_vluxseg2ei64_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x3_t __riscv_vluxseg3ei64_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x4_t __riscv_vluxseg4ei64_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x5_t __riscv_vluxseg5ei64_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x6_t __riscv_vluxseg6ei64_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x7_t __riscv_vluxseg7ei64_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x8_t __riscv_vluxseg8ei64_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2x2_t __riscv_vluxseg2ei64_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x3_t __riscv_vluxseg3ei64_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x4_t __riscv_vluxseg4ei64_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vluxseg2ei64_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x3_t __riscv_vluxseg3ei64_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x4_t __riscv_vluxseg4ei64_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x5_t __riscv_vluxseg5ei64_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x6_t __riscv_vluxseg6ei64_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x7_t __riscv_vluxseg7ei64_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x8_t __riscv_vluxseg8ei64_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1x2_t __riscv_vluxseg2ei64_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x3_t __riscv_vluxseg3ei64_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x4_t __riscv_vluxseg4ei64_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x5_t __riscv_vluxseg5ei64_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x6_t __riscv_vluxseg6ei64_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x7_t __riscv_vluxseg7ei64_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x8_t __riscv_vluxseg8ei64_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2x2_t __riscv_vluxseg2ei64_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x3_t __riscv_vluxseg3ei64_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x4_t __riscv_vluxseg4ei64_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4x2_t __riscv_vluxseg2ei64_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1x2_t __riscv_vluxseg2ei64_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x3_t __riscv_vluxseg3ei64_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x4_t __riscv_vluxseg4ei64_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x5_t __riscv_vluxseg5ei64_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x6_t __riscv_vluxseg6ei64_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x7_t __riscv_vluxseg7ei64_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x8_t __riscv_vluxseg8ei64_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2x2_t __riscv_vluxseg2ei64_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x3_t __riscv_vluxseg3ei64_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x4_t __riscv_vluxseg4ei64_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4x2_t __riscv_vluxseg2ei64_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vluxseg2ei64_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vluxseg3ei64_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vluxseg4ei64_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vluxseg5ei64_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vluxseg6ei64_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vluxseg7ei64_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vluxseg8ei64_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vluxseg2ei64_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vluxseg3ei64_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vluxseg4ei64_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vluxseg5ei64_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vluxseg6ei64_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vluxseg7ei64_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vluxseg8ei64_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vluxseg2ei64_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vluxseg3ei64_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vluxseg4ei64_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vluxseg5ei64_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vluxseg6ei64_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vluxseg7ei64_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vluxseg8ei64_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1x2_t __riscv_vluxseg2ei64_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x3_t __riscv_vluxseg3ei64_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x4_t __riscv_vluxseg4ei64_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x5_t __riscv_vluxseg5ei64_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x6_t __riscv_vluxseg6ei64_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x7_t __riscv_vluxseg7ei64_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x8_t __riscv_vluxseg8ei64_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vluxseg2ei64_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vluxseg3ei64_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vluxseg4ei64_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vluxseg5ei64_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vluxseg6ei64_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vluxseg7ei64_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vluxseg8ei64_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vluxseg2ei64_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vluxseg3ei64_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vluxseg4ei64_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vluxseg5ei64_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vluxseg6ei64_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vluxseg7ei64_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vluxseg8ei64_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vluxseg2ei64_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x3_t __riscv_vluxseg3ei64_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x4_t __riscv_vluxseg4ei64_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x5_t __riscv_vluxseg5ei64_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x6_t __riscv_vluxseg6ei64_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x7_t __riscv_vluxseg7ei64_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x8_t __riscv_vluxseg8ei64_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2x2_t __riscv_vluxseg2ei64_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x3_t __riscv_vluxseg3ei64_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x4_t __riscv_vluxseg4ei64_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vluxseg2ei64_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vluxseg3ei64_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vluxseg4ei64_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vluxseg5ei64_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vluxseg6ei64_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vluxseg7ei64_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vluxseg8ei64_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1x2_t __riscv_vluxseg2ei64_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vluxseg3ei64_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vluxseg4ei64_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vluxseg5ei64_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vluxseg6ei64_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vluxseg7ei64_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vluxseg8ei64_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vluxseg2ei64_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x3_t __riscv_vluxseg3ei64_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x4_t __riscv_vluxseg4ei64_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4x2_t __riscv_vluxseg2ei64_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1x2_t __riscv_vluxseg2ei64_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x3_t __riscv_vluxseg3ei64_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x4_t __riscv_vluxseg4ei64_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x5_t __riscv_vluxseg5ei64_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x6_t __riscv_vluxseg6ei64_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x7_t __riscv_vluxseg7ei64_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x8_t __riscv_vluxseg8ei64_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2x2_t __riscv_vluxseg2ei64_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vluxseg3ei64_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vluxseg4ei64_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vluxseg2ei64_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint64m4_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vloxsegnfei8_v">8.1. vloxseg&lt;nf&gt;ei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxseg2ei8.v vd, (rs1), vs2, vm	# nf=2
vloxseg3ei8.v vd, (rs1), vs2, vm	# nf=3
vloxseg4ei8.v vd, (rs1), vs2, vm	# nf=4
vloxseg5ei8.v vd, (rs1), vs2, vm	# nf=5
vloxseg6ei8.v vd, (rs1), vs2, vm	# nf=6
vloxseg7ei8.v vd, (rs1), vs2, vm	# nf=7
vloxseg8ei8.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f5aa9815669279d18fe2a55b7bc16240.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-ordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vloxseg2ei8_v_f16mf4x2 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei8_v_f16mf4x3 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei8_v_f16mf4x4 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei8_v_f16mf4x5 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei8_v_f16mf4x6 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei8_v_f16mf4x7 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei8_v_f16mf4x8 (const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei8_v_f16mf2x2 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei8_v_f16mf2x3 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei8_v_f16mf2x4 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei8_v_f16mf2x5 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei8_v_f16mf2x6 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei8_v_f16mf2x7 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei8_v_f16mf2x8 (const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei8_v_f16m1x2 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei8_v_f16m1x3 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei8_v_f16m1x4 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei8_v_f16m1x5 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei8_v_f16m1x6 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei8_v_f16m1x7 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei8_v_f16m1x8 (const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei8_v_f16m2x2 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei8_v_f16m2x3 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei8_v_f16m2x4 (const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vloxseg2ei8_v_f16m4x2 (const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei8_v_f32mf2x2 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei8_v_f32mf2x3 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei8_v_f32mf2x4 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei8_v_f32mf2x5 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei8_v_f32mf2x6 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei8_v_f32mf2x7 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei8_v_f32mf2x8 (const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei8_v_f32m1x2 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei8_v_f32m1x3 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei8_v_f32m1x4 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei8_v_f32m1x5 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei8_v_f32m1x6 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei8_v_f32m1x7 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei8_v_f32m1x8 (const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei8_v_f32m2x2 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei8_v_f32m2x3 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei8_v_f32m2x4 (const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei8_v_f32m4x2 (const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei8_v_f64m1x2 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei8_v_f64m1x3 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei8_v_f64m1x4 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei8_v_f64m1x5 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei8_v_f64m1x6 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei8_v_f64m1x7 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei8_v_f64m1x8 (const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei8_v_f64m2x2 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei8_v_f64m2x3 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei8_v_f64m2x4 (const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei8_v_f64m4x2 (const float64_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei8_v_i8mf8x2 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei8_v_i8mf8x3 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei8_v_i8mf8x4 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei8_v_i8mf8x5 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei8_v_i8mf8x6 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei8_v_i8mf8x7 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei8_v_i8mf8x8 (const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei8_v_i8mf4x2 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei8_v_i8mf4x3 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei8_v_i8mf4x4 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei8_v_i8mf4x5 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei8_v_i8mf4x6 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei8_v_i8mf4x7 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei8_v_i8mf4x8 (const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei8_v_i8mf2x2 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei8_v_i8mf2x3 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei8_v_i8mf2x4 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei8_v_i8mf2x5 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei8_v_i8mf2x6 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei8_v_i8mf2x7 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei8_v_i8mf2x8 (const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei8_v_i8m1x2 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei8_v_i8m1x3 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei8_v_i8m1x4 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei8_v_i8m1x5 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei8_v_i8m1x6 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei8_v_i8m1x7 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei8_v_i8m1x8 (const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2x2_t __riscv_vloxseg2ei8_v_i8m2x2 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x3_t __riscv_vloxseg3ei8_v_i8m2x3 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x4_t __riscv_vloxseg4ei8_v_i8m2x4 (const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4x2_t __riscv_vloxseg2ei8_v_i8m4x2 (const int8_t *base, vuint8m4_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei8_v_i16mf4x2 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei8_v_i16mf4x3 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei8_v_i16mf4x4 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei8_v_i16mf4x5 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei8_v_i16mf4x6 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei8_v_i16mf4x7 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei8_v_i16mf4x8 (const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei8_v_i16mf2x2 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei8_v_i16mf2x3 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei8_v_i16mf2x4 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei8_v_i16mf2x5 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei8_v_i16mf2x6 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei8_v_i16mf2x7 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei8_v_i16mf2x8 (const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei8_v_i16m1x2 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei8_v_i16m1x3 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei8_v_i16m1x4 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei8_v_i16m1x5 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei8_v_i16m1x6 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei8_v_i16m1x7 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei8_v_i16m1x8 (const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei8_v_i16m2x2 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei8_v_i16m2x3 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei8_v_i16m2x4 (const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4x2_t __riscv_vloxseg2ei8_v_i16m4x2 (const int16_t *base, vuint8m2_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei8_v_i32mf2x2 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei8_v_i32mf2x3 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei8_v_i32mf2x4 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei8_v_i32mf2x5 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei8_v_i32mf2x6 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei8_v_i32mf2x7 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei8_v_i32mf2x8 (const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei8_v_i32m1x2 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei8_v_i32m1x3 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei8_v_i32m1x4 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei8_v_i32m1x5 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei8_v_i32m1x6 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei8_v_i32m1x7 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei8_v_i32m1x8 (const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei8_v_i32m2x2 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei8_v_i32m2x3 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei8_v_i32m2x4 (const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei8_v_i32m4x2 (const int32_t *base, vuint8m1_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei8_v_i64m1x2 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei8_v_i64m1x3 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei8_v_i64m1x4 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei8_v_i64m1x5 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei8_v_i64m1x6 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei8_v_i64m1x7 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei8_v_i64m1x8 (const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei8_v_i64m2x2 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei8_v_i64m2x3 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei8_v_i64m2x4 (const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei8_v_i64m4x2 (const int64_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei8_v_u8mf8x2 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei8_v_u8mf8x3 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei8_v_u8mf8x4 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei8_v_u8mf8x5 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei8_v_u8mf8x6 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei8_v_u8mf8x7 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei8_v_u8mf8x8 (const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei8_v_u8mf4x2 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei8_v_u8mf4x3 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei8_v_u8mf4x4 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei8_v_u8mf4x5 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei8_v_u8mf4x6 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei8_v_u8mf4x7 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei8_v_u8mf4x8 (const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei8_v_u8mf2x2 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei8_v_u8mf2x3 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei8_v_u8mf2x4 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei8_v_u8mf2x5 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei8_v_u8mf2x6 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei8_v_u8mf2x7 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei8_v_u8mf2x8 (const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei8_v_u8m1x2 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei8_v_u8m1x3 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei8_v_u8m1x4 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei8_v_u8m1x5 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei8_v_u8m1x6 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei8_v_u8m1x7 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei8_v_u8m1x8 (const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2x2_t __riscv_vloxseg2ei8_v_u8m2x2 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x3_t __riscv_vloxseg3ei8_v_u8m2x3 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x4_t __riscv_vloxseg4ei8_v_u8m2x4 (const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4x2_t __riscv_vloxseg2ei8_v_u8m4x2 (const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei8_v_u16mf4x2 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei8_v_u16mf4x3 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei8_v_u16mf4x4 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei8_v_u16mf4x5 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei8_v_u16mf4x6 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei8_v_u16mf4x7 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei8_v_u16mf4x8 (const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei8_v_u16mf2x2 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei8_v_u16mf2x3 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei8_v_u16mf2x4 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei8_v_u16mf2x5 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei8_v_u16mf2x6 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei8_v_u16mf2x7 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei8_v_u16mf2x8 (const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei8_v_u16m1x2 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei8_v_u16m1x3 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei8_v_u16m1x4 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei8_v_u16m1x5 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei8_v_u16m1x6 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei8_v_u16m1x7 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei8_v_u16m1x8 (const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei8_v_u16m2x2 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei8_v_u16m2x3 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei8_v_u16m2x4 (const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4x2_t __riscv_vloxseg2ei8_v_u16m4x2 (const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei8_v_u32mf2x2 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei8_v_u32mf2x3 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei8_v_u32mf2x4 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei8_v_u32mf2x5 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei8_v_u32mf2x6 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei8_v_u32mf2x7 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei8_v_u32mf2x8 (const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei8_v_u32m1x2 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei8_v_u32m1x3 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei8_v_u32m1x4 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei8_v_u32m1x5 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei8_v_u32m1x6 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei8_v_u32m1x7 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei8_v_u32m1x8 (const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei8_v_u32m2x2 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei8_v_u32m2x3 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei8_v_u32m2x4 (const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei8_v_u32m4x2 (const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei8_v_u64m1x2 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei8_v_u64m1x3 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei8_v_u64m1x4 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei8_v_u64m1x5 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei8_v_u64m1x6 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei8_v_u64m1x7 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei8_v_u64m1x8 (const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei8_v_u64m2x2 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei8_v_u64m2x3 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei8_v_u64m2x4 (const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei8_v_u64m4x2 (const uint64_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vloxseg2ei8_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei8_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei8_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei8_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei8_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei8_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei8_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint8mf8_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei8_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei8_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei8_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei8_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei8_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei8_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei8_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint8mf4_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei8_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei8_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei8_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei8_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei8_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei8_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei8_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint8mf2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei8_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei8_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei8_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint8m1_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vloxseg2ei8_v_f16m4x2_m (vbool4_t mask, const float16_t *base, vuint8m2_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei8_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei8_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei8_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei8_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei8_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei8_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei8_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint8mf8_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei8_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei8_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei8_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei8_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei8_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei8_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei8_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint8mf4_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei8_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei8_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei8_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint8mf2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei8_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint8m1_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei8_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei8_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei8_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei8_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei8_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei8_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei8_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint8mf8_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei8_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei8_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei8_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint8mf4_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei8_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei8_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei8_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei8_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei8_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei8_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei8_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei8_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint8mf8_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei8_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei8_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei8_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei8_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei8_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei8_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei8_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint8mf4_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei8_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei8_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei8_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei8_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei8_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei8_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei8_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint8mf2_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei8_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei8_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei8_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei8_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei8_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei8_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei8_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint8m1_t bindex, size_t vl);
vint8m2x2_t __riscv_vloxseg2ei8_v_i8m2x2_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x3_t __riscv_vloxseg3ei8_v_i8m2x3_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m2x4_t __riscv_vloxseg4ei8_v_i8m2x4_m (vbool4_t mask, const int8_t *base, vuint8m2_t bindex, size_t vl);
vint8m4x2_t __riscv_vloxseg2ei8_v_i8m4x2_m (vbool2_t mask, const int8_t *base, vuint8m4_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei8_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei8_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei8_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei8_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei8_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei8_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei8_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint8mf8_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei8_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei8_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei8_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei8_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei8_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei8_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei8_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint8mf4_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei8_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei8_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei8_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei8_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei8_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei8_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei8_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint8mf2_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei8_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei8_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei8_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint8m1_t bindex, size_t vl);
vint16m4x2_t __riscv_vloxseg2ei8_v_i16m4x2_m (vbool4_t mask, const int16_t *base, vuint8m2_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei8_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei8_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei8_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei8_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei8_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei8_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei8_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint8mf8_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei8_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei8_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei8_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei8_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei8_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei8_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei8_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint8mf4_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei8_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei8_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei8_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint8mf2_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei8_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint8m1_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei8_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei8_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei8_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei8_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei8_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei8_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei8_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint8mf8_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei8_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei8_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei8_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint8mf4_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei8_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei8_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei8_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei8_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei8_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei8_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei8_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei8_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint8mf8_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei8_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei8_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei8_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei8_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei8_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei8_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei8_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint8mf4_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei8_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei8_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei8_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei8_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei8_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei8_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei8_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint8mf2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei8_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei8_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei8_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei8_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei8_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei8_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei8_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint8m1_t bindex, size_t vl);
vuint8m2x2_t __riscv_vloxseg2ei8_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x3_t __riscv_vloxseg3ei8_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m2x4_t __riscv_vloxseg4ei8_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, vuint8m2_t bindex, size_t vl);
vuint8m4x2_t __riscv_vloxseg2ei8_v_u8m4x2_m (vbool2_t mask, const uint8_t *base, vuint8m4_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei8_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei8_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei8_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei8_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei8_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei8_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei8_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint8mf8_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei8_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei8_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei8_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei8_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei8_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei8_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei8_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint8mf4_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei8_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei8_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei8_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei8_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei8_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei8_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei8_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint8mf2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei8_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei8_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei8_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint8m1_t bindex, size_t vl);
vuint16m4x2_t __riscv_vloxseg2ei8_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, vuint8m2_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei8_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei8_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei8_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei8_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei8_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei8_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei8_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint8mf8_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei8_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei8_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei8_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei8_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei8_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei8_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei8_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint8mf4_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei8_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei8_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei8_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint8mf2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei8_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint8m1_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei8_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei8_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei8_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei8_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei8_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei8_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei8_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint8mf8_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei8_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei8_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei8_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint8mf4_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei8_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint8mf2_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxsegnfei16_v">8.2. vloxseg&lt;nf&gt;ei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxseg2ei16.v vd, (rs1), vs2, vm	# nf=2
vloxseg3ei16.v vd, (rs1), vs2, vm	# nf=3
vloxseg4ei16.v vd, (rs1), vs2, vm	# nf=4
vloxseg5ei16.v vd, (rs1), vs2, vm	# nf=5
vloxseg6ei16.v vd, (rs1), vs2, vm	# nf=6
vloxseg7ei16.v vd, (rs1), vs2, vm	# nf=7
vloxseg8ei16.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-da25fff189f9c1e7de5f96fdf9c99f22.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-ordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vloxseg2ei16_v_f16mf4x2 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei16_v_f16mf4x3 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei16_v_f16mf4x4 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei16_v_f16mf4x5 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei16_v_f16mf4x6 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei16_v_f16mf4x7 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei16_v_f16mf4x8 (const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei16_v_f16mf2x2 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei16_v_f16mf2x3 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei16_v_f16mf2x4 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei16_v_f16mf2x5 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei16_v_f16mf2x6 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei16_v_f16mf2x7 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei16_v_f16mf2x8 (const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei16_v_f16m1x2 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei16_v_f16m1x3 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei16_v_f16m1x4 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei16_v_f16m1x5 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei16_v_f16m1x6 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei16_v_f16m1x7 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei16_v_f16m1x8 (const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei16_v_f16m2x2 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei16_v_f16m2x3 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei16_v_f16m2x4 (const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vloxseg2ei16_v_f16m4x2 (const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei16_v_f32mf2x2 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei16_v_f32mf2x3 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei16_v_f32mf2x4 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei16_v_f32mf2x5 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei16_v_f32mf2x6 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei16_v_f32mf2x7 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei16_v_f32mf2x8 (const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei16_v_f32m1x2 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei16_v_f32m1x3 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei16_v_f32m1x4 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei16_v_f32m1x5 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei16_v_f32m1x6 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei16_v_f32m1x7 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei16_v_f32m1x8 (const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei16_v_f32m2x2 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei16_v_f32m2x3 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei16_v_f32m2x4 (const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei16_v_f32m4x2 (const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei16_v_f64m1x2 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei16_v_f64m1x3 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei16_v_f64m1x4 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei16_v_f64m1x5 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei16_v_f64m1x6 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei16_v_f64m1x7 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei16_v_f64m1x8 (const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei16_v_f64m2x2 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei16_v_f64m2x3 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei16_v_f64m2x4 (const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei16_v_f64m4x2 (const float64_t *base, vuint16m1_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei16_v_i8mf8x2 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei16_v_i8mf8x3 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei16_v_i8mf8x4 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei16_v_i8mf8x5 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei16_v_i8mf8x6 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei16_v_i8mf8x7 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei16_v_i8mf8x8 (const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei16_v_i8mf4x2 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei16_v_i8mf4x3 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei16_v_i8mf4x4 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei16_v_i8mf4x5 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei16_v_i8mf4x6 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei16_v_i8mf4x7 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei16_v_i8mf4x8 (const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei16_v_i8mf2x2 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei16_v_i8mf2x3 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei16_v_i8mf2x4 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei16_v_i8mf2x5 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei16_v_i8mf2x6 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei16_v_i8mf2x7 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei16_v_i8mf2x8 (const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei16_v_i8m1x2 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei16_v_i8m1x3 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei16_v_i8m1x4 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei16_v_i8m1x5 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei16_v_i8m1x6 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei16_v_i8m1x7 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei16_v_i8m1x8 (const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2x2_t __riscv_vloxseg2ei16_v_i8m2x2 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x3_t __riscv_vloxseg3ei16_v_i8m2x3 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x4_t __riscv_vloxseg4ei16_v_i8m2x4 (const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4x2_t __riscv_vloxseg2ei16_v_i8m4x2 (const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei16_v_i16mf4x2 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei16_v_i16mf4x3 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei16_v_i16mf4x4 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei16_v_i16mf4x5 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei16_v_i16mf4x6 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei16_v_i16mf4x7 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei16_v_i16mf4x8 (const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei16_v_i16mf2x2 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei16_v_i16mf2x3 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei16_v_i16mf2x4 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei16_v_i16mf2x5 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei16_v_i16mf2x6 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei16_v_i16mf2x7 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei16_v_i16mf2x8 (const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei16_v_i16m1x2 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei16_v_i16m1x3 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei16_v_i16m1x4 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei16_v_i16m1x5 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei16_v_i16m1x6 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei16_v_i16m1x7 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei16_v_i16m1x8 (const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei16_v_i16m2x2 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei16_v_i16m2x3 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei16_v_i16m2x4 (const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4x2_t __riscv_vloxseg2ei16_v_i16m4x2 (const int16_t *base, vuint16m4_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei16_v_i32mf2x2 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei16_v_i32mf2x3 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei16_v_i32mf2x4 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei16_v_i32mf2x5 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei16_v_i32mf2x6 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei16_v_i32mf2x7 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei16_v_i32mf2x8 (const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei16_v_i32m1x2 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei16_v_i32m1x3 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei16_v_i32m1x4 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei16_v_i32m1x5 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei16_v_i32m1x6 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei16_v_i32m1x7 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei16_v_i32m1x8 (const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei16_v_i32m2x2 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei16_v_i32m2x3 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei16_v_i32m2x4 (const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei16_v_i32m4x2 (const int32_t *base, vuint16m2_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei16_v_i64m1x2 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei16_v_i64m1x3 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei16_v_i64m1x4 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei16_v_i64m1x5 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei16_v_i64m1x6 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei16_v_i64m1x7 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei16_v_i64m1x8 (const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei16_v_i64m2x2 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei16_v_i64m2x3 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei16_v_i64m2x4 (const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei16_v_i64m4x2 (const int64_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei16_v_u8mf8x2 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei16_v_u8mf8x3 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei16_v_u8mf8x4 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei16_v_u8mf8x5 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei16_v_u8mf8x6 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei16_v_u8mf8x7 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei16_v_u8mf8x8 (const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei16_v_u8mf4x2 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei16_v_u8mf4x3 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei16_v_u8mf4x4 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei16_v_u8mf4x5 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei16_v_u8mf4x6 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei16_v_u8mf4x7 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei16_v_u8mf4x8 (const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei16_v_u8mf2x2 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei16_v_u8mf2x3 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei16_v_u8mf2x4 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei16_v_u8mf2x5 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei16_v_u8mf2x6 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei16_v_u8mf2x7 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei16_v_u8mf2x8 (const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei16_v_u8m1x2 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei16_v_u8m1x3 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei16_v_u8m1x4 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei16_v_u8m1x5 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei16_v_u8m1x6 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei16_v_u8m1x7 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei16_v_u8m1x8 (const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2x2_t __riscv_vloxseg2ei16_v_u8m2x2 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x3_t __riscv_vloxseg3ei16_v_u8m2x3 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x4_t __riscv_vloxseg4ei16_v_u8m2x4 (const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4x2_t __riscv_vloxseg2ei16_v_u8m4x2 (const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei16_v_u16mf4x2 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei16_v_u16mf4x3 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei16_v_u16mf4x4 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei16_v_u16mf4x5 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei16_v_u16mf4x6 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei16_v_u16mf4x7 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei16_v_u16mf4x8 (const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei16_v_u16mf2x2 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei16_v_u16mf2x3 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei16_v_u16mf2x4 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei16_v_u16mf2x5 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei16_v_u16mf2x6 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei16_v_u16mf2x7 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei16_v_u16mf2x8 (const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei16_v_u16m1x2 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei16_v_u16m1x3 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei16_v_u16m1x4 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei16_v_u16m1x5 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei16_v_u16m1x6 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei16_v_u16m1x7 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei16_v_u16m1x8 (const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei16_v_u16m2x2 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei16_v_u16m2x3 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei16_v_u16m2x4 (const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4x2_t __riscv_vloxseg2ei16_v_u16m4x2 (const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei16_v_u32mf2x2 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei16_v_u32mf2x3 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei16_v_u32mf2x4 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei16_v_u32mf2x5 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei16_v_u32mf2x6 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei16_v_u32mf2x7 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei16_v_u32mf2x8 (const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei16_v_u32m1x2 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei16_v_u32m1x3 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei16_v_u32m1x4 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei16_v_u32m1x5 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei16_v_u32m1x6 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei16_v_u32m1x7 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei16_v_u32m1x8 (const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei16_v_u32m2x2 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei16_v_u32m2x3 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei16_v_u32m2x4 (const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei16_v_u32m4x2 (const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei16_v_u64m1x2 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei16_v_u64m1x3 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei16_v_u64m1x4 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei16_v_u64m1x5 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei16_v_u64m1x6 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei16_v_u64m1x7 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei16_v_u64m1x8 (const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei16_v_u64m2x2 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei16_v_u64m2x3 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei16_v_u64m2x4 (const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei16_v_u64m4x2 (const uint64_t *base, vuint16m1_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vloxseg2ei16_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei16_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei16_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei16_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei16_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei16_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei16_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint16mf4_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei16_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei16_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei16_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei16_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei16_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei16_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei16_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint16mf2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei16_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei16_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei16_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei16_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei16_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei16_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei16_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint16m1_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei16_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei16_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei16_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint16m2_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vloxseg2ei16_v_f16m4x2_m (vbool4_t mask, const float16_t *base, vuint16m4_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei16_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei16_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei16_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei16_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei16_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei16_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei16_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint16mf4_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei16_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei16_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei16_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei16_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei16_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei16_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei16_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint16mf2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei16_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei16_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei16_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint16m1_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei16_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint16m2_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei16_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei16_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei16_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei16_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei16_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei16_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei16_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint16mf4_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei16_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei16_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei16_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint16mf2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei16_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint16m1_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei16_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei16_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei16_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei16_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei16_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei16_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei16_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint16mf4_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei16_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei16_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei16_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei16_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei16_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei16_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei16_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint16mf2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei16_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei16_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei16_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei16_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei16_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei16_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei16_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint16m1_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei16_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei16_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei16_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei16_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei16_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei16_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei16_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint16m2_t bindex, size_t vl);
vint8m2x2_t __riscv_vloxseg2ei16_v_i8m2x2_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x3_t __riscv_vloxseg3ei16_v_i8m2x3_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m2x4_t __riscv_vloxseg4ei16_v_i8m2x4_m (vbool4_t mask, const int8_t *base, vuint16m4_t bindex, size_t vl);
vint8m4x2_t __riscv_vloxseg2ei16_v_i8m4x2_m (vbool2_t mask, const int8_t *base, vuint16m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei16_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei16_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei16_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei16_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei16_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei16_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei16_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint16mf4_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei16_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei16_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei16_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei16_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei16_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei16_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei16_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint16mf2_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei16_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei16_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei16_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei16_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei16_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei16_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei16_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint16m1_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei16_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei16_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei16_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint16m2_t bindex, size_t vl);
vint16m4x2_t __riscv_vloxseg2ei16_v_i16m4x2_m (vbool4_t mask, const int16_t *base, vuint16m4_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei16_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei16_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei16_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei16_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei16_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei16_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei16_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint16mf4_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei16_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei16_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei16_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei16_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei16_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei16_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei16_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint16mf2_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei16_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei16_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei16_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint16m1_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei16_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint16m2_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei16_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei16_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei16_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei16_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei16_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei16_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei16_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint16mf4_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei16_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei16_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei16_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint16mf2_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei16_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei16_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei16_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei16_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei16_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei16_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei16_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei16_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint16mf4_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei16_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei16_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei16_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei16_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei16_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei16_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei16_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint16mf2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei16_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei16_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei16_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei16_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei16_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei16_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei16_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint16m1_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei16_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei16_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei16_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei16_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei16_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei16_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei16_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint16m2_t bindex, size_t vl);
vuint8m2x2_t __riscv_vloxseg2ei16_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x3_t __riscv_vloxseg3ei16_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m2x4_t __riscv_vloxseg4ei16_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, vuint16m4_t bindex, size_t vl);
vuint8m4x2_t __riscv_vloxseg2ei16_v_u8m4x2_m (vbool2_t mask, const uint8_t *base, vuint16m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei16_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei16_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei16_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei16_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei16_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei16_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei16_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint16mf4_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei16_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei16_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei16_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei16_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei16_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei16_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei16_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint16mf2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei16_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei16_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei16_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei16_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei16_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei16_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei16_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint16m1_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei16_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei16_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei16_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint16m2_t bindex, size_t vl);
vuint16m4x2_t __riscv_vloxseg2ei16_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, vuint16m4_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei16_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei16_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei16_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei16_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei16_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei16_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei16_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint16mf4_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei16_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei16_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei16_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei16_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei16_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei16_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei16_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint16mf2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei16_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei16_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei16_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint16m1_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei16_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint16m2_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei16_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei16_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei16_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei16_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei16_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei16_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei16_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint16mf4_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei16_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei16_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei16_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint16mf2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei16_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint16m1_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxsegnfei32_v">8.3. vloxseg&lt;nf&gt;ei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxseg2ei32.v vd, (rs1), vs2, vm	# nf=2
vloxseg3ei32.v vd, (rs1), vs2, vm	# nf=3
vloxseg4ei32.v vd, (rs1), vs2, vm	# nf=4
vloxseg5ei32.v vd, (rs1), vs2, vm	# nf=5
vloxseg6ei32.v vd, (rs1), vs2, vm	# nf=6
vloxseg7ei32.v vd, (rs1), vs2, vm	# nf=7
vloxseg8ei32.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-37615b3967db97be141f0ece27f0db3f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-ordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vloxseg2ei32_v_f16mf4x2 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei32_v_f16mf4x3 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei32_v_f16mf4x4 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei32_v_f16mf4x5 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei32_v_f16mf4x6 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei32_v_f16mf4x7 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei32_v_f16mf4x8 (const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei32_v_f16mf2x2 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei32_v_f16mf2x3 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei32_v_f16mf2x4 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei32_v_f16mf2x5 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei32_v_f16mf2x6 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei32_v_f16mf2x7 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei32_v_f16mf2x8 (const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei32_v_f16m1x2 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei32_v_f16m1x3 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei32_v_f16m1x4 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei32_v_f16m1x5 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei32_v_f16m1x6 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei32_v_f16m1x7 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei32_v_f16m1x8 (const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei32_v_f16m2x2 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei32_v_f16m2x3 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei32_v_f16m2x4 (const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vloxseg2ei32_v_f16m4x2 (const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei32_v_f32mf2x2 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei32_v_f32mf2x3 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei32_v_f32mf2x4 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei32_v_f32mf2x5 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei32_v_f32mf2x6 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei32_v_f32mf2x7 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei32_v_f32mf2x8 (const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei32_v_f32m1x2 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei32_v_f32m1x3 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei32_v_f32m1x4 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei32_v_f32m1x5 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei32_v_f32m1x6 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei32_v_f32m1x7 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei32_v_f32m1x8 (const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei32_v_f32m2x2 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei32_v_f32m2x3 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei32_v_f32m2x4 (const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei32_v_f32m4x2 (const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei32_v_f64m1x2 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei32_v_f64m1x3 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei32_v_f64m1x4 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei32_v_f64m1x5 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei32_v_f64m1x6 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei32_v_f64m1x7 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei32_v_f64m1x8 (const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei32_v_f64m2x2 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei32_v_f64m2x3 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei32_v_f64m2x4 (const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei32_v_f64m4x2 (const float64_t *base, vuint32m2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei32_v_i8mf8x2 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei32_v_i8mf8x3 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei32_v_i8mf8x4 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei32_v_i8mf8x5 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei32_v_i8mf8x6 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei32_v_i8mf8x7 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei32_v_i8mf8x8 (const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei32_v_i8mf4x2 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei32_v_i8mf4x3 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei32_v_i8mf4x4 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei32_v_i8mf4x5 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei32_v_i8mf4x6 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei32_v_i8mf4x7 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei32_v_i8mf4x8 (const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei32_v_i8mf2x2 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei32_v_i8mf2x3 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei32_v_i8mf2x4 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei32_v_i8mf2x5 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei32_v_i8mf2x6 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei32_v_i8mf2x7 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei32_v_i8mf2x8 (const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei32_v_i8m1x2 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei32_v_i8m1x3 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei32_v_i8m1x4 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei32_v_i8m1x5 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei32_v_i8m1x6 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei32_v_i8m1x7 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei32_v_i8m1x8 (const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2x2_t __riscv_vloxseg2ei32_v_i8m2x2 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x3_t __riscv_vloxseg3ei32_v_i8m2x3 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x4_t __riscv_vloxseg4ei32_v_i8m2x4 (const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei32_v_i16mf4x2 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei32_v_i16mf4x3 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei32_v_i16mf4x4 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei32_v_i16mf4x5 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei32_v_i16mf4x6 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei32_v_i16mf4x7 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei32_v_i16mf4x8 (const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei32_v_i16mf2x2 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei32_v_i16mf2x3 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei32_v_i16mf2x4 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei32_v_i16mf2x5 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei32_v_i16mf2x6 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei32_v_i16mf2x7 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei32_v_i16mf2x8 (const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei32_v_i16m1x2 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei32_v_i16m1x3 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei32_v_i16m1x4 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei32_v_i16m1x5 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei32_v_i16m1x6 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei32_v_i16m1x7 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei32_v_i16m1x8 (const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei32_v_i16m2x2 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei32_v_i16m2x3 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei32_v_i16m2x4 (const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4x2_t __riscv_vloxseg2ei32_v_i16m4x2 (const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei32_v_i32mf2x2 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei32_v_i32mf2x3 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei32_v_i32mf2x4 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei32_v_i32mf2x5 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei32_v_i32mf2x6 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei32_v_i32mf2x7 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei32_v_i32mf2x8 (const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei32_v_i32m1x2 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei32_v_i32m1x3 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei32_v_i32m1x4 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei32_v_i32m1x5 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei32_v_i32m1x6 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei32_v_i32m1x7 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei32_v_i32m1x8 (const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei32_v_i32m2x2 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei32_v_i32m2x3 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei32_v_i32m2x4 (const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei32_v_i32m4x2 (const int32_t *base, vuint32m4_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei32_v_i64m1x2 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei32_v_i64m1x3 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei32_v_i64m1x4 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei32_v_i64m1x5 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei32_v_i64m1x6 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei32_v_i64m1x7 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei32_v_i64m1x8 (const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei32_v_i64m2x2 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei32_v_i64m2x3 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei32_v_i64m2x4 (const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei32_v_i64m4x2 (const int64_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei32_v_u8mf8x2 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei32_v_u8mf8x3 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei32_v_u8mf8x4 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei32_v_u8mf8x5 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei32_v_u8mf8x6 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei32_v_u8mf8x7 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei32_v_u8mf8x8 (const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei32_v_u8mf4x2 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei32_v_u8mf4x3 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei32_v_u8mf4x4 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei32_v_u8mf4x5 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei32_v_u8mf4x6 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei32_v_u8mf4x7 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei32_v_u8mf4x8 (const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei32_v_u8mf2x2 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei32_v_u8mf2x3 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei32_v_u8mf2x4 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei32_v_u8mf2x5 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei32_v_u8mf2x6 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei32_v_u8mf2x7 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei32_v_u8mf2x8 (const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei32_v_u8m1x2 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei32_v_u8m1x3 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei32_v_u8m1x4 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei32_v_u8m1x5 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei32_v_u8m1x6 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei32_v_u8m1x7 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei32_v_u8m1x8 (const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2x2_t __riscv_vloxseg2ei32_v_u8m2x2 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x3_t __riscv_vloxseg3ei32_v_u8m2x3 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x4_t __riscv_vloxseg4ei32_v_u8m2x4 (const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei32_v_u16mf4x2 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei32_v_u16mf4x3 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei32_v_u16mf4x4 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei32_v_u16mf4x5 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei32_v_u16mf4x6 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei32_v_u16mf4x7 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei32_v_u16mf4x8 (const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei32_v_u16mf2x2 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei32_v_u16mf2x3 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei32_v_u16mf2x4 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei32_v_u16mf2x5 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei32_v_u16mf2x6 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei32_v_u16mf2x7 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei32_v_u16mf2x8 (const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei32_v_u16m1x2 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei32_v_u16m1x3 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei32_v_u16m1x4 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei32_v_u16m1x5 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei32_v_u16m1x6 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei32_v_u16m1x7 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei32_v_u16m1x8 (const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei32_v_u16m2x2 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei32_v_u16m2x3 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei32_v_u16m2x4 (const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4x2_t __riscv_vloxseg2ei32_v_u16m4x2 (const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei32_v_u32mf2x2 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei32_v_u32mf2x3 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei32_v_u32mf2x4 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei32_v_u32mf2x5 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei32_v_u32mf2x6 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei32_v_u32mf2x7 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei32_v_u32mf2x8 (const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei32_v_u32m1x2 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei32_v_u32m1x3 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei32_v_u32m1x4 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei32_v_u32m1x5 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei32_v_u32m1x6 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei32_v_u32m1x7 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei32_v_u32m1x8 (const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei32_v_u32m2x2 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei32_v_u32m2x3 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei32_v_u32m2x4 (const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei32_v_u32m4x2 (const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei32_v_u64m1x2 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei32_v_u64m1x3 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei32_v_u64m1x4 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei32_v_u64m1x5 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei32_v_u64m1x6 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei32_v_u64m1x7 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei32_v_u64m1x8 (const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei32_v_u64m2x2 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei32_v_u64m2x3 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei32_v_u64m2x4 (const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei32_v_u64m4x2 (const uint64_t *base, vuint32m2_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vloxseg2ei32_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei32_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei32_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei32_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei32_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei32_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei32_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint32mf2_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei32_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei32_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei32_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei32_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei32_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei32_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei32_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint32m1_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei32_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei32_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei32_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei32_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei32_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei32_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei32_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint32m2_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei32_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei32_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei32_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint32m4_t bindex, size_t vl);
vfloat16m4x2_t __riscv_vloxseg2ei32_v_f16m4x2_m (vbool4_t mask, const float16_t *base, vuint32m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei32_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei32_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei32_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei32_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei32_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei32_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei32_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint32mf2_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei32_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei32_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei32_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei32_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei32_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei32_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei32_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint32m1_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei32_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei32_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei32_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint32m2_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei32_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint32m4_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei32_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei32_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei32_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei32_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei32_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei32_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei32_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint32mf2_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei32_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei32_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei32_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint32m1_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei32_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint32m2_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei32_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei32_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei32_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei32_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei32_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei32_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei32_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint32mf2_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei32_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei32_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei32_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei32_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei32_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei32_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei32_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint32m1_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei32_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei32_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei32_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei32_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei32_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei32_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei32_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint32m2_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei32_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei32_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei32_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei32_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei32_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei32_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei32_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint32m4_t bindex, size_t vl);
vint8m2x2_t __riscv_vloxseg2ei32_v_i8m2x2_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x3_t __riscv_vloxseg3ei32_v_i8m2x3_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint8m2x4_t __riscv_vloxseg4ei32_v_i8m2x4_m (vbool4_t mask, const int8_t *base, vuint32m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei32_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei32_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei32_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei32_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei32_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei32_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei32_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint32mf2_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei32_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei32_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei32_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei32_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei32_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei32_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei32_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint32m1_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei32_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei32_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei32_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei32_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei32_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei32_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei32_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint32m2_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei32_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei32_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei32_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint32m4_t bindex, size_t vl);
vint16m4x2_t __riscv_vloxseg2ei32_v_i16m4x2_m (vbool4_t mask, const int16_t *base, vuint32m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei32_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei32_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei32_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei32_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei32_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei32_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei32_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint32mf2_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei32_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei32_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei32_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei32_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei32_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei32_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei32_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint32m1_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei32_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei32_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei32_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint32m2_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei32_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint32m4_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei32_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei32_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei32_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei32_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei32_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei32_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei32_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint32mf2_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei32_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei32_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei32_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint32m1_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei32_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei32_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei32_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei32_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei32_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei32_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei32_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei32_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint32mf2_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei32_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei32_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei32_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei32_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei32_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei32_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei32_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint32m1_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei32_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei32_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei32_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei32_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei32_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei32_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei32_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint32m2_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei32_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei32_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei32_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei32_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei32_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei32_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei32_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint32m4_t bindex, size_t vl);
vuint8m2x2_t __riscv_vloxseg2ei32_v_u8m2x2_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x3_t __riscv_vloxseg3ei32_v_u8m2x3_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint8m2x4_t __riscv_vloxseg4ei32_v_u8m2x4_m (vbool4_t mask, const uint8_t *base, vuint32m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei32_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei32_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei32_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei32_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei32_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei32_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei32_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint32mf2_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei32_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei32_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei32_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei32_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei32_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei32_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei32_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint32m1_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei32_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei32_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei32_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei32_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei32_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei32_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei32_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint32m2_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei32_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei32_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei32_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint32m4_t bindex, size_t vl);
vuint16m4x2_t __riscv_vloxseg2ei32_v_u16m4x2_m (vbool4_t mask, const uint16_t *base, vuint32m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei32_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei32_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei32_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei32_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei32_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei32_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei32_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint32mf2_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei32_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei32_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei32_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei32_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei32_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei32_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei32_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint32m1_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei32_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei32_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei32_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint32m2_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei32_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint32m4_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei32_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei32_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei32_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei32_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei32_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei32_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei32_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint32mf2_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei32_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei32_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei32_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint32m1_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei32_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint32m2_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vloxsegnfei64_v">8.4. vloxseg&lt;nf&gt;ei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vloxseg2ei64.v vd, (rs1), vs2, vm	# nf=2
vloxseg3ei64.v vd, (rs1), vs2, vm	# nf=3
vloxseg4ei64.v vd, (rs1), vs2, vm	# nf=4
vloxseg5ei64.v vd, (rs1), vs2, vm	# nf=5
vloxseg6ei64.v vd, (rs1), vs2, vm	# nf=6
vloxseg7ei64.v vd, (rs1), vs2, vm	# nf=7
vloxseg8ei64.v vd, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-37615b3967db97be141f0ece27f0db3f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-ordered segment loads</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vloxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4x2_t __riscv_vloxseg2ei64_v_f16mf4x2 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei64_v_f16mf4x3 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei64_v_f16mf4x4 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei64_v_f16mf4x5 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei64_v_f16mf4x6 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei64_v_f16mf4x7 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei64_v_f16mf4x8 (const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei64_v_f16mf2x2 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei64_v_f16mf2x3 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei64_v_f16mf2x4 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei64_v_f16mf2x5 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei64_v_f16mf2x6 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei64_v_f16mf2x7 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei64_v_f16mf2x8 (const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei64_v_f16m1x2 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei64_v_f16m1x3 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei64_v_f16m1x4 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei64_v_f16m1x5 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei64_v_f16m1x6 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei64_v_f16m1x7 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei64_v_f16m1x8 (const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei64_v_f16m2x2 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei64_v_f16m2x3 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei64_v_f16m2x4 (const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei64_v_f32mf2x2 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei64_v_f32mf2x3 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei64_v_f32mf2x4 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei64_v_f32mf2x5 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei64_v_f32mf2x6 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei64_v_f32mf2x7 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei64_v_f32mf2x8 (const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei64_v_f32m1x2 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei64_v_f32m1x3 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei64_v_f32m1x4 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei64_v_f32m1x5 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei64_v_f32m1x6 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei64_v_f32m1x7 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei64_v_f32m1x8 (const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei64_v_f32m2x2 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei64_v_f32m2x3 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei64_v_f32m2x4 (const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei64_v_f32m4x2 (const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei64_v_f64m1x2 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei64_v_f64m1x3 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei64_v_f64m1x4 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei64_v_f64m1x5 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei64_v_f64m1x6 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei64_v_f64m1x7 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei64_v_f64m1x8 (const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei64_v_f64m2x2 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei64_v_f64m2x3 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei64_v_f64m2x4 (const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei64_v_f64m4x2 (const float64_t *base, vuint64m4_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei64_v_i8mf8x2 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei64_v_i8mf8x3 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei64_v_i8mf8x4 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei64_v_i8mf8x5 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei64_v_i8mf8x6 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei64_v_i8mf8x7 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei64_v_i8mf8x8 (const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei64_v_i8mf4x2 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei64_v_i8mf4x3 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei64_v_i8mf4x4 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei64_v_i8mf4x5 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei64_v_i8mf4x6 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei64_v_i8mf4x7 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei64_v_i8mf4x8 (const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei64_v_i8mf2x2 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei64_v_i8mf2x3 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei64_v_i8mf2x4 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei64_v_i8mf2x5 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei64_v_i8mf2x6 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei64_v_i8mf2x7 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei64_v_i8mf2x8 (const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei64_v_i8m1x2 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei64_v_i8m1x3 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei64_v_i8m1x4 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei64_v_i8m1x5 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei64_v_i8m1x6 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei64_v_i8m1x7 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei64_v_i8m1x8 (const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei64_v_i16mf4x2 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei64_v_i16mf4x3 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei64_v_i16mf4x4 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei64_v_i16mf4x5 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei64_v_i16mf4x6 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei64_v_i16mf4x7 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei64_v_i16mf4x8 (const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei64_v_i16mf2x2 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei64_v_i16mf2x3 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei64_v_i16mf2x4 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei64_v_i16mf2x5 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei64_v_i16mf2x6 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei64_v_i16mf2x7 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei64_v_i16mf2x8 (const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei64_v_i16m1x2 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei64_v_i16m1x3 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei64_v_i16m1x4 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei64_v_i16m1x5 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei64_v_i16m1x6 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei64_v_i16m1x7 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei64_v_i16m1x8 (const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei64_v_i16m2x2 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei64_v_i16m2x3 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei64_v_i16m2x4 (const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei64_v_i32mf2x2 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei64_v_i32mf2x3 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei64_v_i32mf2x4 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei64_v_i32mf2x5 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei64_v_i32mf2x6 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei64_v_i32mf2x7 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei64_v_i32mf2x8 (const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei64_v_i32m1x2 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei64_v_i32m1x3 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei64_v_i32m1x4 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei64_v_i32m1x5 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei64_v_i32m1x6 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei64_v_i32m1x7 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei64_v_i32m1x8 (const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei64_v_i32m2x2 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei64_v_i32m2x3 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei64_v_i32m2x4 (const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei64_v_i32m4x2 (const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei64_v_i64m1x2 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei64_v_i64m1x3 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei64_v_i64m1x4 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei64_v_i64m1x5 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei64_v_i64m1x6 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei64_v_i64m1x7 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei64_v_i64m1x8 (const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei64_v_i64m2x2 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei64_v_i64m2x3 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei64_v_i64m2x4 (const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei64_v_i64m4x2 (const int64_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei64_v_u8mf8x2 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei64_v_u8mf8x3 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei64_v_u8mf8x4 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei64_v_u8mf8x5 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei64_v_u8mf8x6 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei64_v_u8mf8x7 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei64_v_u8mf8x8 (const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei64_v_u8mf4x2 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei64_v_u8mf4x3 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei64_v_u8mf4x4 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei64_v_u8mf4x5 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei64_v_u8mf4x6 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei64_v_u8mf4x7 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei64_v_u8mf4x8 (const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei64_v_u8mf2x2 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei64_v_u8mf2x3 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei64_v_u8mf2x4 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei64_v_u8mf2x5 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei64_v_u8mf2x6 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei64_v_u8mf2x7 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei64_v_u8mf2x8 (const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei64_v_u8m1x2 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei64_v_u8m1x3 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei64_v_u8m1x4 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei64_v_u8m1x5 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei64_v_u8m1x6 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei64_v_u8m1x7 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei64_v_u8m1x8 (const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei64_v_u16mf4x2 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei64_v_u16mf4x3 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei64_v_u16mf4x4 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei64_v_u16mf4x5 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei64_v_u16mf4x6 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei64_v_u16mf4x7 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei64_v_u16mf4x8 (const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei64_v_u16mf2x2 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei64_v_u16mf2x3 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei64_v_u16mf2x4 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei64_v_u16mf2x5 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei64_v_u16mf2x6 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei64_v_u16mf2x7 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei64_v_u16mf2x8 (const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei64_v_u16m1x2 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei64_v_u16m1x3 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei64_v_u16m1x4 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei64_v_u16m1x5 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei64_v_u16m1x6 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei64_v_u16m1x7 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei64_v_u16m1x8 (const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei64_v_u16m2x2 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei64_v_u16m2x3 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei64_v_u16m2x4 (const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei64_v_u32mf2x2 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei64_v_u32mf2x3 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei64_v_u32mf2x4 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei64_v_u32mf2x5 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei64_v_u32mf2x6 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei64_v_u32mf2x7 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei64_v_u32mf2x8 (const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei64_v_u32m1x2 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei64_v_u32m1x3 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei64_v_u32m1x4 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei64_v_u32m1x5 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei64_v_u32m1x6 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei64_v_u32m1x7 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei64_v_u32m1x8 (const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei64_v_u32m2x2 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei64_v_u32m2x3 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei64_v_u32m2x4 (const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei64_v_u32m4x2 (const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei64_v_u64m1x2 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei64_v_u64m1x3 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei64_v_u64m1x4 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei64_v_u64m1x5 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei64_v_u64m1x6 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei64_v_u64m1x7 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei64_v_u64m1x8 (const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei64_v_u64m2x2 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei64_v_u64m2x3 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei64_v_u64m2x4 (const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei64_v_u64m4x2 (const uint64_t *base, vuint64m4_t bindex, size_t vl);
vfloat16mf4x2_t __riscv_vloxseg2ei64_v_f16mf4x2_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x3_t __riscv_vloxseg3ei64_v_f16mf4x3_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x4_t __riscv_vloxseg4ei64_v_f16mf4x4_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x5_t __riscv_vloxseg5ei64_v_f16mf4x5_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x6_t __riscv_vloxseg6ei64_v_f16mf4x6_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x7_t __riscv_vloxseg7ei64_v_f16mf4x7_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf4x8_t __riscv_vloxseg8ei64_v_f16mf4x8_m (vbool64_t mask, const float16_t *base, vuint64m1_t bindex, size_t vl);
vfloat16mf2x2_t __riscv_vloxseg2ei64_v_f16mf2x2_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x3_t __riscv_vloxseg3ei64_v_f16mf2x3_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x4_t __riscv_vloxseg4ei64_v_f16mf2x4_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x5_t __riscv_vloxseg5ei64_v_f16mf2x5_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x6_t __riscv_vloxseg6ei64_v_f16mf2x6_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x7_t __riscv_vloxseg7ei64_v_f16mf2x7_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16mf2x8_t __riscv_vloxseg8ei64_v_f16mf2x8_m (vbool32_t mask, const float16_t *base, vuint64m2_t bindex, size_t vl);
vfloat16m1x2_t __riscv_vloxseg2ei64_v_f16m1x2_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x3_t __riscv_vloxseg3ei64_v_f16m1x3_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x4_t __riscv_vloxseg4ei64_v_f16m1x4_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x5_t __riscv_vloxseg5ei64_v_f16m1x5_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x6_t __riscv_vloxseg6ei64_v_f16m1x6_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x7_t __riscv_vloxseg7ei64_v_f16m1x7_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m1x8_t __riscv_vloxseg8ei64_v_f16m1x8_m (vbool16_t mask, const float16_t *base, vuint64m4_t bindex, size_t vl);
vfloat16m2x2_t __riscv_vloxseg2ei64_v_f16m2x2_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x3_t __riscv_vloxseg3ei64_v_f16m2x3_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat16m2x4_t __riscv_vloxseg4ei64_v_f16m2x4_m (vbool8_t mask, const float16_t *base, vuint64m8_t bindex, size_t vl);
vfloat32mf2x2_t __riscv_vloxseg2ei64_v_f32mf2x2_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x3_t __riscv_vloxseg3ei64_v_f32mf2x3_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x4_t __riscv_vloxseg4ei64_v_f32mf2x4_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x5_t __riscv_vloxseg5ei64_v_f32mf2x5_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x6_t __riscv_vloxseg6ei64_v_f32mf2x6_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x7_t __riscv_vloxseg7ei64_v_f32mf2x7_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32mf2x8_t __riscv_vloxseg8ei64_v_f32mf2x8_m (vbool64_t mask, const float32_t *base, vuint64m1_t bindex, size_t vl);
vfloat32m1x2_t __riscv_vloxseg2ei64_v_f32m1x2_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x3_t __riscv_vloxseg3ei64_v_f32m1x3_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x4_t __riscv_vloxseg4ei64_v_f32m1x4_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x5_t __riscv_vloxseg5ei64_v_f32m1x5_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x6_t __riscv_vloxseg6ei64_v_f32m1x6_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x7_t __riscv_vloxseg7ei64_v_f32m1x7_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m1x8_t __riscv_vloxseg8ei64_v_f32m1x8_m (vbool32_t mask, const float32_t *base, vuint64m2_t bindex, size_t vl);
vfloat32m2x2_t __riscv_vloxseg2ei64_v_f32m2x2_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x3_t __riscv_vloxseg3ei64_v_f32m2x3_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m2x4_t __riscv_vloxseg4ei64_v_f32m2x4_m (vbool16_t mask, const float32_t *base, vuint64m4_t bindex, size_t vl);
vfloat32m4x2_t __riscv_vloxseg2ei64_v_f32m4x2_m (vbool8_t mask, const float32_t *base, vuint64m8_t bindex, size_t vl);
vfloat64m1x2_t __riscv_vloxseg2ei64_v_f64m1x2_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x3_t __riscv_vloxseg3ei64_v_f64m1x3_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x4_t __riscv_vloxseg4ei64_v_f64m1x4_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x5_t __riscv_vloxseg5ei64_v_f64m1x5_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x6_t __riscv_vloxseg6ei64_v_f64m1x6_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x7_t __riscv_vloxseg7ei64_v_f64m1x7_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m1x8_t __riscv_vloxseg8ei64_v_f64m1x8_m (vbool64_t mask, const float64_t *base, vuint64m1_t bindex, size_t vl);
vfloat64m2x2_t __riscv_vloxseg2ei64_v_f64m2x2_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x3_t __riscv_vloxseg3ei64_v_f64m2x3_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m2x4_t __riscv_vloxseg4ei64_v_f64m2x4_m (vbool32_t mask, const float64_t *base, vuint64m2_t bindex, size_t vl);
vfloat64m4x2_t __riscv_vloxseg2ei64_v_f64m4x2_m (vbool16_t mask, const float64_t *base, vuint64m4_t bindex, size_t vl);
vint8mf8x2_t __riscv_vloxseg2ei64_v_i8mf8x2_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x3_t __riscv_vloxseg3ei64_v_i8mf8x3_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x4_t __riscv_vloxseg4ei64_v_i8mf8x4_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x5_t __riscv_vloxseg5ei64_v_i8mf8x5_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x6_t __riscv_vloxseg6ei64_v_i8mf8x6_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x7_t __riscv_vloxseg7ei64_v_i8mf8x7_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf8x8_t __riscv_vloxseg8ei64_v_i8mf8x8_m (vbool64_t mask, const int8_t *base, vuint64m1_t bindex, size_t vl);
vint8mf4x2_t __riscv_vloxseg2ei64_v_i8mf4x2_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x3_t __riscv_vloxseg3ei64_v_i8mf4x3_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x4_t __riscv_vloxseg4ei64_v_i8mf4x4_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x5_t __riscv_vloxseg5ei64_v_i8mf4x5_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x6_t __riscv_vloxseg6ei64_v_i8mf4x6_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x7_t __riscv_vloxseg7ei64_v_i8mf4x7_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf4x8_t __riscv_vloxseg8ei64_v_i8mf4x8_m (vbool32_t mask, const int8_t *base, vuint64m2_t bindex, size_t vl);
vint8mf2x2_t __riscv_vloxseg2ei64_v_i8mf2x2_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x3_t __riscv_vloxseg3ei64_v_i8mf2x3_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x4_t __riscv_vloxseg4ei64_v_i8mf2x4_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x5_t __riscv_vloxseg5ei64_v_i8mf2x5_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x6_t __riscv_vloxseg6ei64_v_i8mf2x6_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x7_t __riscv_vloxseg7ei64_v_i8mf2x7_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8mf2x8_t __riscv_vloxseg8ei64_v_i8mf2x8_m (vbool16_t mask, const int8_t *base, vuint64m4_t bindex, size_t vl);
vint8m1x2_t __riscv_vloxseg2ei64_v_i8m1x2_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x3_t __riscv_vloxseg3ei64_v_i8m1x3_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x4_t __riscv_vloxseg4ei64_v_i8m1x4_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x5_t __riscv_vloxseg5ei64_v_i8m1x5_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x6_t __riscv_vloxseg6ei64_v_i8m1x6_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x7_t __riscv_vloxseg7ei64_v_i8m1x7_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint8m1x8_t __riscv_vloxseg8ei64_v_i8m1x8_m (vbool8_t mask, const int8_t *base, vuint64m8_t bindex, size_t vl);
vint16mf4x2_t __riscv_vloxseg2ei64_v_i16mf4x2_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x3_t __riscv_vloxseg3ei64_v_i16mf4x3_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x4_t __riscv_vloxseg4ei64_v_i16mf4x4_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x5_t __riscv_vloxseg5ei64_v_i16mf4x5_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x6_t __riscv_vloxseg6ei64_v_i16mf4x6_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x7_t __riscv_vloxseg7ei64_v_i16mf4x7_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf4x8_t __riscv_vloxseg8ei64_v_i16mf4x8_m (vbool64_t mask, const int16_t *base, vuint64m1_t bindex, size_t vl);
vint16mf2x2_t __riscv_vloxseg2ei64_v_i16mf2x2_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x3_t __riscv_vloxseg3ei64_v_i16mf2x3_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x4_t __riscv_vloxseg4ei64_v_i16mf2x4_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x5_t __riscv_vloxseg5ei64_v_i16mf2x5_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x6_t __riscv_vloxseg6ei64_v_i16mf2x6_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x7_t __riscv_vloxseg7ei64_v_i16mf2x7_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16mf2x8_t __riscv_vloxseg8ei64_v_i16mf2x8_m (vbool32_t mask, const int16_t *base, vuint64m2_t bindex, size_t vl);
vint16m1x2_t __riscv_vloxseg2ei64_v_i16m1x2_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x3_t __riscv_vloxseg3ei64_v_i16m1x3_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x4_t __riscv_vloxseg4ei64_v_i16m1x4_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x5_t __riscv_vloxseg5ei64_v_i16m1x5_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x6_t __riscv_vloxseg6ei64_v_i16m1x6_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x7_t __riscv_vloxseg7ei64_v_i16m1x7_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m1x8_t __riscv_vloxseg8ei64_v_i16m1x8_m (vbool16_t mask, const int16_t *base, vuint64m4_t bindex, size_t vl);
vint16m2x2_t __riscv_vloxseg2ei64_v_i16m2x2_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x3_t __riscv_vloxseg3ei64_v_i16m2x3_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint16m2x4_t __riscv_vloxseg4ei64_v_i16m2x4_m (vbool8_t mask, const int16_t *base, vuint64m8_t bindex, size_t vl);
vint32mf2x2_t __riscv_vloxseg2ei64_v_i32mf2x2_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x3_t __riscv_vloxseg3ei64_v_i32mf2x3_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x4_t __riscv_vloxseg4ei64_v_i32mf2x4_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x5_t __riscv_vloxseg5ei64_v_i32mf2x5_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x6_t __riscv_vloxseg6ei64_v_i32mf2x6_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x7_t __riscv_vloxseg7ei64_v_i32mf2x7_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32mf2x8_t __riscv_vloxseg8ei64_v_i32mf2x8_m (vbool64_t mask, const int32_t *base, vuint64m1_t bindex, size_t vl);
vint32m1x2_t __riscv_vloxseg2ei64_v_i32m1x2_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x3_t __riscv_vloxseg3ei64_v_i32m1x3_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x4_t __riscv_vloxseg4ei64_v_i32m1x4_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x5_t __riscv_vloxseg5ei64_v_i32m1x5_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x6_t __riscv_vloxseg6ei64_v_i32m1x6_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x7_t __riscv_vloxseg7ei64_v_i32m1x7_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m1x8_t __riscv_vloxseg8ei64_v_i32m1x8_m (vbool32_t mask, const int32_t *base, vuint64m2_t bindex, size_t vl);
vint32m2x2_t __riscv_vloxseg2ei64_v_i32m2x2_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x3_t __riscv_vloxseg3ei64_v_i32m2x3_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m2x4_t __riscv_vloxseg4ei64_v_i32m2x4_m (vbool16_t mask, const int32_t *base, vuint64m4_t bindex, size_t vl);
vint32m4x2_t __riscv_vloxseg2ei64_v_i32m4x2_m (vbool8_t mask, const int32_t *base, vuint64m8_t bindex, size_t vl);
vint64m1x2_t __riscv_vloxseg2ei64_v_i64m1x2_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x3_t __riscv_vloxseg3ei64_v_i64m1x3_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x4_t __riscv_vloxseg4ei64_v_i64m1x4_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x5_t __riscv_vloxseg5ei64_v_i64m1x5_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x6_t __riscv_vloxseg6ei64_v_i64m1x6_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x7_t __riscv_vloxseg7ei64_v_i64m1x7_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m1x8_t __riscv_vloxseg8ei64_v_i64m1x8_m (vbool64_t mask, const int64_t *base, vuint64m1_t bindex, size_t vl);
vint64m2x2_t __riscv_vloxseg2ei64_v_i64m2x2_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x3_t __riscv_vloxseg3ei64_v_i64m2x3_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m2x4_t __riscv_vloxseg4ei64_v_i64m2x4_m (vbool32_t mask, const int64_t *base, vuint64m2_t bindex, size_t vl);
vint64m4x2_t __riscv_vloxseg2ei64_v_i64m4x2_m (vbool16_t mask, const int64_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf8x2_t __riscv_vloxseg2ei64_v_u8mf8x2_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x3_t __riscv_vloxseg3ei64_v_u8mf8x3_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x4_t __riscv_vloxseg4ei64_v_u8mf8x4_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x5_t __riscv_vloxseg5ei64_v_u8mf8x5_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x6_t __riscv_vloxseg6ei64_v_u8mf8x6_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x7_t __riscv_vloxseg7ei64_v_u8mf8x7_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf8x8_t __riscv_vloxseg8ei64_v_u8mf8x8_m (vbool64_t mask, const uint8_t *base, vuint64m1_t bindex, size_t vl);
vuint8mf4x2_t __riscv_vloxseg2ei64_v_u8mf4x2_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x3_t __riscv_vloxseg3ei64_v_u8mf4x3_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x4_t __riscv_vloxseg4ei64_v_u8mf4x4_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x5_t __riscv_vloxseg5ei64_v_u8mf4x5_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x6_t __riscv_vloxseg6ei64_v_u8mf4x6_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x7_t __riscv_vloxseg7ei64_v_u8mf4x7_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf4x8_t __riscv_vloxseg8ei64_v_u8mf4x8_m (vbool32_t mask, const uint8_t *base, vuint64m2_t bindex, size_t vl);
vuint8mf2x2_t __riscv_vloxseg2ei64_v_u8mf2x2_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x3_t __riscv_vloxseg3ei64_v_u8mf2x3_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x4_t __riscv_vloxseg4ei64_v_u8mf2x4_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x5_t __riscv_vloxseg5ei64_v_u8mf2x5_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x6_t __riscv_vloxseg6ei64_v_u8mf2x6_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x7_t __riscv_vloxseg7ei64_v_u8mf2x7_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8mf2x8_t __riscv_vloxseg8ei64_v_u8mf2x8_m (vbool16_t mask, const uint8_t *base, vuint64m4_t bindex, size_t vl);
vuint8m1x2_t __riscv_vloxseg2ei64_v_u8m1x2_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x3_t __riscv_vloxseg3ei64_v_u8m1x3_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x4_t __riscv_vloxseg4ei64_v_u8m1x4_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x5_t __riscv_vloxseg5ei64_v_u8m1x5_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x6_t __riscv_vloxseg6ei64_v_u8m1x6_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x7_t __riscv_vloxseg7ei64_v_u8m1x7_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint8m1x8_t __riscv_vloxseg8ei64_v_u8m1x8_m (vbool8_t mask, const uint8_t *base, vuint64m8_t bindex, size_t vl);
vuint16mf4x2_t __riscv_vloxseg2ei64_v_u16mf4x2_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x3_t __riscv_vloxseg3ei64_v_u16mf4x3_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x4_t __riscv_vloxseg4ei64_v_u16mf4x4_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x5_t __riscv_vloxseg5ei64_v_u16mf4x5_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x6_t __riscv_vloxseg6ei64_v_u16mf4x6_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x7_t __riscv_vloxseg7ei64_v_u16mf4x7_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf4x8_t __riscv_vloxseg8ei64_v_u16mf4x8_m (vbool64_t mask, const uint16_t *base, vuint64m1_t bindex, size_t vl);
vuint16mf2x2_t __riscv_vloxseg2ei64_v_u16mf2x2_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x3_t __riscv_vloxseg3ei64_v_u16mf2x3_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x4_t __riscv_vloxseg4ei64_v_u16mf2x4_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x5_t __riscv_vloxseg5ei64_v_u16mf2x5_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x6_t __riscv_vloxseg6ei64_v_u16mf2x6_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x7_t __riscv_vloxseg7ei64_v_u16mf2x7_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16mf2x8_t __riscv_vloxseg8ei64_v_u16mf2x8_m (vbool32_t mask, const uint16_t *base, vuint64m2_t bindex, size_t vl);
vuint16m1x2_t __riscv_vloxseg2ei64_v_u16m1x2_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x3_t __riscv_vloxseg3ei64_v_u16m1x3_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x4_t __riscv_vloxseg4ei64_v_u16m1x4_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x5_t __riscv_vloxseg5ei64_v_u16m1x5_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x6_t __riscv_vloxseg6ei64_v_u16m1x6_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x7_t __riscv_vloxseg7ei64_v_u16m1x7_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m1x8_t __riscv_vloxseg8ei64_v_u16m1x8_m (vbool16_t mask, const uint16_t *base, vuint64m4_t bindex, size_t vl);
vuint16m2x2_t __riscv_vloxseg2ei64_v_u16m2x2_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x3_t __riscv_vloxseg3ei64_v_u16m2x3_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint16m2x4_t __riscv_vloxseg4ei64_v_u16m2x4_m (vbool8_t mask, const uint16_t *base, vuint64m8_t bindex, size_t vl);
vuint32mf2x2_t __riscv_vloxseg2ei64_v_u32mf2x2_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x3_t __riscv_vloxseg3ei64_v_u32mf2x3_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x4_t __riscv_vloxseg4ei64_v_u32mf2x4_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x5_t __riscv_vloxseg5ei64_v_u32mf2x5_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x6_t __riscv_vloxseg6ei64_v_u32mf2x6_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x7_t __riscv_vloxseg7ei64_v_u32mf2x7_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32mf2x8_t __riscv_vloxseg8ei64_v_u32mf2x8_m (vbool64_t mask, const uint32_t *base, vuint64m1_t bindex, size_t vl);
vuint32m1x2_t __riscv_vloxseg2ei64_v_u32m1x2_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x3_t __riscv_vloxseg3ei64_v_u32m1x3_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x4_t __riscv_vloxseg4ei64_v_u32m1x4_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x5_t __riscv_vloxseg5ei64_v_u32m1x5_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x6_t __riscv_vloxseg6ei64_v_u32m1x6_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x7_t __riscv_vloxseg7ei64_v_u32m1x7_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m1x8_t __riscv_vloxseg8ei64_v_u32m1x8_m (vbool32_t mask, const uint32_t *base, vuint64m2_t bindex, size_t vl);
vuint32m2x2_t __riscv_vloxseg2ei64_v_u32m2x2_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x3_t __riscv_vloxseg3ei64_v_u32m2x3_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m2x4_t __riscv_vloxseg4ei64_v_u32m2x4_m (vbool16_t mask, const uint32_t *base, vuint64m4_t bindex, size_t vl);
vuint32m4x2_t __riscv_vloxseg2ei64_v_u32m4x2_m (vbool8_t mask, const uint32_t *base, vuint64m8_t bindex, size_t vl);
vuint64m1x2_t __riscv_vloxseg2ei64_v_u64m1x2_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x3_t __riscv_vloxseg3ei64_v_u64m1x3_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x4_t __riscv_vloxseg4ei64_v_u64m1x4_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x5_t __riscv_vloxseg5ei64_v_u64m1x5_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x6_t __riscv_vloxseg6ei64_v_u64m1x6_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x7_t __riscv_vloxseg7ei64_v_u64m1x7_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m1x8_t __riscv_vloxseg8ei64_v_u64m1x8_m (vbool64_t mask, const uint64_t *base, vuint64m1_t bindex, size_t vl);
vuint64m2x2_t __riscv_vloxseg2ei64_v_u64m2x2_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x3_t __riscv_vloxseg3ei64_v_u64m2x3_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m2x4_t __riscv_vloxseg4ei64_v_u64m2x4_m (vbool32_t mask, const uint64_t *base, vuint64m2_t bindex, size_t vl);
vuint64m4x2_t __riscv_vloxseg2ei64_v_u64m4x2_m (vbool16_t mask, const uint64_t *base, vuint64m4_t bindex, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxsegnfei8_v">8.5. vsuxseg&lt;nf&gt;ei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxseg2ei8.v vs3, (rs1), vs2, vm	# nf=2
vsuxseg3ei8.v vs3, (rs1), vs2, vm	# nf=3
vsuxseg4ei8.v vs3, (rs1), vs2, vm	# nf=4
vsuxseg5ei8.v vs3, (rs1), vs2, vm	# nf=5
vsuxseg6ei8.v vs3, (rs1), vs2, vm	# nf=6
vsuxseg7ei8.v vs3, (rs1), vs2, vm	# nf=7
vsuxseg8ei8.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c3f7d553f061db9105d5215ca729a2a1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxseg2ei64_v_f16mf4x2 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf4x3 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf4x4 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf4x5 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf4x6 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf4x7 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf4x8 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16mf2x2 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf2x3 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf2x4 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf2x5 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf2x6 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf2x7 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf2x8 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m1x2 (float16_t *base, vuint64m4_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m1x3 (float16_t *base, vuint64m4_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m1x4 (float16_t *base, vuint64m4_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16m1x5 (float16_t *base, vuint64m4_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16m1x6 (float16_t *base, vuint64m4_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16m1x7 (float16_t *base, vuint64m4_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16m1x8 (float16_t *base, vuint64m4_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m2x2 (float16_t *base, vuint64m8_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m2x3 (float16_t *base, vuint64m8_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m2x4 (float16_t *base, vuint64m8_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32mf2x2 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32mf2x3 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32mf2x4 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32mf2x5 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32mf2x6 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32mf2x7 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32mf2x8 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m1x2 (float32_t *base, vuint64m2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m1x3 (float32_t *base, vuint64m2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m1x4 (float32_t *base, vuint64m2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32m1x5 (float32_t *base, vuint64m2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32m1x6 (float32_t *base, vuint64m2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32m1x7 (float32_t *base, vuint64m2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32m1x8 (float32_t *base, vuint64m2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m2x2 (float32_t *base, vuint64m4_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m2x3 (float32_t *base, vuint64m4_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m2x4 (float32_t *base, vuint64m4_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m4x2 (float32_t *base, vuint64m8_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m1x2 (float64_t *base, vuint64m1_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m1x3 (float64_t *base, vuint64m1_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m1x4 (float64_t *base, vuint64m1_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f64m1x5 (float64_t *base, vuint64m1_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f64m1x6 (float64_t *base, vuint64m1_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f64m1x7 (float64_t *base, vuint64m1_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f64m1x8 (float64_t *base, vuint64m1_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m2x2 (float64_t *base, vuint64m2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m2x3 (float64_t *base, vuint64m2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m2x4 (float64_t *base, vuint64m2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m4x2 (float64_t *base, vuint64m4_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf8x2 (int8_t *base, vuint64m1_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf8x3 (int8_t *base, vuint64m1_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf8x4 (int8_t *base, vuint64m1_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf8x5 (int8_t *base, vuint64m1_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf8x6 (int8_t *base, vuint64m1_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf8x7 (int8_t *base, vuint64m1_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf8x8 (int8_t *base, vuint64m1_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf4x2 (int8_t *base, vuint64m2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf4x3 (int8_t *base, vuint64m2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf4x4 (int8_t *base, vuint64m2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf4x5 (int8_t *base, vuint64m2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf4x6 (int8_t *base, vuint64m2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf4x7 (int8_t *base, vuint64m2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf4x8 (int8_t *base, vuint64m2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf2x2 (int8_t *base, vuint64m4_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf2x3 (int8_t *base, vuint64m4_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf2x4 (int8_t *base, vuint64m4_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf2x5 (int8_t *base, vuint64m4_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf2x6 (int8_t *base, vuint64m4_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf2x7 (int8_t *base, vuint64m4_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf2x8 (int8_t *base, vuint64m4_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8m1x2 (int8_t *base, vuint64m8_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8m1x3 (int8_t *base, vuint64m8_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8m1x4 (int8_t *base, vuint64m8_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8m1x5 (int8_t *base, vuint64m8_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8m1x6 (int8_t *base, vuint64m8_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8m1x7 (int8_t *base, vuint64m8_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8m1x8 (int8_t *base, vuint64m8_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf4x2 (int16_t *base, vuint64m1_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf4x3 (int16_t *base, vuint64m1_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf4x4 (int16_t *base, vuint64m1_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf4x5 (int16_t *base, vuint64m1_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf4x6 (int16_t *base, vuint64m1_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf4x7 (int16_t *base, vuint64m1_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf4x8 (int16_t *base, vuint64m1_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf2x2 (int16_t *base, vuint64m2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf2x3 (int16_t *base, vuint64m2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf2x4 (int16_t *base, vuint64m2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf2x5 (int16_t *base, vuint64m2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf2x6 (int16_t *base, vuint64m2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf2x7 (int16_t *base, vuint64m2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf2x8 (int16_t *base, vuint64m2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m1x2 (int16_t *base, vuint64m4_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m1x3 (int16_t *base, vuint64m4_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m1x4 (int16_t *base, vuint64m4_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16m1x5 (int16_t *base, vuint64m4_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16m1x6 (int16_t *base, vuint64m4_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16m1x7 (int16_t *base, vuint64m4_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16m1x8 (int16_t *base, vuint64m4_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m2x2 (int16_t *base, vuint64m8_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m2x3 (int16_t *base, vuint64m8_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m2x4 (int16_t *base, vuint64m8_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32mf2x2 (int32_t *base, vuint64m1_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32mf2x3 (int32_t *base, vuint64m1_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32mf2x4 (int32_t *base, vuint64m1_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32mf2x5 (int32_t *base, vuint64m1_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32mf2x6 (int32_t *base, vuint64m1_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32mf2x7 (int32_t *base, vuint64m1_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32mf2x8 (int32_t *base, vuint64m1_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m1x2 (int32_t *base, vuint64m2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m1x3 (int32_t *base, vuint64m2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m1x4 (int32_t *base, vuint64m2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32m1x5 (int32_t *base, vuint64m2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32m1x6 (int32_t *base, vuint64m2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32m1x7 (int32_t *base, vuint64m2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32m1x8 (int32_t *base, vuint64m2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m2x2 (int32_t *base, vuint64m4_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m2x3 (int32_t *base, vuint64m4_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m2x4 (int32_t *base, vuint64m4_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m4x2 (int32_t *base, vuint64m8_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m1x2 (int64_t *base, vuint64m1_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m1x3 (int64_t *base, vuint64m1_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m1x4 (int64_t *base, vuint64m1_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i64m1x5 (int64_t *base, vuint64m1_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i64m1x6 (int64_t *base, vuint64m1_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i64m1x7 (int64_t *base, vuint64m1_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i64m1x8 (int64_t *base, vuint64m1_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m2x2 (int64_t *base, vuint64m2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m2x3 (int64_t *base, vuint64m2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m2x4 (int64_t *base, vuint64m2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m4x2 (int64_t *base, vuint64m4_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf8x2 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf8x3 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf8x4 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf8x5 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf8x6 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf8x7 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf8x8 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf4x2 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf4x3 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf4x4 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf4x5 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf4x6 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf4x7 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf4x8 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf2x2 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf2x3 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf2x4 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf2x5 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf2x6 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf2x7 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf2x8 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8m1x2 (uint8_t *base, vuint64m8_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8m1x3 (uint8_t *base, vuint64m8_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8m1x4 (uint8_t *base, vuint64m8_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8m1x5 (uint8_t *base, vuint64m8_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8m1x6 (uint8_t *base, vuint64m8_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8m1x7 (uint8_t *base, vuint64m8_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8m1x8 (uint8_t *base, vuint64m8_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf4x2 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf4x3 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf4x4 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf4x5 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf4x6 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf4x7 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf4x8 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf2x2 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf2x3 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf2x4 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf2x5 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf2x6 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf2x7 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf2x8 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m1x2 (uint16_t *base, vuint64m4_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m1x3 (uint16_t *base, vuint64m4_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m1x4 (uint16_t *base, vuint64m4_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16m1x5 (uint16_t *base, vuint64m4_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16m1x6 (uint16_t *base, vuint64m4_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16m1x7 (uint16_t *base, vuint64m4_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16m1x8 (uint16_t *base, vuint64m4_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m2x2 (uint16_t *base, vuint64m8_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m2x3 (uint16_t *base, vuint64m8_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m2x4 (uint16_t *base, vuint64m8_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32mf2x2 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32mf2x3 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32mf2x4 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32mf2x5 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32mf2x6 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32mf2x7 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32mf2x8 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m1x2 (uint32_t *base, vuint64m2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m1x3 (uint32_t *base, vuint64m2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m1x4 (uint32_t *base, vuint64m2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32m1x5 (uint32_t *base, vuint64m2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32m1x6 (uint32_t *base, vuint64m2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32m1x7 (uint32_t *base, vuint64m2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32m1x8 (uint32_t *base, vuint64m2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m2x2 (uint32_t *base, vuint64m4_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m2x3 (uint32_t *base, vuint64m4_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m2x4 (uint32_t *base, vuint64m4_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m4x2 (uint32_t *base, vuint64m8_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m1x2 (uint64_t *base, vuint64m1_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m1x3 (uint64_t *base, vuint64m1_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m1x4 (uint64_t *base, vuint64m1_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u64m1x5 (uint64_t *base, vuint64m1_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u64m1x6 (uint64_t *base, vuint64m1_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u64m1x7 (uint64_t *base, vuint64m1_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u64m1x8 (uint64_t *base, vuint64m1_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m2x2 (uint64_t *base, vuint64m2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m2x3 (uint64_t *base, vuint64m2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m2x4 (uint64_t *base, vuint64m2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m4x2 (uint64_t *base, vuint64m4_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint64m8_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint64m4_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint64m8_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint64m4_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint64m8_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint64m4_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxsegnfei16_v">8.6. vsuxseg&lt;nf&gt;ei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxseg2ei16.v vs3, (rs1), vs2, vm	# nf=2
vsuxseg3ei16.v vs3, (rs1), vs2, vm	# nf=3
vsuxseg4ei16.v vs3, (rs1), vs2, vm	# nf=4
vsuxseg5ei16.v vs3, (rs1), vs2, vm	# nf=5
vsuxseg6ei16.v vs3, (rs1), vs2, vm	# nf=6
vsuxseg7ei16.v vs3, (rs1), vs2, vm	# nf=7
vsuxseg8ei16.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f7ce2e48a95ea3af3e37534b738a3611.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxseg2ei16_v_f16mf4x2 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16mf4x3 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16mf4x4 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f16mf4x5 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f16mf4x6 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f16mf4x7 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f16mf4x8 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16mf2x2 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16mf2x3 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16mf2x4 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f16mf2x5 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f16mf2x6 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f16mf2x7 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f16mf2x8 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16m1x2 (float16_t *base, vuint16m1_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16m1x3 (float16_t *base, vuint16m1_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16m1x4 (float16_t *base, vuint16m1_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f16m1x5 (float16_t *base, vuint16m1_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f16m1x6 (float16_t *base, vuint16m1_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f16m1x7 (float16_t *base, vuint16m1_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f16m1x8 (float16_t *base, vuint16m1_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16m2x2 (float16_t *base, vuint16m2_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16m2x3 (float16_t *base, vuint16m2_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16m2x4 (float16_t *base, vuint16m2_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16m4x2 (float16_t *base, vuint16m4_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32mf2x2 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f32mf2x3 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f32mf2x4 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f32mf2x5 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f32mf2x6 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f32mf2x7 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f32mf2x8 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32m1x2 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f32m1x3 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f32m1x4 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f32m1x5 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f32m1x6 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f32m1x7 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f32m1x8 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32m2x2 (float32_t *base, vuint16m1_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f32m2x3 (float32_t *base, vuint16m1_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f32m2x4 (float32_t *base, vuint16m1_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32m4x2 (float32_t *base, vuint16m2_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f64m1x2 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f64m1x3 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f64m1x4 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f64m1x5 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f64m1x6 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f64m1x7 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f64m1x8 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f64m2x2 (float64_t *base, vuint16mf2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f64m2x3 (float64_t *base, vuint16mf2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f64m2x4 (float64_t *base, vuint16mf2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f64m4x2 (float64_t *base, vuint16m1_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8mf8x2 (int8_t *base, vuint16mf4_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8mf8x3 (int8_t *base, vuint16mf4_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8mf8x4 (int8_t *base, vuint16mf4_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8mf8x5 (int8_t *base, vuint16mf4_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8mf8x6 (int8_t *base, vuint16mf4_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8mf8x7 (int8_t *base, vuint16mf4_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8mf8x8 (int8_t *base, vuint16mf4_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8mf4x2 (int8_t *base, vuint16mf2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8mf4x3 (int8_t *base, vuint16mf2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8mf4x4 (int8_t *base, vuint16mf2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8mf4x5 (int8_t *base, vuint16mf2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8mf4x6 (int8_t *base, vuint16mf2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8mf4x7 (int8_t *base, vuint16mf2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8mf4x8 (int8_t *base, vuint16mf2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8mf2x2 (int8_t *base, vuint16m1_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8mf2x3 (int8_t *base, vuint16m1_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8mf2x4 (int8_t *base, vuint16m1_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8mf2x5 (int8_t *base, vuint16m1_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8mf2x6 (int8_t *base, vuint16m1_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8mf2x7 (int8_t *base, vuint16m1_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8mf2x8 (int8_t *base, vuint16m1_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8m1x2 (int8_t *base, vuint16m2_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8m1x3 (int8_t *base, vuint16m2_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8m1x4 (int8_t *base, vuint16m2_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8m1x5 (int8_t *base, vuint16m2_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8m1x6 (int8_t *base, vuint16m2_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8m1x7 (int8_t *base, vuint16m2_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8m1x8 (int8_t *base, vuint16m2_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8m2x2 (int8_t *base, vuint16m4_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8m2x3 (int8_t *base, vuint16m4_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8m2x4 (int8_t *base, vuint16m4_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8m4x2 (int8_t *base, vuint16m8_t bindex, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16mf4x2 (int16_t *base, vuint16mf4_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16mf4x3 (int16_t *base, vuint16mf4_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16mf4x4 (int16_t *base, vuint16mf4_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i16mf4x5 (int16_t *base, vuint16mf4_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i16mf4x6 (int16_t *base, vuint16mf4_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i16mf4x7 (int16_t *base, vuint16mf4_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i16mf4x8 (int16_t *base, vuint16mf4_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16mf2x2 (int16_t *base, vuint16mf2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16mf2x3 (int16_t *base, vuint16mf2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16mf2x4 (int16_t *base, vuint16mf2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i16mf2x5 (int16_t *base, vuint16mf2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i16mf2x6 (int16_t *base, vuint16mf2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i16mf2x7 (int16_t *base, vuint16mf2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i16mf2x8 (int16_t *base, vuint16mf2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16m1x2 (int16_t *base, vuint16m1_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16m1x3 (int16_t *base, vuint16m1_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16m1x4 (int16_t *base, vuint16m1_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i16m1x5 (int16_t *base, vuint16m1_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i16m1x6 (int16_t *base, vuint16m1_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i16m1x7 (int16_t *base, vuint16m1_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i16m1x8 (int16_t *base, vuint16m1_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16m2x2 (int16_t *base, vuint16m2_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16m2x3 (int16_t *base, vuint16m2_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16m2x4 (int16_t *base, vuint16m2_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16m4x2 (int16_t *base, vuint16m4_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32mf2x2 (int32_t *base, vuint16mf4_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i32mf2x3 (int32_t *base, vuint16mf4_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i32mf2x4 (int32_t *base, vuint16mf4_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i32mf2x5 (int32_t *base, vuint16mf4_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i32mf2x6 (int32_t *base, vuint16mf4_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i32mf2x7 (int32_t *base, vuint16mf4_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i32mf2x8 (int32_t *base, vuint16mf4_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32m1x2 (int32_t *base, vuint16mf2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i32m1x3 (int32_t *base, vuint16mf2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i32m1x4 (int32_t *base, vuint16mf2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i32m1x5 (int32_t *base, vuint16mf2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i32m1x6 (int32_t *base, vuint16mf2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i32m1x7 (int32_t *base, vuint16mf2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i32m1x8 (int32_t *base, vuint16mf2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32m2x2 (int32_t *base, vuint16m1_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i32m2x3 (int32_t *base, vuint16m1_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i32m2x4 (int32_t *base, vuint16m1_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32m4x2 (int32_t *base, vuint16m2_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i64m1x2 (int64_t *base, vuint16mf4_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i64m1x3 (int64_t *base, vuint16mf4_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i64m1x4 (int64_t *base, vuint16mf4_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i64m1x5 (int64_t *base, vuint16mf4_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i64m1x6 (int64_t *base, vuint16mf4_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i64m1x7 (int64_t *base, vuint16mf4_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i64m1x8 (int64_t *base, vuint16mf4_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i64m2x2 (int64_t *base, vuint16mf2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i64m2x3 (int64_t *base, vuint16mf2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i64m2x4 (int64_t *base, vuint16mf2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i64m4x2 (int64_t *base, vuint16m1_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8mf8x2 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8mf8x3 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8mf8x4 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8mf8x5 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8mf8x6 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8mf8x7 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8mf8x8 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8mf4x2 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8mf4x3 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8mf4x4 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8mf4x5 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8mf4x6 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8mf4x7 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8mf4x8 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8mf2x2 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8mf2x3 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8mf2x4 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8mf2x5 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8mf2x6 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8mf2x7 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8mf2x8 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8m1x2 (uint8_t *base, vuint16m2_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8m1x3 (uint8_t *base, vuint16m2_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8m1x4 (uint8_t *base, vuint16m2_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8m1x5 (uint8_t *base, vuint16m2_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8m1x6 (uint8_t *base, vuint16m2_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8m1x7 (uint8_t *base, vuint16m2_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8m1x8 (uint8_t *base, vuint16m2_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8m2x2 (uint8_t *base, vuint16m4_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8m2x3 (uint8_t *base, vuint16m4_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8m2x4 (uint8_t *base, vuint16m4_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8m4x2 (uint8_t *base, vuint16m8_t bindex, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16mf4x2 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16mf4x3 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16mf4x4 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u16mf4x5 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u16mf4x6 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u16mf4x7 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u16mf4x8 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16mf2x2 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16mf2x3 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16mf2x4 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u16mf2x5 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u16mf2x6 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u16mf2x7 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u16mf2x8 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16m1x2 (uint16_t *base, vuint16m1_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16m1x3 (uint16_t *base, vuint16m1_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16m1x4 (uint16_t *base, vuint16m1_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u16m1x5 (uint16_t *base, vuint16m1_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u16m1x6 (uint16_t *base, vuint16m1_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u16m1x7 (uint16_t *base, vuint16m1_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u16m1x8 (uint16_t *base, vuint16m1_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16m2x2 (uint16_t *base, vuint16m2_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16m2x3 (uint16_t *base, vuint16m2_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16m2x4 (uint16_t *base, vuint16m2_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16m4x2 (uint16_t *base, vuint16m4_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32mf2x2 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u32mf2x3 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u32mf2x4 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u32mf2x5 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u32mf2x6 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u32mf2x7 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u32mf2x8 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32m1x2 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u32m1x3 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u32m1x4 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u32m1x5 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u32m1x6 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u32m1x7 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u32m1x8 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32m2x2 (uint32_t *base, vuint16m1_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u32m2x3 (uint32_t *base, vuint16m1_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u32m2x4 (uint32_t *base, vuint16m1_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32m4x2 (uint32_t *base, vuint16m2_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u64m1x2 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u64m1x3 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u64m1x4 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u64m1x5 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u64m1x6 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u64m1x7 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u64m1x8 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u64m2x2 (uint64_t *base, vuint16mf2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u64m2x3 (uint64_t *base, vuint16mf2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u64m2x4 (uint64_t *base, vuint16mf2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u64m4x2 (uint64_t *base, vuint16m1_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f16m4x2_m (vbool4_t mask, float16_t *base, vuint16m4_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint16m2_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint16m1_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8m2x2_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i8m2x3_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i8m2x4_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i8m4x2_m (vbool2_t mask, int8_t *base, vuint16m8_t bindex, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i16m4x2_m (vbool4_t mask, int16_t *base, vuint16m4_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint16m2_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint16m1_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8m2x2_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u8m2x3_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u8m2x4_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u8m4x2_m (vbool2_t mask, uint8_t *base, vuint16m8_t bindex, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u16m4x2_m (vbool4_t mask, uint16_t *base, vuint16m4_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint16m2_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei16_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei16_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei16_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei16_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei16_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei16_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei16_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint16m1_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxsegnfei32_v">8.7. vsuxseg&lt;nf&gt;ei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxseg2ei32.v vs3, (rs1), vs2, vm	# nf=2
vsuxseg3ei32.v vs3, (rs1), vs2, vm	# nf=3
vsuxseg4ei32.v vs3, (rs1), vs2, vm	# nf=4
vsuxseg5ei32.v vs3, (rs1), vs2, vm	# nf=5
vsuxseg6ei32.v vs3, (rs1), vs2, vm	# nf=6
vsuxseg7ei32.v vs3, (rs1), vs2, vm	# nf=7
vsuxseg8ei32.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6cf09cd9b4eb979d7a697042f8fad90e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxseg2ei32_v_f16mf4x2 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16mf4x3 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16mf4x4 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f16mf4x5 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f16mf4x6 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f16mf4x7 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f16mf4x8 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16mf2x2 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16mf2x3 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16mf2x4 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f16mf2x5 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f16mf2x6 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f16mf2x7 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f16mf2x8 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16m1x2 (float16_t *base, vuint32m2_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16m1x3 (float16_t *base, vuint32m2_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16m1x4 (float16_t *base, vuint32m2_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f16m1x5 (float16_t *base, vuint32m2_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f16m1x6 (float16_t *base, vuint32m2_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f16m1x7 (float16_t *base, vuint32m2_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f16m1x8 (float16_t *base, vuint32m2_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16m2x2 (float16_t *base, vuint32m4_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16m2x3 (float16_t *base, vuint32m4_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16m2x4 (float16_t *base, vuint32m4_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16m4x2 (float16_t *base, vuint32m8_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32mf2x2 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f32mf2x3 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f32mf2x4 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f32mf2x5 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f32mf2x6 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f32mf2x7 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f32mf2x8 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32m1x2 (float32_t *base, vuint32m1_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f32m1x3 (float32_t *base, vuint32m1_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f32m1x4 (float32_t *base, vuint32m1_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f32m1x5 (float32_t *base, vuint32m1_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f32m1x6 (float32_t *base, vuint32m1_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f32m1x7 (float32_t *base, vuint32m1_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f32m1x8 (float32_t *base, vuint32m1_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32m2x2 (float32_t *base, vuint32m2_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f32m2x3 (float32_t *base, vuint32m2_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f32m2x4 (float32_t *base, vuint32m2_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32m4x2 (float32_t *base, vuint32m4_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f64m1x2 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f64m1x3 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f64m1x4 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f64m1x5 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f64m1x6 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f64m1x7 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f64m1x8 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f64m2x2 (float64_t *base, vuint32m1_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f64m2x3 (float64_t *base, vuint32m1_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f64m2x4 (float64_t *base, vuint32m1_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f64m4x2 (float64_t *base, vuint32m2_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8mf8x2 (int8_t *base, vuint32mf2_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8mf8x3 (int8_t *base, vuint32mf2_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8mf8x4 (int8_t *base, vuint32mf2_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8mf8x5 (int8_t *base, vuint32mf2_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8mf8x6 (int8_t *base, vuint32mf2_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8mf8x7 (int8_t *base, vuint32mf2_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8mf8x8 (int8_t *base, vuint32mf2_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8mf4x2 (int8_t *base, vuint32m1_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8mf4x3 (int8_t *base, vuint32m1_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8mf4x4 (int8_t *base, vuint32m1_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8mf4x5 (int8_t *base, vuint32m1_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8mf4x6 (int8_t *base, vuint32m1_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8mf4x7 (int8_t *base, vuint32m1_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8mf4x8 (int8_t *base, vuint32m1_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8mf2x2 (int8_t *base, vuint32m2_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8mf2x3 (int8_t *base, vuint32m2_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8mf2x4 (int8_t *base, vuint32m2_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8mf2x5 (int8_t *base, vuint32m2_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8mf2x6 (int8_t *base, vuint32m2_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8mf2x7 (int8_t *base, vuint32m2_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8mf2x8 (int8_t *base, vuint32m2_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8m1x2 (int8_t *base, vuint32m4_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8m1x3 (int8_t *base, vuint32m4_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8m1x4 (int8_t *base, vuint32m4_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8m1x5 (int8_t *base, vuint32m4_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8m1x6 (int8_t *base, vuint32m4_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8m1x7 (int8_t *base, vuint32m4_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8m1x8 (int8_t *base, vuint32m4_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8m2x2 (int8_t *base, vuint32m8_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8m2x3 (int8_t *base, vuint32m8_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8m2x4 (int8_t *base, vuint32m8_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16mf4x2 (int16_t *base, vuint32mf2_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16mf4x3 (int16_t *base, vuint32mf2_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16mf4x4 (int16_t *base, vuint32mf2_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i16mf4x5 (int16_t *base, vuint32mf2_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i16mf4x6 (int16_t *base, vuint32mf2_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i16mf4x7 (int16_t *base, vuint32mf2_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i16mf4x8 (int16_t *base, vuint32mf2_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16mf2x2 (int16_t *base, vuint32m1_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16mf2x3 (int16_t *base, vuint32m1_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16mf2x4 (int16_t *base, vuint32m1_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i16mf2x5 (int16_t *base, vuint32m1_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i16mf2x6 (int16_t *base, vuint32m1_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i16mf2x7 (int16_t *base, vuint32m1_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i16mf2x8 (int16_t *base, vuint32m1_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16m1x2 (int16_t *base, vuint32m2_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16m1x3 (int16_t *base, vuint32m2_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16m1x4 (int16_t *base, vuint32m2_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i16m1x5 (int16_t *base, vuint32m2_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i16m1x6 (int16_t *base, vuint32m2_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i16m1x7 (int16_t *base, vuint32m2_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i16m1x8 (int16_t *base, vuint32m2_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16m2x2 (int16_t *base, vuint32m4_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16m2x3 (int16_t *base, vuint32m4_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16m2x4 (int16_t *base, vuint32m4_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16m4x2 (int16_t *base, vuint32m8_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32mf2x2 (int32_t *base, vuint32mf2_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i32mf2x3 (int32_t *base, vuint32mf2_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i32mf2x4 (int32_t *base, vuint32mf2_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i32mf2x5 (int32_t *base, vuint32mf2_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i32mf2x6 (int32_t *base, vuint32mf2_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i32mf2x7 (int32_t *base, vuint32mf2_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i32mf2x8 (int32_t *base, vuint32mf2_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32m1x2 (int32_t *base, vuint32m1_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i32m1x3 (int32_t *base, vuint32m1_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i32m1x4 (int32_t *base, vuint32m1_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i32m1x5 (int32_t *base, vuint32m1_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i32m1x6 (int32_t *base, vuint32m1_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i32m1x7 (int32_t *base, vuint32m1_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i32m1x8 (int32_t *base, vuint32m1_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32m2x2 (int32_t *base, vuint32m2_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i32m2x3 (int32_t *base, vuint32m2_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i32m2x4 (int32_t *base, vuint32m2_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32m4x2 (int32_t *base, vuint32m4_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i64m1x2 (int64_t *base, vuint32mf2_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i64m1x3 (int64_t *base, vuint32mf2_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i64m1x4 (int64_t *base, vuint32mf2_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i64m1x5 (int64_t *base, vuint32mf2_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i64m1x6 (int64_t *base, vuint32mf2_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i64m1x7 (int64_t *base, vuint32mf2_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i64m1x8 (int64_t *base, vuint32mf2_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i64m2x2 (int64_t *base, vuint32m1_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i64m2x3 (int64_t *base, vuint32m1_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i64m2x4 (int64_t *base, vuint32m1_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i64m4x2 (int64_t *base, vuint32m2_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8mf8x2 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8mf8x3 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8mf8x4 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8mf8x5 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8mf8x6 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8mf8x7 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8mf8x8 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8mf4x2 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8mf4x3 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8mf4x4 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8mf4x5 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8mf4x6 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8mf4x7 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8mf4x8 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8mf2x2 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8mf2x3 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8mf2x4 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8mf2x5 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8mf2x6 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8mf2x7 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8mf2x8 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8m1x2 (uint8_t *base, vuint32m4_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8m1x3 (uint8_t *base, vuint32m4_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8m1x4 (uint8_t *base, vuint32m4_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8m1x5 (uint8_t *base, vuint32m4_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8m1x6 (uint8_t *base, vuint32m4_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8m1x7 (uint8_t *base, vuint32m4_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8m1x8 (uint8_t *base, vuint32m4_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8m2x2 (uint8_t *base, vuint32m8_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8m2x3 (uint8_t *base, vuint32m8_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8m2x4 (uint8_t *base, vuint32m8_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16mf4x2 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16mf4x3 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16mf4x4 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u16mf4x5 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u16mf4x6 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u16mf4x7 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u16mf4x8 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16mf2x2 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16mf2x3 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16mf2x4 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u16mf2x5 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u16mf2x6 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u16mf2x7 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u16mf2x8 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16m1x2 (uint16_t *base, vuint32m2_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16m1x3 (uint16_t *base, vuint32m2_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16m1x4 (uint16_t *base, vuint32m2_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u16m1x5 (uint16_t *base, vuint32m2_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u16m1x6 (uint16_t *base, vuint32m2_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u16m1x7 (uint16_t *base, vuint32m2_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u16m1x8 (uint16_t *base, vuint32m2_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16m2x2 (uint16_t *base, vuint32m4_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16m2x3 (uint16_t *base, vuint32m4_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16m2x4 (uint16_t *base, vuint32m4_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16m4x2 (uint16_t *base, vuint32m8_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32mf2x2 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u32mf2x3 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u32mf2x4 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u32mf2x5 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u32mf2x6 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u32mf2x7 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u32mf2x8 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32m1x2 (uint32_t *base, vuint32m1_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u32m1x3 (uint32_t *base, vuint32m1_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u32m1x4 (uint32_t *base, vuint32m1_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u32m1x5 (uint32_t *base, vuint32m1_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u32m1x6 (uint32_t *base, vuint32m1_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u32m1x7 (uint32_t *base, vuint32m1_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u32m1x8 (uint32_t *base, vuint32m1_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32m2x2 (uint32_t *base, vuint32m2_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u32m2x3 (uint32_t *base, vuint32m2_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u32m2x4 (uint32_t *base, vuint32m2_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32m4x2 (uint32_t *base, vuint32m4_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u64m1x2 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u64m1x3 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u64m1x4 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u64m1x5 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u64m1x6 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u64m1x7 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u64m1x8 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u64m2x2 (uint64_t *base, vuint32m1_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u64m2x3 (uint64_t *base, vuint32m1_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u64m2x4 (uint64_t *base, vuint32m1_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u64m4x2 (uint64_t *base, vuint32m2_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f16m4x2_m (vbool4_t mask, float16_t *base, vuint32m8_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint32m4_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint32m2_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i8m2x2_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i8m2x3_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i8m2x4_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i16m4x2_m (vbool4_t mask, int16_t *base, vuint32m8_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint32m4_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint32m2_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u8m2x2_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u8m2x3_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u8m2x4_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u16m4x2_m (vbool4_t mask, uint16_t *base, vuint32m8_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint32m4_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei32_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei32_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei32_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei32_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei32_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei32_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei32_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint32m2_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsuxsegnfei64_v">8.8. vsuxseg&lt;nf&gt;ei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsuxseg2ei64.v vs3, (rs1), vs2, vm	# nf=2
vsuxseg3ei64.v vs3, (rs1), vs2, vm	# nf=3
vsuxseg4ei64.v vs3, (rs1), vs2, vm	# nf=4
vsuxseg5ei64.v vs3, (rs1), vs2, vm	# nf=5
vsuxseg6ei64.v vs3, (rs1), vs2, vm	# nf=6
vsuxseg7ei64.v vs3, (rs1), vs2, vm	# nf=7
vsuxseg8ei64.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0b64518b0f78be78e5c0f5d604797c2b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsuxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsuxseg2ei64_v_f16mf4x2 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf4x3 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf4x4 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf4x5 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf4x6 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf4x7 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf4x8 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16mf2x2 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf2x3 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf2x4 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf2x5 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf2x6 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf2x7 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf2x8 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m1x2 (float16_t *base, vuint64m4_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m1x3 (float16_t *base, vuint64m4_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m1x4 (float16_t *base, vuint64m4_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16m1x5 (float16_t *base, vuint64m4_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16m1x6 (float16_t *base, vuint64m4_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16m1x7 (float16_t *base, vuint64m4_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16m1x8 (float16_t *base, vuint64m4_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m2x2 (float16_t *base, vuint64m8_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m2x3 (float16_t *base, vuint64m8_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m2x4 (float16_t *base, vuint64m8_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32mf2x2 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32mf2x3 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32mf2x4 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32mf2x5 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32mf2x6 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32mf2x7 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32mf2x8 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m1x2 (float32_t *base, vuint64m2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m1x3 (float32_t *base, vuint64m2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m1x4 (float32_t *base, vuint64m2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32m1x5 (float32_t *base, vuint64m2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32m1x6 (float32_t *base, vuint64m2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32m1x7 (float32_t *base, vuint64m2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32m1x8 (float32_t *base, vuint64m2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m2x2 (float32_t *base, vuint64m4_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m2x3 (float32_t *base, vuint64m4_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m2x4 (float32_t *base, vuint64m4_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m4x2 (float32_t *base, vuint64m8_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m1x2 (float64_t *base, vuint64m1_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m1x3 (float64_t *base, vuint64m1_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m1x4 (float64_t *base, vuint64m1_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f64m1x5 (float64_t *base, vuint64m1_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f64m1x6 (float64_t *base, vuint64m1_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f64m1x7 (float64_t *base, vuint64m1_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f64m1x8 (float64_t *base, vuint64m1_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m2x2 (float64_t *base, vuint64m2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m2x3 (float64_t *base, vuint64m2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m2x4 (float64_t *base, vuint64m2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m4x2 (float64_t *base, vuint64m4_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf8x2 (int8_t *base, vuint64m1_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf8x3 (int8_t *base, vuint64m1_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf8x4 (int8_t *base, vuint64m1_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf8x5 (int8_t *base, vuint64m1_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf8x6 (int8_t *base, vuint64m1_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf8x7 (int8_t *base, vuint64m1_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf8x8 (int8_t *base, vuint64m1_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf4x2 (int8_t *base, vuint64m2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf4x3 (int8_t *base, vuint64m2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf4x4 (int8_t *base, vuint64m2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf4x5 (int8_t *base, vuint64m2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf4x6 (int8_t *base, vuint64m2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf4x7 (int8_t *base, vuint64m2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf4x8 (int8_t *base, vuint64m2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf2x2 (int8_t *base, vuint64m4_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf2x3 (int8_t *base, vuint64m4_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf2x4 (int8_t *base, vuint64m4_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf2x5 (int8_t *base, vuint64m4_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf2x6 (int8_t *base, vuint64m4_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf2x7 (int8_t *base, vuint64m4_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf2x8 (int8_t *base, vuint64m4_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8m1x2 (int8_t *base, vuint64m8_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8m1x3 (int8_t *base, vuint64m8_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8m1x4 (int8_t *base, vuint64m8_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8m1x5 (int8_t *base, vuint64m8_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8m1x6 (int8_t *base, vuint64m8_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8m1x7 (int8_t *base, vuint64m8_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8m1x8 (int8_t *base, vuint64m8_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf4x2 (int16_t *base, vuint64m1_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf4x3 (int16_t *base, vuint64m1_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf4x4 (int16_t *base, vuint64m1_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf4x5 (int16_t *base, vuint64m1_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf4x6 (int16_t *base, vuint64m1_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf4x7 (int16_t *base, vuint64m1_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf4x8 (int16_t *base, vuint64m1_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf2x2 (int16_t *base, vuint64m2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf2x3 (int16_t *base, vuint64m2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf2x4 (int16_t *base, vuint64m2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf2x5 (int16_t *base, vuint64m2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf2x6 (int16_t *base, vuint64m2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf2x7 (int16_t *base, vuint64m2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf2x8 (int16_t *base, vuint64m2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m1x2 (int16_t *base, vuint64m4_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m1x3 (int16_t *base, vuint64m4_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m1x4 (int16_t *base, vuint64m4_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16m1x5 (int16_t *base, vuint64m4_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16m1x6 (int16_t *base, vuint64m4_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16m1x7 (int16_t *base, vuint64m4_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16m1x8 (int16_t *base, vuint64m4_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m2x2 (int16_t *base, vuint64m8_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m2x3 (int16_t *base, vuint64m8_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m2x4 (int16_t *base, vuint64m8_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32mf2x2 (int32_t *base, vuint64m1_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32mf2x3 (int32_t *base, vuint64m1_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32mf2x4 (int32_t *base, vuint64m1_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32mf2x5 (int32_t *base, vuint64m1_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32mf2x6 (int32_t *base, vuint64m1_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32mf2x7 (int32_t *base, vuint64m1_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32mf2x8 (int32_t *base, vuint64m1_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m1x2 (int32_t *base, vuint64m2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m1x3 (int32_t *base, vuint64m2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m1x4 (int32_t *base, vuint64m2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32m1x5 (int32_t *base, vuint64m2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32m1x6 (int32_t *base, vuint64m2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32m1x7 (int32_t *base, vuint64m2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32m1x8 (int32_t *base, vuint64m2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m2x2 (int32_t *base, vuint64m4_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m2x3 (int32_t *base, vuint64m4_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m2x4 (int32_t *base, vuint64m4_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m4x2 (int32_t *base, vuint64m8_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m1x2 (int64_t *base, vuint64m1_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m1x3 (int64_t *base, vuint64m1_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m1x4 (int64_t *base, vuint64m1_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i64m1x5 (int64_t *base, vuint64m1_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i64m1x6 (int64_t *base, vuint64m1_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i64m1x7 (int64_t *base, vuint64m1_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i64m1x8 (int64_t *base, vuint64m1_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m2x2 (int64_t *base, vuint64m2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m2x3 (int64_t *base, vuint64m2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m2x4 (int64_t *base, vuint64m2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m4x2 (int64_t *base, vuint64m4_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf8x2 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf8x3 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf8x4 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf8x5 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf8x6 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf8x7 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf8x8 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf4x2 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf4x3 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf4x4 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf4x5 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf4x6 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf4x7 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf4x8 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf2x2 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf2x3 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf2x4 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf2x5 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf2x6 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf2x7 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf2x8 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8m1x2 (uint8_t *base, vuint64m8_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8m1x3 (uint8_t *base, vuint64m8_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8m1x4 (uint8_t *base, vuint64m8_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8m1x5 (uint8_t *base, vuint64m8_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8m1x6 (uint8_t *base, vuint64m8_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8m1x7 (uint8_t *base, vuint64m8_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8m1x8 (uint8_t *base, vuint64m8_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf4x2 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf4x3 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf4x4 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf4x5 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf4x6 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf4x7 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf4x8 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf2x2 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf2x3 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf2x4 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf2x5 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf2x6 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf2x7 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf2x8 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m1x2 (uint16_t *base, vuint64m4_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m1x3 (uint16_t *base, vuint64m4_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m1x4 (uint16_t *base, vuint64m4_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16m1x5 (uint16_t *base, vuint64m4_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16m1x6 (uint16_t *base, vuint64m4_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16m1x7 (uint16_t *base, vuint64m4_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16m1x8 (uint16_t *base, vuint64m4_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m2x2 (uint16_t *base, vuint64m8_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m2x3 (uint16_t *base, vuint64m8_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m2x4 (uint16_t *base, vuint64m8_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32mf2x2 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32mf2x3 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32mf2x4 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32mf2x5 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32mf2x6 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32mf2x7 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32mf2x8 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m1x2 (uint32_t *base, vuint64m2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m1x3 (uint32_t *base, vuint64m2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m1x4 (uint32_t *base, vuint64m2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32m1x5 (uint32_t *base, vuint64m2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32m1x6 (uint32_t *base, vuint64m2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32m1x7 (uint32_t *base, vuint64m2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32m1x8 (uint32_t *base, vuint64m2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m2x2 (uint32_t *base, vuint64m4_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m2x3 (uint32_t *base, vuint64m4_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m2x4 (uint32_t *base, vuint64m4_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m4x2 (uint32_t *base, vuint64m8_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m1x2 (uint64_t *base, vuint64m1_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m1x3 (uint64_t *base, vuint64m1_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m1x4 (uint64_t *base, vuint64m1_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u64m1x5 (uint64_t *base, vuint64m1_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u64m1x6 (uint64_t *base, vuint64m1_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u64m1x7 (uint64_t *base, vuint64m1_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u64m1x8 (uint64_t *base, vuint64m1_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m2x2 (uint64_t *base, vuint64m2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m2x3 (uint64_t *base, vuint64m2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m2x4 (uint64_t *base, vuint64m2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m4x2 (uint64_t *base, vuint64m4_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint64m8_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint64m4_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint64m8_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint64m4_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint64m8_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsuxseg5ei64_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsuxseg6ei64_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsuxseg7ei64_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsuxseg8ei64_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsuxseg3ei64_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsuxseg4ei64_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsuxseg2ei64_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint64m4_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxsegnfei8_v">8.9. vsoxseg&lt;nf&gt;ei8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxseg2ei8.v vs3, (rs1), vs2, vm	# nf=2
vsoxseg3ei8.v vs3, (rs1), vs2, vm	# nf=3
vsoxseg4ei8.v vs3, (rs1), vs2, vm	# nf=4
vsoxseg5ei8.v vs3, (rs1), vs2, vm	# nf=5
vsoxseg6ei8.v vs3, (rs1), vs2, vm	# nf=6
vsoxseg7ei8.v vs3, (rs1), vs2, vm	# nf=7
vsoxseg8ei8.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0ffbea6c3c7a144dbf68dfe6b28b5101.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxseg2ei8_v_f16mf4x2 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16mf4x3 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16mf4x4 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f16mf4x5 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f16mf4x6 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f16mf4x7 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f16mf4x8 (float16_t *base, vuint8mf8_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16mf2x2 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16mf2x3 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16mf2x4 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f16mf2x5 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f16mf2x6 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f16mf2x7 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f16mf2x8 (float16_t *base, vuint8mf4_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16m1x2 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16m1x3 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16m1x4 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f16m1x5 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f16m1x6 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f16m1x7 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f16m1x8 (float16_t *base, vuint8mf2_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16m2x2 (float16_t *base, vuint8m1_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16m2x3 (float16_t *base, vuint8m1_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16m2x4 (float16_t *base, vuint8m1_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16m4x2 (float16_t *base, vuint8m2_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32mf2x2 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f32mf2x3 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f32mf2x4 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f32mf2x5 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f32mf2x6 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f32mf2x7 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f32mf2x8 (float32_t *base, vuint8mf8_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32m1x2 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f32m1x3 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f32m1x4 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f32m1x5 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f32m1x6 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f32m1x7 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f32m1x8 (float32_t *base, vuint8mf4_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32m2x2 (float32_t *base, vuint8mf2_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f32m2x3 (float32_t *base, vuint8mf2_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f32m2x4 (float32_t *base, vuint8mf2_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32m4x2 (float32_t *base, vuint8m1_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f64m1x2 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f64m1x3 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f64m1x4 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f64m1x5 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f64m1x6 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f64m1x7 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f64m1x8 (float64_t *base, vuint8mf8_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f64m2x2 (float64_t *base, vuint8mf4_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f64m2x3 (float64_t *base, vuint8mf4_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f64m2x4 (float64_t *base, vuint8mf4_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f64m4x2 (float64_t *base, vuint8mf2_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8mf8x2 (int8_t *base, vuint8mf8_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8mf8x3 (int8_t *base, vuint8mf8_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8mf8x4 (int8_t *base, vuint8mf8_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8mf8x5 (int8_t *base, vuint8mf8_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8mf8x6 (int8_t *base, vuint8mf8_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8mf8x7 (int8_t *base, vuint8mf8_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8mf8x8 (int8_t *base, vuint8mf8_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8mf4x2 (int8_t *base, vuint8mf4_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8mf4x3 (int8_t *base, vuint8mf4_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8mf4x4 (int8_t *base, vuint8mf4_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8mf4x5 (int8_t *base, vuint8mf4_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8mf4x6 (int8_t *base, vuint8mf4_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8mf4x7 (int8_t *base, vuint8mf4_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8mf4x8 (int8_t *base, vuint8mf4_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8mf2x2 (int8_t *base, vuint8mf2_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8mf2x3 (int8_t *base, vuint8mf2_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8mf2x4 (int8_t *base, vuint8mf2_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8mf2x5 (int8_t *base, vuint8mf2_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8mf2x6 (int8_t *base, vuint8mf2_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8mf2x7 (int8_t *base, vuint8mf2_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8mf2x8 (int8_t *base, vuint8mf2_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8m1x2 (int8_t *base, vuint8m1_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8m1x3 (int8_t *base, vuint8m1_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8m1x4 (int8_t *base, vuint8m1_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8m1x5 (int8_t *base, vuint8m1_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8m1x6 (int8_t *base, vuint8m1_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8m1x7 (int8_t *base, vuint8m1_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8m1x8 (int8_t *base, vuint8m1_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8m2x2 (int8_t *base, vuint8m2_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8m2x3 (int8_t *base, vuint8m2_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8m2x4 (int8_t *base, vuint8m2_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8m4x2 (int8_t *base, vuint8m4_t bindex, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16mf4x2 (int16_t *base, vuint8mf8_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16mf4x3 (int16_t *base, vuint8mf8_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16mf4x4 (int16_t *base, vuint8mf8_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i16mf4x5 (int16_t *base, vuint8mf8_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i16mf4x6 (int16_t *base, vuint8mf8_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i16mf4x7 (int16_t *base, vuint8mf8_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i16mf4x8 (int16_t *base, vuint8mf8_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16mf2x2 (int16_t *base, vuint8mf4_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16mf2x3 (int16_t *base, vuint8mf4_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16mf2x4 (int16_t *base, vuint8mf4_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i16mf2x5 (int16_t *base, vuint8mf4_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i16mf2x6 (int16_t *base, vuint8mf4_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i16mf2x7 (int16_t *base, vuint8mf4_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i16mf2x8 (int16_t *base, vuint8mf4_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16m1x2 (int16_t *base, vuint8mf2_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16m1x3 (int16_t *base, vuint8mf2_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16m1x4 (int16_t *base, vuint8mf2_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i16m1x5 (int16_t *base, vuint8mf2_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i16m1x6 (int16_t *base, vuint8mf2_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i16m1x7 (int16_t *base, vuint8mf2_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i16m1x8 (int16_t *base, vuint8mf2_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16m2x2 (int16_t *base, vuint8m1_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16m2x3 (int16_t *base, vuint8m1_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16m2x4 (int16_t *base, vuint8m1_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16m4x2 (int16_t *base, vuint8m2_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32mf2x2 (int32_t *base, vuint8mf8_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i32mf2x3 (int32_t *base, vuint8mf8_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i32mf2x4 (int32_t *base, vuint8mf8_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i32mf2x5 (int32_t *base, vuint8mf8_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i32mf2x6 (int32_t *base, vuint8mf8_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i32mf2x7 (int32_t *base, vuint8mf8_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i32mf2x8 (int32_t *base, vuint8mf8_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32m1x2 (int32_t *base, vuint8mf4_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i32m1x3 (int32_t *base, vuint8mf4_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i32m1x4 (int32_t *base, vuint8mf4_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i32m1x5 (int32_t *base, vuint8mf4_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i32m1x6 (int32_t *base, vuint8mf4_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i32m1x7 (int32_t *base, vuint8mf4_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i32m1x8 (int32_t *base, vuint8mf4_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32m2x2 (int32_t *base, vuint8mf2_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i32m2x3 (int32_t *base, vuint8mf2_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i32m2x4 (int32_t *base, vuint8mf2_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32m4x2 (int32_t *base, vuint8m1_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i64m1x2 (int64_t *base, vuint8mf8_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i64m1x3 (int64_t *base, vuint8mf8_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i64m1x4 (int64_t *base, vuint8mf8_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i64m1x5 (int64_t *base, vuint8mf8_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i64m1x6 (int64_t *base, vuint8mf8_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i64m1x7 (int64_t *base, vuint8mf8_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i64m1x8 (int64_t *base, vuint8mf8_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i64m2x2 (int64_t *base, vuint8mf4_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i64m2x3 (int64_t *base, vuint8mf4_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i64m2x4 (int64_t *base, vuint8mf4_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i64m4x2 (int64_t *base, vuint8mf2_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8mf8x2 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8mf8x3 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8mf8x4 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8mf8x5 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8mf8x6 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8mf8x7 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8mf8x8 (uint8_t *base, vuint8mf8_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8mf4x2 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8mf4x3 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8mf4x4 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8mf4x5 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8mf4x6 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8mf4x7 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8mf4x8 (uint8_t *base, vuint8mf4_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8mf2x2 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8mf2x3 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8mf2x4 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8mf2x5 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8mf2x6 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8mf2x7 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8mf2x8 (uint8_t *base, vuint8mf2_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8m1x2 (uint8_t *base, vuint8m1_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8m1x3 (uint8_t *base, vuint8m1_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8m1x4 (uint8_t *base, vuint8m1_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8m1x5 (uint8_t *base, vuint8m1_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8m1x6 (uint8_t *base, vuint8m1_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8m1x7 (uint8_t *base, vuint8m1_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8m1x8 (uint8_t *base, vuint8m1_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8m2x2 (uint8_t *base, vuint8m2_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8m2x3 (uint8_t *base, vuint8m2_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8m2x4 (uint8_t *base, vuint8m2_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8m4x2 (uint8_t *base, vuint8m4_t bindex, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16mf4x2 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16mf4x3 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16mf4x4 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u16mf4x5 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u16mf4x6 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u16mf4x7 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u16mf4x8 (uint16_t *base, vuint8mf8_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16mf2x2 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16mf2x3 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16mf2x4 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u16mf2x5 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u16mf2x6 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u16mf2x7 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u16mf2x8 (uint16_t *base, vuint8mf4_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16m1x2 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16m1x3 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16m1x4 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u16m1x5 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u16m1x6 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u16m1x7 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u16m1x8 (uint16_t *base, vuint8mf2_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16m2x2 (uint16_t *base, vuint8m1_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16m2x3 (uint16_t *base, vuint8m1_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16m2x4 (uint16_t *base, vuint8m1_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16m4x2 (uint16_t *base, vuint8m2_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32mf2x2 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u32mf2x3 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u32mf2x4 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u32mf2x5 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u32mf2x6 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u32mf2x7 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u32mf2x8 (uint32_t *base, vuint8mf8_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32m1x2 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u32m1x3 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u32m1x4 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u32m1x5 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u32m1x6 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u32m1x7 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u32m1x8 (uint32_t *base, vuint8mf4_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32m2x2 (uint32_t *base, vuint8mf2_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u32m2x3 (uint32_t *base, vuint8mf2_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u32m2x4 (uint32_t *base, vuint8mf2_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32m4x2 (uint32_t *base, vuint8m1_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u64m1x2 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u64m1x3 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u64m1x4 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u64m1x5 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u64m1x6 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u64m1x7 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u64m1x8 (uint64_t *base, vuint8mf8_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u64m2x2 (uint64_t *base, vuint8mf4_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u64m2x3 (uint64_t *base, vuint8mf4_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u64m2x4 (uint64_t *base, vuint8mf4_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u64m4x2 (uint64_t *base, vuint8mf2_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint8mf8_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint8mf4_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint8mf2_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint8m1_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint8m1_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint8m1_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f16m4x2_m (vbool4_t mask, float16_t *base, vuint8m2_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint8mf8_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint8mf4_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint8mf2_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint8mf2_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint8mf2_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint8m1_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint8mf8_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint8mf4_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint8mf4_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint8mf4_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint8mf2_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint8mf8_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint8mf4_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint8mf2_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint8m1_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8m2x2_m (vbool4_t mask, int8_t *base, vuint8m2_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i8m2x3_m (vbool4_t mask, int8_t *base, vuint8m2_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i8m2x4_m (vbool4_t mask, int8_t *base, vuint8m2_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i8m4x2_m (vbool2_t mask, int8_t *base, vuint8m4_t bindex, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint8mf8_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint8mf4_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint8mf2_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint8m1_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint8m1_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint8m1_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i16m4x2_m (vbool4_t mask, int16_t *base, vuint8m2_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint8mf8_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint8mf4_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint8mf2_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint8mf2_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint8mf2_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint8m1_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint8mf8_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint8mf4_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint8mf4_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint8mf4_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint8mf2_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint8mf8_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint8mf4_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint8mf2_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint8m1_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8m2x2_m (vbool4_t mask, uint8_t *base, vuint8m2_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u8m2x3_m (vbool4_t mask, uint8_t *base, vuint8m2_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u8m2x4_m (vbool4_t mask, uint8_t *base, vuint8m2_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u8m4x2_m (vbool2_t mask, uint8_t *base, vuint8m4_t bindex, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint8mf8_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint8mf4_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint8mf2_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint8m1_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint8m1_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint8m1_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u16m4x2_m (vbool4_t mask, uint16_t *base, vuint8m2_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint8mf8_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint8mf4_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint8mf2_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint8mf2_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint8mf2_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint8m1_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei8_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei8_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei8_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei8_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint8mf8_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint8mf4_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei8_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint8mf4_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei8_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint8mf4_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei8_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint8mf2_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxsegnfei16_v">8.10. vsoxseg&lt;nf&gt;ei16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxseg2ei16.v vs3, (rs1), vs2, vm	# nf=2
vsoxseg3ei16.v vs3, (rs1), vs2, vm	# nf=3
vsoxseg4ei16.v vs3, (rs1), vs2, vm	# nf=4
vsoxseg5ei16.v vs3, (rs1), vs2, vm	# nf=5
vsoxseg6ei16.v vs3, (rs1), vs2, vm	# nf=6
vsoxseg7ei16.v vs3, (rs1), vs2, vm	# nf=7
vsoxseg8ei16.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-49a772bd19a2b47696905cac68708f38.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxseg2ei16_v_f16mf4x2 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16mf4x3 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16mf4x4 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f16mf4x5 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f16mf4x6 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f16mf4x7 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f16mf4x8 (float16_t *base, vuint16mf4_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16mf2x2 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16mf2x3 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16mf2x4 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f16mf2x5 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f16mf2x6 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f16mf2x7 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f16mf2x8 (float16_t *base, vuint16mf2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16m1x2 (float16_t *base, vuint16m1_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16m1x3 (float16_t *base, vuint16m1_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16m1x4 (float16_t *base, vuint16m1_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f16m1x5 (float16_t *base, vuint16m1_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f16m1x6 (float16_t *base, vuint16m1_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f16m1x7 (float16_t *base, vuint16m1_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f16m1x8 (float16_t *base, vuint16m1_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16m2x2 (float16_t *base, vuint16m2_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16m2x3 (float16_t *base, vuint16m2_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16m2x4 (float16_t *base, vuint16m2_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16m4x2 (float16_t *base, vuint16m4_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32mf2x2 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f32mf2x3 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f32mf2x4 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f32mf2x5 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f32mf2x6 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f32mf2x7 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f32mf2x8 (float32_t *base, vuint16mf4_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32m1x2 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f32m1x3 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f32m1x4 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f32m1x5 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f32m1x6 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f32m1x7 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f32m1x8 (float32_t *base, vuint16mf2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32m2x2 (float32_t *base, vuint16m1_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f32m2x3 (float32_t *base, vuint16m1_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f32m2x4 (float32_t *base, vuint16m1_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32m4x2 (float32_t *base, vuint16m2_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f64m1x2 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f64m1x3 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f64m1x4 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f64m1x5 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f64m1x6 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f64m1x7 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f64m1x8 (float64_t *base, vuint16mf4_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f64m2x2 (float64_t *base, vuint16mf2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f64m2x3 (float64_t *base, vuint16mf2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f64m2x4 (float64_t *base, vuint16mf2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f64m4x2 (float64_t *base, vuint16m1_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8mf8x2 (int8_t *base, vuint16mf4_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8mf8x3 (int8_t *base, vuint16mf4_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8mf8x4 (int8_t *base, vuint16mf4_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8mf8x5 (int8_t *base, vuint16mf4_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8mf8x6 (int8_t *base, vuint16mf4_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8mf8x7 (int8_t *base, vuint16mf4_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8mf8x8 (int8_t *base, vuint16mf4_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8mf4x2 (int8_t *base, vuint16mf2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8mf4x3 (int8_t *base, vuint16mf2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8mf4x4 (int8_t *base, vuint16mf2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8mf4x5 (int8_t *base, vuint16mf2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8mf4x6 (int8_t *base, vuint16mf2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8mf4x7 (int8_t *base, vuint16mf2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8mf4x8 (int8_t *base, vuint16mf2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8mf2x2 (int8_t *base, vuint16m1_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8mf2x3 (int8_t *base, vuint16m1_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8mf2x4 (int8_t *base, vuint16m1_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8mf2x5 (int8_t *base, vuint16m1_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8mf2x6 (int8_t *base, vuint16m1_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8mf2x7 (int8_t *base, vuint16m1_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8mf2x8 (int8_t *base, vuint16m1_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8m1x2 (int8_t *base, vuint16m2_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8m1x3 (int8_t *base, vuint16m2_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8m1x4 (int8_t *base, vuint16m2_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8m1x5 (int8_t *base, vuint16m2_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8m1x6 (int8_t *base, vuint16m2_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8m1x7 (int8_t *base, vuint16m2_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8m1x8 (int8_t *base, vuint16m2_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8m2x2 (int8_t *base, vuint16m4_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8m2x3 (int8_t *base, vuint16m4_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8m2x4 (int8_t *base, vuint16m4_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8m4x2 (int8_t *base, vuint16m8_t bindex, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16mf4x2 (int16_t *base, vuint16mf4_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16mf4x3 (int16_t *base, vuint16mf4_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16mf4x4 (int16_t *base, vuint16mf4_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i16mf4x5 (int16_t *base, vuint16mf4_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i16mf4x6 (int16_t *base, vuint16mf4_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i16mf4x7 (int16_t *base, vuint16mf4_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i16mf4x8 (int16_t *base, vuint16mf4_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16mf2x2 (int16_t *base, vuint16mf2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16mf2x3 (int16_t *base, vuint16mf2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16mf2x4 (int16_t *base, vuint16mf2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i16mf2x5 (int16_t *base, vuint16mf2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i16mf2x6 (int16_t *base, vuint16mf2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i16mf2x7 (int16_t *base, vuint16mf2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i16mf2x8 (int16_t *base, vuint16mf2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16m1x2 (int16_t *base, vuint16m1_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16m1x3 (int16_t *base, vuint16m1_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16m1x4 (int16_t *base, vuint16m1_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i16m1x5 (int16_t *base, vuint16m1_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i16m1x6 (int16_t *base, vuint16m1_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i16m1x7 (int16_t *base, vuint16m1_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i16m1x8 (int16_t *base, vuint16m1_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16m2x2 (int16_t *base, vuint16m2_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16m2x3 (int16_t *base, vuint16m2_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16m2x4 (int16_t *base, vuint16m2_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16m4x2 (int16_t *base, vuint16m4_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32mf2x2 (int32_t *base, vuint16mf4_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i32mf2x3 (int32_t *base, vuint16mf4_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i32mf2x4 (int32_t *base, vuint16mf4_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i32mf2x5 (int32_t *base, vuint16mf4_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i32mf2x6 (int32_t *base, vuint16mf4_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i32mf2x7 (int32_t *base, vuint16mf4_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i32mf2x8 (int32_t *base, vuint16mf4_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32m1x2 (int32_t *base, vuint16mf2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i32m1x3 (int32_t *base, vuint16mf2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i32m1x4 (int32_t *base, vuint16mf2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i32m1x5 (int32_t *base, vuint16mf2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i32m1x6 (int32_t *base, vuint16mf2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i32m1x7 (int32_t *base, vuint16mf2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i32m1x8 (int32_t *base, vuint16mf2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32m2x2 (int32_t *base, vuint16m1_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i32m2x3 (int32_t *base, vuint16m1_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i32m2x4 (int32_t *base, vuint16m1_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32m4x2 (int32_t *base, vuint16m2_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i64m1x2 (int64_t *base, vuint16mf4_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i64m1x3 (int64_t *base, vuint16mf4_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i64m1x4 (int64_t *base, vuint16mf4_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i64m1x5 (int64_t *base, vuint16mf4_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i64m1x6 (int64_t *base, vuint16mf4_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i64m1x7 (int64_t *base, vuint16mf4_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i64m1x8 (int64_t *base, vuint16mf4_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i64m2x2 (int64_t *base, vuint16mf2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i64m2x3 (int64_t *base, vuint16mf2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i64m2x4 (int64_t *base, vuint16mf2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i64m4x2 (int64_t *base, vuint16m1_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8mf8x2 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8mf8x3 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8mf8x4 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8mf8x5 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8mf8x6 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8mf8x7 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8mf8x8 (uint8_t *base, vuint16mf4_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8mf4x2 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8mf4x3 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8mf4x4 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8mf4x5 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8mf4x6 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8mf4x7 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8mf4x8 (uint8_t *base, vuint16mf2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8mf2x2 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8mf2x3 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8mf2x4 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8mf2x5 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8mf2x6 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8mf2x7 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8mf2x8 (uint8_t *base, vuint16m1_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8m1x2 (uint8_t *base, vuint16m2_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8m1x3 (uint8_t *base, vuint16m2_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8m1x4 (uint8_t *base, vuint16m2_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8m1x5 (uint8_t *base, vuint16m2_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8m1x6 (uint8_t *base, vuint16m2_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8m1x7 (uint8_t *base, vuint16m2_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8m1x8 (uint8_t *base, vuint16m2_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8m2x2 (uint8_t *base, vuint16m4_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8m2x3 (uint8_t *base, vuint16m4_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8m2x4 (uint8_t *base, vuint16m4_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8m4x2 (uint8_t *base, vuint16m8_t bindex, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16mf4x2 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16mf4x3 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16mf4x4 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u16mf4x5 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u16mf4x6 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u16mf4x7 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u16mf4x8 (uint16_t *base, vuint16mf4_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16mf2x2 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16mf2x3 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16mf2x4 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u16mf2x5 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u16mf2x6 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u16mf2x7 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u16mf2x8 (uint16_t *base, vuint16mf2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16m1x2 (uint16_t *base, vuint16m1_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16m1x3 (uint16_t *base, vuint16m1_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16m1x4 (uint16_t *base, vuint16m1_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u16m1x5 (uint16_t *base, vuint16m1_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u16m1x6 (uint16_t *base, vuint16m1_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u16m1x7 (uint16_t *base, vuint16m1_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u16m1x8 (uint16_t *base, vuint16m1_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16m2x2 (uint16_t *base, vuint16m2_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16m2x3 (uint16_t *base, vuint16m2_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16m2x4 (uint16_t *base, vuint16m2_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16m4x2 (uint16_t *base, vuint16m4_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32mf2x2 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u32mf2x3 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u32mf2x4 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u32mf2x5 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u32mf2x6 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u32mf2x7 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u32mf2x8 (uint32_t *base, vuint16mf4_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32m1x2 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u32m1x3 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u32m1x4 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u32m1x5 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u32m1x6 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u32m1x7 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u32m1x8 (uint32_t *base, vuint16mf2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32m2x2 (uint32_t *base, vuint16m1_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u32m2x3 (uint32_t *base, vuint16m1_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u32m2x4 (uint32_t *base, vuint16m1_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32m4x2 (uint32_t *base, vuint16m2_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u64m1x2 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u64m1x3 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u64m1x4 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u64m1x5 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u64m1x6 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u64m1x7 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u64m1x8 (uint64_t *base, vuint16mf4_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u64m2x2 (uint64_t *base, vuint16mf2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u64m2x3 (uint64_t *base, vuint16mf2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u64m2x4 (uint64_t *base, vuint16mf2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u64m4x2 (uint64_t *base, vuint16m1_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint16mf4_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint16mf2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint16m1_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint16m2_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f16m4x2_m (vbool4_t mask, float16_t *base, vuint16m4_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint16mf4_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint16mf2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint16m1_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint16m2_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint16mf4_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint16mf2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint16m1_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint16mf4_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint16mf2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint16m1_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint16m2_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8m2x2_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i8m2x3_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i8m2x4_m (vbool4_t mask, int8_t *base, vuint16m4_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i8m4x2_m (vbool2_t mask, int8_t *base, vuint16m8_t bindex, vint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint16mf4_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint16mf2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint16m1_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint16m2_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i16m4x2_m (vbool4_t mask, int16_t *base, vuint16m4_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint16mf4_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint16mf2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint16m1_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint16m2_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint16mf4_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint16mf2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint16m1_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint16mf4_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint16mf2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint16m1_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint16m2_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8m2x2_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u8m2x3_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u8m2x4_m (vbool4_t mask, uint8_t *base, vuint16m4_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u8m4x2_m (vbool2_t mask, uint8_t *base, vuint16m8_t bindex, vuint8m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint16mf4_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint16mf2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint16m1_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint16m2_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u16m4x2_m (vbool4_t mask, uint16_t *base, vuint16m4_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint16mf4_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint16mf2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint16m1_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint16m2_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei16_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei16_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei16_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei16_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint16mf4_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei16_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei16_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint16mf2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei16_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint16m1_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxsegnfei32_v">8.11. vsoxseg&lt;nf&gt;ei32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxseg2ei32.v vs3, (rs1), vs2, vm	# nf=2
vsoxseg3ei32.v vs3, (rs1), vs2, vm	# nf=3
vsoxseg4ei32.v vs3, (rs1), vs2, vm	# nf=4
vsoxseg5ei32.v vs3, (rs1), vs2, vm	# nf=5
vsoxseg6ei32.v vs3, (rs1), vs2, vm	# nf=6
vsoxseg7ei32.v vs3, (rs1), vs2, vm	# nf=7
vsoxseg8ei32.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0d4ae8dbdc45df629d72612a75f38432.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxseg2ei32_v_f16mf4x2 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16mf4x3 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16mf4x4 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f16mf4x5 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f16mf4x6 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f16mf4x7 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f16mf4x8 (float16_t *base, vuint32mf2_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16mf2x2 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16mf2x3 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16mf2x4 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f16mf2x5 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f16mf2x6 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f16mf2x7 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f16mf2x8 (float16_t *base, vuint32m1_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16m1x2 (float16_t *base, vuint32m2_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16m1x3 (float16_t *base, vuint32m2_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16m1x4 (float16_t *base, vuint32m2_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f16m1x5 (float16_t *base, vuint32m2_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f16m1x6 (float16_t *base, vuint32m2_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f16m1x7 (float16_t *base, vuint32m2_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f16m1x8 (float16_t *base, vuint32m2_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16m2x2 (float16_t *base, vuint32m4_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16m2x3 (float16_t *base, vuint32m4_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16m2x4 (float16_t *base, vuint32m4_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16m4x2 (float16_t *base, vuint32m8_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32mf2x2 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f32mf2x3 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f32mf2x4 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f32mf2x5 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f32mf2x6 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f32mf2x7 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f32mf2x8 (float32_t *base, vuint32mf2_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32m1x2 (float32_t *base, vuint32m1_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f32m1x3 (float32_t *base, vuint32m1_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f32m1x4 (float32_t *base, vuint32m1_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f32m1x5 (float32_t *base, vuint32m1_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f32m1x6 (float32_t *base, vuint32m1_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f32m1x7 (float32_t *base, vuint32m1_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f32m1x8 (float32_t *base, vuint32m1_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32m2x2 (float32_t *base, vuint32m2_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f32m2x3 (float32_t *base, vuint32m2_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f32m2x4 (float32_t *base, vuint32m2_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32m4x2 (float32_t *base, vuint32m4_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f64m1x2 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f64m1x3 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f64m1x4 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f64m1x5 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f64m1x6 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f64m1x7 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f64m1x8 (float64_t *base, vuint32mf2_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f64m2x2 (float64_t *base, vuint32m1_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f64m2x3 (float64_t *base, vuint32m1_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f64m2x4 (float64_t *base, vuint32m1_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f64m4x2 (float64_t *base, vuint32m2_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8mf8x2 (int8_t *base, vuint32mf2_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8mf8x3 (int8_t *base, vuint32mf2_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8mf8x4 (int8_t *base, vuint32mf2_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8mf8x5 (int8_t *base, vuint32mf2_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8mf8x6 (int8_t *base, vuint32mf2_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8mf8x7 (int8_t *base, vuint32mf2_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8mf8x8 (int8_t *base, vuint32mf2_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8mf4x2 (int8_t *base, vuint32m1_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8mf4x3 (int8_t *base, vuint32m1_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8mf4x4 (int8_t *base, vuint32m1_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8mf4x5 (int8_t *base, vuint32m1_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8mf4x6 (int8_t *base, vuint32m1_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8mf4x7 (int8_t *base, vuint32m1_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8mf4x8 (int8_t *base, vuint32m1_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8mf2x2 (int8_t *base, vuint32m2_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8mf2x3 (int8_t *base, vuint32m2_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8mf2x4 (int8_t *base, vuint32m2_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8mf2x5 (int8_t *base, vuint32m2_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8mf2x6 (int8_t *base, vuint32m2_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8mf2x7 (int8_t *base, vuint32m2_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8mf2x8 (int8_t *base, vuint32m2_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8m1x2 (int8_t *base, vuint32m4_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8m1x3 (int8_t *base, vuint32m4_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8m1x4 (int8_t *base, vuint32m4_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8m1x5 (int8_t *base, vuint32m4_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8m1x6 (int8_t *base, vuint32m4_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8m1x7 (int8_t *base, vuint32m4_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8m1x8 (int8_t *base, vuint32m4_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8m2x2 (int8_t *base, vuint32m8_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8m2x3 (int8_t *base, vuint32m8_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8m2x4 (int8_t *base, vuint32m8_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16mf4x2 (int16_t *base, vuint32mf2_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16mf4x3 (int16_t *base, vuint32mf2_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16mf4x4 (int16_t *base, vuint32mf2_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i16mf4x5 (int16_t *base, vuint32mf2_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i16mf4x6 (int16_t *base, vuint32mf2_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i16mf4x7 (int16_t *base, vuint32mf2_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i16mf4x8 (int16_t *base, vuint32mf2_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16mf2x2 (int16_t *base, vuint32m1_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16mf2x3 (int16_t *base, vuint32m1_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16mf2x4 (int16_t *base, vuint32m1_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i16mf2x5 (int16_t *base, vuint32m1_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i16mf2x6 (int16_t *base, vuint32m1_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i16mf2x7 (int16_t *base, vuint32m1_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i16mf2x8 (int16_t *base, vuint32m1_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16m1x2 (int16_t *base, vuint32m2_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16m1x3 (int16_t *base, vuint32m2_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16m1x4 (int16_t *base, vuint32m2_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i16m1x5 (int16_t *base, vuint32m2_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i16m1x6 (int16_t *base, vuint32m2_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i16m1x7 (int16_t *base, vuint32m2_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i16m1x8 (int16_t *base, vuint32m2_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16m2x2 (int16_t *base, vuint32m4_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16m2x3 (int16_t *base, vuint32m4_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16m2x4 (int16_t *base, vuint32m4_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16m4x2 (int16_t *base, vuint32m8_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32mf2x2 (int32_t *base, vuint32mf2_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i32mf2x3 (int32_t *base, vuint32mf2_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i32mf2x4 (int32_t *base, vuint32mf2_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i32mf2x5 (int32_t *base, vuint32mf2_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i32mf2x6 (int32_t *base, vuint32mf2_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i32mf2x7 (int32_t *base, vuint32mf2_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i32mf2x8 (int32_t *base, vuint32mf2_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32m1x2 (int32_t *base, vuint32m1_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i32m1x3 (int32_t *base, vuint32m1_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i32m1x4 (int32_t *base, vuint32m1_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i32m1x5 (int32_t *base, vuint32m1_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i32m1x6 (int32_t *base, vuint32m1_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i32m1x7 (int32_t *base, vuint32m1_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i32m1x8 (int32_t *base, vuint32m1_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32m2x2 (int32_t *base, vuint32m2_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i32m2x3 (int32_t *base, vuint32m2_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i32m2x4 (int32_t *base, vuint32m2_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32m4x2 (int32_t *base, vuint32m4_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i64m1x2 (int64_t *base, vuint32mf2_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i64m1x3 (int64_t *base, vuint32mf2_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i64m1x4 (int64_t *base, vuint32mf2_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i64m1x5 (int64_t *base, vuint32mf2_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i64m1x6 (int64_t *base, vuint32mf2_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i64m1x7 (int64_t *base, vuint32mf2_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i64m1x8 (int64_t *base, vuint32mf2_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i64m2x2 (int64_t *base, vuint32m1_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i64m2x3 (int64_t *base, vuint32m1_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i64m2x4 (int64_t *base, vuint32m1_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i64m4x2 (int64_t *base, vuint32m2_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8mf8x2 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8mf8x3 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8mf8x4 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8mf8x5 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8mf8x6 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8mf8x7 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8mf8x8 (uint8_t *base, vuint32mf2_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8mf4x2 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8mf4x3 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8mf4x4 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8mf4x5 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8mf4x6 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8mf4x7 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8mf4x8 (uint8_t *base, vuint32m1_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8mf2x2 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8mf2x3 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8mf2x4 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8mf2x5 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8mf2x6 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8mf2x7 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8mf2x8 (uint8_t *base, vuint32m2_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8m1x2 (uint8_t *base, vuint32m4_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8m1x3 (uint8_t *base, vuint32m4_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8m1x4 (uint8_t *base, vuint32m4_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8m1x5 (uint8_t *base, vuint32m4_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8m1x6 (uint8_t *base, vuint32m4_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8m1x7 (uint8_t *base, vuint32m4_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8m1x8 (uint8_t *base, vuint32m4_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8m2x2 (uint8_t *base, vuint32m8_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8m2x3 (uint8_t *base, vuint32m8_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8m2x4 (uint8_t *base, vuint32m8_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16mf4x2 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16mf4x3 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16mf4x4 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u16mf4x5 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u16mf4x6 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u16mf4x7 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u16mf4x8 (uint16_t *base, vuint32mf2_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16mf2x2 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16mf2x3 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16mf2x4 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u16mf2x5 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u16mf2x6 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u16mf2x7 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u16mf2x8 (uint16_t *base, vuint32m1_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16m1x2 (uint16_t *base, vuint32m2_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16m1x3 (uint16_t *base, vuint32m2_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16m1x4 (uint16_t *base, vuint32m2_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u16m1x5 (uint16_t *base, vuint32m2_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u16m1x6 (uint16_t *base, vuint32m2_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u16m1x7 (uint16_t *base, vuint32m2_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u16m1x8 (uint16_t *base, vuint32m2_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16m2x2 (uint16_t *base, vuint32m4_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16m2x3 (uint16_t *base, vuint32m4_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16m2x4 (uint16_t *base, vuint32m4_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16m4x2 (uint16_t *base, vuint32m8_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32mf2x2 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u32mf2x3 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u32mf2x4 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u32mf2x5 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u32mf2x6 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u32mf2x7 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u32mf2x8 (uint32_t *base, vuint32mf2_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32m1x2 (uint32_t *base, vuint32m1_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u32m1x3 (uint32_t *base, vuint32m1_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u32m1x4 (uint32_t *base, vuint32m1_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u32m1x5 (uint32_t *base, vuint32m1_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u32m1x6 (uint32_t *base, vuint32m1_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u32m1x7 (uint32_t *base, vuint32m1_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u32m1x8 (uint32_t *base, vuint32m1_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32m2x2 (uint32_t *base, vuint32m2_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u32m2x3 (uint32_t *base, vuint32m2_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u32m2x4 (uint32_t *base, vuint32m2_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32m4x2 (uint32_t *base, vuint32m4_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u64m1x2 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u64m1x3 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u64m1x4 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u64m1x5 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u64m1x6 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u64m1x7 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u64m1x8 (uint64_t *base, vuint32mf2_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u64m2x2 (uint64_t *base, vuint32m1_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u64m2x3 (uint64_t *base, vuint32m1_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u64m2x4 (uint64_t *base, vuint32m1_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u64m4x2 (uint64_t *base, vuint32m2_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint32mf2_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint32m1_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint32m2_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint32m4_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f16m4x2_m (vbool4_t mask, float16_t *base, vuint32m8_t bindex, vfloat16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint32mf2_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint32m1_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint32m2_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint32m4_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint32mf2_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint32m1_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint32m2_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint32mf2_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint32m1_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint32m2_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint32m4_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i8m2x2_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i8m2x3_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i8m2x4_m (vbool4_t mask, int8_t *base, vuint32m8_t bindex, vint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint32mf2_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint32m1_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint32m2_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint32m4_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i16m4x2_m (vbool4_t mask, int16_t *base, vuint32m8_t bindex, vint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint32mf2_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint32m1_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint32m2_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint32m4_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint32mf2_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint32m1_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint32m2_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint32mf2_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint32m1_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint32m2_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint32m4_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u8m2x2_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u8m2x3_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u8m2x4_m (vbool4_t mask, uint8_t *base, vuint32m8_t bindex, vuint8m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint32mf2_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint32m1_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint32m2_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint32m4_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u16m4x2_m (vbool4_t mask, uint16_t *base, vuint32m8_t bindex, vuint16m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint32mf2_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint32m1_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint32m2_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint32m4_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei32_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei32_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei32_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei32_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint32mf2_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei32_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei32_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint32m1_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei32_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint32m2_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsoxsegnfei64_v">8.12. vsoxseg&lt;nf&gt;ei64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsoxseg2ei64.v vs3, (rs1), vs2, vm	# nf=2
vsoxseg3ei64.v vs3, (rs1), vs2, vm	# nf=3
vsoxseg4ei64.v vs3, (rs1), vs2, vm	# nf=4
vsoxseg5ei64.v vs3, (rs1), vs2, vm	# nf=5
vsoxseg6ei64.v vs3, (rs1), vs2, vm	# nf=6
vsoxseg7ei64.v vs3, (rs1), vs2, vm	# nf=7
vsoxseg8ei64.v vs3, (rs1), vs2, vm	# nf=8</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5079e4568737530bcdc525a4ed9e5f96.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Indexed-unordered segment stores</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsoxei64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">void __riscv_vsoxseg2ei64_v_f16mf4x2 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16mf4x3 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16mf4x4 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f16mf4x5 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f16mf4x6 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f16mf4x7 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f16mf4x8 (float16_t *base, vuint64m1_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16mf2x2 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16mf2x3 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16mf2x4 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f16mf2x5 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f16mf2x6 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f16mf2x7 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f16mf2x8 (float16_t *base, vuint64m2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16m1x2 (float16_t *base, vuint64m4_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16m1x3 (float16_t *base, vuint64m4_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16m1x4 (float16_t *base, vuint64m4_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f16m1x5 (float16_t *base, vuint64m4_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f16m1x6 (float16_t *base, vuint64m4_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f16m1x7 (float16_t *base, vuint64m4_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f16m1x8 (float16_t *base, vuint64m4_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16m2x2 (float16_t *base, vuint64m8_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16m2x3 (float16_t *base, vuint64m8_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16m2x4 (float16_t *base, vuint64m8_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32mf2x2 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f32mf2x3 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f32mf2x4 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f32mf2x5 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f32mf2x6 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f32mf2x7 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f32mf2x8 (float32_t *base, vuint64m1_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32m1x2 (float32_t *base, vuint64m2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f32m1x3 (float32_t *base, vuint64m2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f32m1x4 (float32_t *base, vuint64m2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f32m1x5 (float32_t *base, vuint64m2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f32m1x6 (float32_t *base, vuint64m2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f32m1x7 (float32_t *base, vuint64m2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f32m1x8 (float32_t *base, vuint64m2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32m2x2 (float32_t *base, vuint64m4_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f32m2x3 (float32_t *base, vuint64m4_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f32m2x4 (float32_t *base, vuint64m4_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32m4x2 (float32_t *base, vuint64m8_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f64m1x2 (float64_t *base, vuint64m1_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f64m1x3 (float64_t *base, vuint64m1_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f64m1x4 (float64_t *base, vuint64m1_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f64m1x5 (float64_t *base, vuint64m1_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f64m1x6 (float64_t *base, vuint64m1_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f64m1x7 (float64_t *base, vuint64m1_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f64m1x8 (float64_t *base, vuint64m1_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f64m2x2 (float64_t *base, vuint64m2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f64m2x3 (float64_t *base, vuint64m2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f64m2x4 (float64_t *base, vuint64m2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f64m4x2 (float64_t *base, vuint64m4_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8mf8x2 (int8_t *base, vuint64m1_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8mf8x3 (int8_t *base, vuint64m1_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8mf8x4 (int8_t *base, vuint64m1_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8mf8x5 (int8_t *base, vuint64m1_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8mf8x6 (int8_t *base, vuint64m1_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8mf8x7 (int8_t *base, vuint64m1_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8mf8x8 (int8_t *base, vuint64m1_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8mf4x2 (int8_t *base, vuint64m2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8mf4x3 (int8_t *base, vuint64m2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8mf4x4 (int8_t *base, vuint64m2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8mf4x5 (int8_t *base, vuint64m2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8mf4x6 (int8_t *base, vuint64m2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8mf4x7 (int8_t *base, vuint64m2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8mf4x8 (int8_t *base, vuint64m2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8mf2x2 (int8_t *base, vuint64m4_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8mf2x3 (int8_t *base, vuint64m4_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8mf2x4 (int8_t *base, vuint64m4_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8mf2x5 (int8_t *base, vuint64m4_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8mf2x6 (int8_t *base, vuint64m4_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8mf2x7 (int8_t *base, vuint64m4_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8mf2x8 (int8_t *base, vuint64m4_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8m1x2 (int8_t *base, vuint64m8_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8m1x3 (int8_t *base, vuint64m8_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8m1x4 (int8_t *base, vuint64m8_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8m1x5 (int8_t *base, vuint64m8_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8m1x6 (int8_t *base, vuint64m8_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8m1x7 (int8_t *base, vuint64m8_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8m1x8 (int8_t *base, vuint64m8_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16mf4x2 (int16_t *base, vuint64m1_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16mf4x3 (int16_t *base, vuint64m1_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16mf4x4 (int16_t *base, vuint64m1_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i16mf4x5 (int16_t *base, vuint64m1_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i16mf4x6 (int16_t *base, vuint64m1_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i16mf4x7 (int16_t *base, vuint64m1_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i16mf4x8 (int16_t *base, vuint64m1_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16mf2x2 (int16_t *base, vuint64m2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16mf2x3 (int16_t *base, vuint64m2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16mf2x4 (int16_t *base, vuint64m2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i16mf2x5 (int16_t *base, vuint64m2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i16mf2x6 (int16_t *base, vuint64m2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i16mf2x7 (int16_t *base, vuint64m2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i16mf2x8 (int16_t *base, vuint64m2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16m1x2 (int16_t *base, vuint64m4_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16m1x3 (int16_t *base, vuint64m4_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16m1x4 (int16_t *base, vuint64m4_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i16m1x5 (int16_t *base, vuint64m4_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i16m1x6 (int16_t *base, vuint64m4_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i16m1x7 (int16_t *base, vuint64m4_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i16m1x8 (int16_t *base, vuint64m4_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16m2x2 (int16_t *base, vuint64m8_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16m2x3 (int16_t *base, vuint64m8_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16m2x4 (int16_t *base, vuint64m8_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32mf2x2 (int32_t *base, vuint64m1_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i32mf2x3 (int32_t *base, vuint64m1_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i32mf2x4 (int32_t *base, vuint64m1_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i32mf2x5 (int32_t *base, vuint64m1_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i32mf2x6 (int32_t *base, vuint64m1_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i32mf2x7 (int32_t *base, vuint64m1_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i32mf2x8 (int32_t *base, vuint64m1_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32m1x2 (int32_t *base, vuint64m2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i32m1x3 (int32_t *base, vuint64m2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i32m1x4 (int32_t *base, vuint64m2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i32m1x5 (int32_t *base, vuint64m2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i32m1x6 (int32_t *base, vuint64m2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i32m1x7 (int32_t *base, vuint64m2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i32m1x8 (int32_t *base, vuint64m2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32m2x2 (int32_t *base, vuint64m4_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i32m2x3 (int32_t *base, vuint64m4_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i32m2x4 (int32_t *base, vuint64m4_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32m4x2 (int32_t *base, vuint64m8_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i64m1x2 (int64_t *base, vuint64m1_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i64m1x3 (int64_t *base, vuint64m1_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i64m1x4 (int64_t *base, vuint64m1_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i64m1x5 (int64_t *base, vuint64m1_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i64m1x6 (int64_t *base, vuint64m1_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i64m1x7 (int64_t *base, vuint64m1_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i64m1x8 (int64_t *base, vuint64m1_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i64m2x2 (int64_t *base, vuint64m2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i64m2x3 (int64_t *base, vuint64m2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i64m2x4 (int64_t *base, vuint64m2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i64m4x2 (int64_t *base, vuint64m4_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8mf8x2 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8mf8x3 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8mf8x4 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8mf8x5 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8mf8x6 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8mf8x7 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8mf8x8 (uint8_t *base, vuint64m1_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8mf4x2 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8mf4x3 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8mf4x4 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8mf4x5 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8mf4x6 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8mf4x7 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8mf4x8 (uint8_t *base, vuint64m2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8mf2x2 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8mf2x3 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8mf2x4 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8mf2x5 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8mf2x6 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8mf2x7 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8mf2x8 (uint8_t *base, vuint64m4_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8m1x2 (uint8_t *base, vuint64m8_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8m1x3 (uint8_t *base, vuint64m8_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8m1x4 (uint8_t *base, vuint64m8_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8m1x5 (uint8_t *base, vuint64m8_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8m1x6 (uint8_t *base, vuint64m8_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8m1x7 (uint8_t *base, vuint64m8_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8m1x8 (uint8_t *base, vuint64m8_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16mf4x2 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16mf4x3 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16mf4x4 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u16mf4x5 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u16mf4x6 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u16mf4x7 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u16mf4x8 (uint16_t *base, vuint64m1_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16mf2x2 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16mf2x3 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16mf2x4 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u16mf2x5 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u16mf2x6 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u16mf2x7 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u16mf2x8 (uint16_t *base, vuint64m2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16m1x2 (uint16_t *base, vuint64m4_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16m1x3 (uint16_t *base, vuint64m4_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16m1x4 (uint16_t *base, vuint64m4_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u16m1x5 (uint16_t *base, vuint64m4_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u16m1x6 (uint16_t *base, vuint64m4_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u16m1x7 (uint16_t *base, vuint64m4_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u16m1x8 (uint16_t *base, vuint64m4_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16m2x2 (uint16_t *base, vuint64m8_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16m2x3 (uint16_t *base, vuint64m8_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16m2x4 (uint16_t *base, vuint64m8_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32mf2x2 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u32mf2x3 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u32mf2x4 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u32mf2x5 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u32mf2x6 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u32mf2x7 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u32mf2x8 (uint32_t *base, vuint64m1_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32m1x2 (uint32_t *base, vuint64m2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u32m1x3 (uint32_t *base, vuint64m2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u32m1x4 (uint32_t *base, vuint64m2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u32m1x5 (uint32_t *base, vuint64m2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u32m1x6 (uint32_t *base, vuint64m2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u32m1x7 (uint32_t *base, vuint64m2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u32m1x8 (uint32_t *base, vuint64m2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32m2x2 (uint32_t *base, vuint64m4_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u32m2x3 (uint32_t *base, vuint64m4_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u32m2x4 (uint32_t *base, vuint64m4_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32m4x2 (uint32_t *base, vuint64m8_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u64m1x2 (uint64_t *base, vuint64m1_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u64m1x3 (uint64_t *base, vuint64m1_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u64m1x4 (uint64_t *base, vuint64m1_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u64m1x5 (uint64_t *base, vuint64m1_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u64m1x6 (uint64_t *base, vuint64m1_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u64m1x7 (uint64_t *base, vuint64m1_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u64m1x8 (uint64_t *base, vuint64m1_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u64m2x2 (uint64_t *base, vuint64m2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u64m2x3 (uint64_t *base, vuint64m2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u64m2x4 (uint64_t *base, vuint64m2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u64m4x2 (uint64_t *base, vuint64m4_t bindex, vuint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16mf4x2_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16mf4x3_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16mf4x4_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f16mf4x5_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f16mf4x6_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f16mf4x7_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f16mf4x8_m (vbool64_t mask, float16_t *base, vuint64m1_t bindex, vfloat16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16mf2x2_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16mf2x3_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16mf2x4_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f16mf2x5_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f16mf2x6_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f16mf2x7_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f16mf2x8_m (vbool32_t mask, float16_t *base, vuint64m2_t bindex, vfloat16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16m1x2_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16m1x3_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16m1x4_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f16m1x5_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f16m1x6_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f16m1x7_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f16m1x8_m (vbool16_t mask, float16_t *base, vuint64m4_t bindex, vfloat16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f16m2x2_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f16m2x3_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f16m2x4_m (vbool8_t mask, float16_t *base, vuint64m8_t bindex, vfloat16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32mf2x2_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f32mf2x3_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f32mf2x4_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f32mf2x5_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f32mf2x6_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f32mf2x7_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f32mf2x8_m (vbool64_t mask, float32_t *base, vuint64m1_t bindex, vfloat32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32m1x2_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f32m1x3_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f32m1x4_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f32m1x5_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f32m1x6_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f32m1x7_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f32m1x8_m (vbool32_t mask, float32_t *base, vuint64m2_t bindex, vfloat32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32m2x2_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f32m2x3_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f32m2x4_m (vbool16_t mask, float32_t *base, vuint64m4_t bindex, vfloat32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f32m4x2_m (vbool8_t mask, float32_t *base, vuint64m8_t bindex, vfloat32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f64m1x2_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f64m1x3_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f64m1x4_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_f64m1x5_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_f64m1x6_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_f64m1x7_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_f64m1x8_m (vbool64_t mask, float64_t *base, vuint64m1_t bindex, vfloat64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f64m2x2_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_f64m2x3_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_f64m2x4_m (vbool32_t mask, float64_t *base, vuint64m2_t bindex, vfloat64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_f64m4x2_m (vbool16_t mask, float64_t *base, vuint64m4_t bindex, vfloat64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8mf8x2_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8mf8x3_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8mf8x4_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8mf8x5_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8mf8x6_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8mf8x7_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8mf8x8_m (vbool64_t mask, int8_t *base, vuint64m1_t bindex, vint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8mf4x2_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8mf4x3_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8mf4x4_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8mf4x5_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8mf4x6_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8mf4x7_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8mf4x8_m (vbool32_t mask, int8_t *base, vuint64m2_t bindex, vint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8mf2x2_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8mf2x3_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8mf2x4_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8mf2x5_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8mf2x6_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8mf2x7_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8mf2x8_m (vbool16_t mask, int8_t *base, vuint64m4_t bindex, vint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i8m1x2_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i8m1x3_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i8m1x4_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i8m1x5_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i8m1x6_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i8m1x7_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i8m1x8_m (vbool8_t mask, int8_t *base, vuint64m8_t bindex, vint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16mf4x2_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16mf4x3_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16mf4x4_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i16mf4x5_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i16mf4x6_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i16mf4x7_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i16mf4x8_m (vbool64_t mask, int16_t *base, vuint64m1_t bindex, vint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16mf2x2_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16mf2x3_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16mf2x4_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i16mf2x5_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i16mf2x6_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i16mf2x7_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i16mf2x8_m (vbool32_t mask, int16_t *base, vuint64m2_t bindex, vint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16m1x2_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16m1x3_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16m1x4_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i16m1x5_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i16m1x6_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i16m1x7_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i16m1x8_m (vbool16_t mask, int16_t *base, vuint64m4_t bindex, vint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i16m2x2_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i16m2x3_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i16m2x4_m (vbool8_t mask, int16_t *base, vuint64m8_t bindex, vint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32mf2x2_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i32mf2x3_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i32mf2x4_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i32mf2x5_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i32mf2x6_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i32mf2x7_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i32mf2x8_m (vbool64_t mask, int32_t *base, vuint64m1_t bindex, vint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32m1x2_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i32m1x3_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i32m1x4_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i32m1x5_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i32m1x6_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i32m1x7_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i32m1x8_m (vbool32_t mask, int32_t *base, vuint64m2_t bindex, vint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32m2x2_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i32m2x3_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i32m2x4_m (vbool16_t mask, int32_t *base, vuint64m4_t bindex, vint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i32m4x2_m (vbool8_t mask, int32_t *base, vuint64m8_t bindex, vint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i64m1x2_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i64m1x3_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i64m1x4_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_i64m1x5_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_i64m1x6_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_i64m1x7_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_i64m1x8_m (vbool64_t mask, int64_t *base, vuint64m1_t bindex, vint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i64m2x2_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_i64m2x3_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_i64m2x4_m (vbool32_t mask, int64_t *base, vuint64m2_t bindex, vint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_i64m4x2_m (vbool16_t mask, int64_t *base, vuint64m4_t bindex, vint64m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8mf8x2_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8mf8x3_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8mf8x4_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8mf8x5_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8mf8x6_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8mf8x7_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8mf8x8_m (vbool64_t mask, uint8_t *base, vuint64m1_t bindex, vuint8mf8x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8mf4x2_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8mf4x3_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8mf4x4_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8mf4x5_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8mf4x6_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8mf4x7_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8mf4x8_m (vbool32_t mask, uint8_t *base, vuint64m2_t bindex, vuint8mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8mf2x2_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8mf2x3_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8mf2x4_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8mf2x5_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8mf2x6_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8mf2x7_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8mf2x8_m (vbool16_t mask, uint8_t *base, vuint64m4_t bindex, vuint8mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u8m1x2_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u8m1x3_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u8m1x4_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u8m1x5_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u8m1x6_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u8m1x7_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u8m1x8_m (vbool8_t mask, uint8_t *base, vuint64m8_t bindex, vuint8m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16mf4x2_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16mf4x3_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16mf4x4_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u16mf4x5_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u16mf4x6_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u16mf4x7_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u16mf4x8_m (vbool64_t mask, uint16_t *base, vuint64m1_t bindex, vuint16mf4x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16mf2x2_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16mf2x3_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16mf2x4_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u16mf2x5_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u16mf2x6_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u16mf2x7_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u16mf2x8_m (vbool32_t mask, uint16_t *base, vuint64m2_t bindex, vuint16mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16m1x2_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16m1x3_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16m1x4_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u16m1x5_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u16m1x6_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u16m1x7_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u16m1x8_m (vbool16_t mask, uint16_t *base, vuint64m4_t bindex, vuint16m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u16m2x2_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u16m2x3_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u16m2x4_m (vbool8_t mask, uint16_t *base, vuint64m8_t bindex, vuint16m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32mf2x2_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u32mf2x3_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u32mf2x4_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u32mf2x5_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u32mf2x6_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u32mf2x7_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u32mf2x8_m (vbool64_t mask, uint32_t *base, vuint64m1_t bindex, vuint32mf2x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32m1x2_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u32m1x3_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u32m1x4_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u32m1x5_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u32m1x6_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u32m1x7_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u32m1x8_m (vbool32_t mask, uint32_t *base, vuint64m2_t bindex, vuint32m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32m2x2_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u32m2x3_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u32m2x4_m (vbool16_t mask, uint32_t *base, vuint64m4_t bindex, vuint32m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u32m4x2_m (vbool8_t mask, uint32_t *base, vuint64m8_t bindex, vuint32m4x2_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u64m1x2_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u64m1x3_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u64m1x4_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x4_t v_tuple, size_t vl);
void __riscv_vsoxseg5ei64_v_u64m1x5_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x5_t v_tuple, size_t vl);
void __riscv_vsoxseg6ei64_v_u64m1x6_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x6_t v_tuple, size_t vl);
void __riscv_vsoxseg7ei64_v_u64m1x7_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x7_t v_tuple, size_t vl);
void __riscv_vsoxseg8ei64_v_u64m1x8_m (vbool64_t mask, uint64_t *base, vuint64m1_t bindex, vuint64m1x8_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u64m2x2_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x2_t v_tuple, size_t vl);
void __riscv_vsoxseg3ei64_v_u64m2x3_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x3_t v_tuple, size_t vl);
void __riscv_vsoxseg4ei64_v_u64m2x4_m (vbool32_t mask, uint64_t *base, vuint64m2_t bindex, vuint64m2x4_t v_tuple, size_t vl);
void __riscv_vsoxseg2ei64_v_u64m4x2_m (vbool16_t mask, uint64_t *base, vuint64m4_t bindex, vuint64m4x2_t v_tuple, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_loadstore_whole_register_instructions">9. Vector Load/Store Whole Register Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vl1re8_v">9.1. vl1re8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl1re8.v    vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d8169c676cba73b9a298cf33816f54c0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code> with VLEN/8 bytes held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl1re16_v">9.2. vl1re16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl1re16.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f29c89ca137b8f05bdfdbf21b644c129.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code> with VLEN/16 halfwords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl1re32_v">9.3. vl1re32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl1re32.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2f483793fe2bd0ac6a70648289a0621b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code> with VLEN/32 words held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl1re64_v">9.4. vl1re64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl1re64.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c00fc7a098556da51f7ca65f3832eeb4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code> with VLEN/64 doublewords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl1re64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl2re8_v">9.5. vl2re8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl2re8.v    vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b40014e7e7ca1068f24744993a3d3912.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+1</code> with VLEN/8 bytes held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl2re16_v">9.6. vl2re16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl2re16.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9ea7af18ad467f2aa42a360c828c0070.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+1</code> with VLEN/16 halfwords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl2re32_v">9.7. vl2re32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl2re32.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b1df1557b9ab0282980b1f4be547a961.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+1</code> with VLEN/32 words held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl2re64_v">9.8. vl2re64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl2re64.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-61afe862ce61a844947e988a248dd2e8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+1</code> with VLEN/64 doublewords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl2re64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl4re8_v">9.9. vl4re8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl4re8.v    vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b0a3944c81bc0aee7980bacd9b190942.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+3</code> with VLEN/8 bytes held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl4re16_v">9.10. vl4re16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl4re16.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d9818d0c379a0b750aa4886fe03d5f6b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+3</code> with VLEN/16 halfwords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl4re32_v">9.11. vl4re32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl4re32.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-60bead326c300a7a4e3de10cc4a6a003.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+3</code> with VLEN/32 words held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl4re64_v">9.12. vl4re64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl4re64.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0c02ec9012a0f660a864b839b00e7df9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+3</code> with VLEN/64 doublewords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl4re64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl8re8_v">9.13. vl8re8.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl8re8.v    vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3422286dbc60e24433eaa979f976a1a0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+7</code> with VLEN/8 bytes held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re8_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re8_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl8re16_v">9.14. vl8re16.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl8re16.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cf33b80d5d09b8a8fc39c281108661bc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+7</code> with VLEN/16 halfwords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re16_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re16_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl8re32_v">9.15. vl8re32.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl8re32.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5d18fefe568fc42de53cd62822c3142f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+7</code> with VLEN/32 words held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re32_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re32_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vl8re64_v">9.16. vl8re64.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vl8re64.v   vd, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-45be83809f43500764db91e394979340.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load <code>vd</code>-<code>vd+7</code> with VLEN/64 doublewords held at address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re64_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vl8re64_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vs1r_v">9.17. vs1r.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vs1r.v vs3, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a325e3bd572442630d62d4b543287e52.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store <code>vs3</code> to address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs1r_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs1r_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vs2r_v">9.18. vs2r.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vs2r.v vs3, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b8eb56963673820988a110a754ac8df6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store <code>vs3</code>-<code>vs3+1</code> to address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs2r_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs2r_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vs4r_v">9.19. vs4r.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vs4r.v vs3, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-df8c637f9ab49d559e3c783faaa72e99.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store <code>vs3</code>-<code>vs3+3</code> to address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs4r_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs4r_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vs8r_v">9.20. vs8r.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vs8r.v vs3, (rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b4481f31177f4a279d12ddcf9351fe1b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store <code>vs3</code>-<code>vs3+7</code> to address in <code>rs1</code></p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs8r_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vs8r_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_single_width_integer_add_and_subtract">10. Vector Single-Width Integer Add and Subtract</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vadd_vv">10.1. vadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vadd.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-352910ad0cd3411f9add9f810fa6d9d6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Descrption</dt>
<dd>
<p>Integer addition, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vadd_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vadd_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vadd_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vadd_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vadd_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vadd_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vadd_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vadd_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vadd_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vadd_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vadd_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vadd_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vadd_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vadd_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vadd_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vadd_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vadd_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vadd_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vadd_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vadd_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vadd_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vadd_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vadd_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vadd_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vadd_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vadd_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vadd_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vadd_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vadd_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vadd_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vadd_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vadd_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vadd_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vadd_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vadd_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vadd_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vadd_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vadd_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vadd_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vadd_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vadd_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vadd_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vadd_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vadd_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vadd_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vadd_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vadd_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vadd_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vadd_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vadd_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vadd_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vadd_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vadd_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vadd_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vadd_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vadd_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vadd_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vadd_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vadd_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vadd_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vadd_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vadd_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vadd_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vadd_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vadd_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vadd_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vadd_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vadd_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vadd_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vadd_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vadd_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vadd_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vadd_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vadd_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vadd_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vadd_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vadd_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vadd_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vadd_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vadd_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vadd_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vadd_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vadd_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vadd_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vadd_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vadd_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vadd_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vadd_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vadd_vx">10.2. vadd.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vadd.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-56ecd3c3ca0748dc0786caa7925b9bf5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Descrption</dt>
<dd>
<p>Integer addition, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadd_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadd_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vadd_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vadd_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vadd_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vadd_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vadd_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vadd_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vadd_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vadd_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vadd_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vadd_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vadd_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vadd_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vadd_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vadd_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vadd_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vadd_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vadd_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vadd_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vadd_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vadd_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vadd_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vadd_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vadd_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vadd_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vadd_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vadd_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vadd_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vadd_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vadd_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vadd_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vadd_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vadd_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vadd_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vadd_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vadd_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vadd_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vadd_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vadd_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vadd_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vadd_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vadd_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vadd_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vadd_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vadd_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vadd_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vadd_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vadd_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vadd_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vadd_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vadd_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vadd_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vadd_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vadd_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vadd_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vadd_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vadd_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vadd_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vadd_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vadd_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vadd_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vadd_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vadd_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vadd_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vadd_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vadd_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vadd_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vadd_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vadd_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vadd_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vadd_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vadd_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vadd_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vadd_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vadd_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vadd_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vadd_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vadd_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vadd_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vadd_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vadd_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vadd_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vadd_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vadd_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vadd_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vadd_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vadd_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vadd_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vadd_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vadd_vi">10.3. vadd.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vadd.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3335f56230e9e162818f345aa8e657a4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Descrption</dt>
<dd>
<p>Integer addition, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadd_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadd_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsub_vv">10.4. vsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsub.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-abe129c465c8d76e2b8b0bce42cfa49a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer subtraction, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsub_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsub_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsub_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vsub_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vsub_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vsub_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vsub_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vsub_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vsub_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vsub_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vsub_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vsub_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vsub_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vsub_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vsub_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vsub_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vsub_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vsub_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vsub_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vsub_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vsub_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vsub_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vsub_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vsub_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vsub_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vsub_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vsub_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vsub_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vsub_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vsub_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vsub_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vsub_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vsub_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vsub_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vsub_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vsub_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vsub_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vsub_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vsub_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vsub_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vsub_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vsub_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vsub_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vsub_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vsub_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vsub_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vsub_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vsub_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vsub_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vsub_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vsub_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vsub_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vsub_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vsub_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vsub_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vsub_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vsub_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vsub_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vsub_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vsub_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vsub_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vsub_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vsub_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vsub_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vsub_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vsub_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vsub_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vsub_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vsub_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vsub_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vsub_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vsub_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vsub_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vsub_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vsub_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vsub_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vsub_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vsub_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vsub_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vsub_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vsub_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vsub_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vsub_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vsub_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vsub_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vsub_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vsub_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vsub_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vsub_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vsub_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsub_vx">10.5. vsub.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsub.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-de95a80b97016a45e54fdd669f88e6b2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer subtraction, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsub_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsub_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsub_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsub_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsub_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsub_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsub_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsub_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsub_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsub_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsub_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsub_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsub_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsub_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsub_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsub_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsub_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsub_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsub_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsub_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsub_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsub_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsub_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsub_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsub_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsub_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsub_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsub_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsub_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsub_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsub_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsub_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsub_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsub_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsub_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsub_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsub_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsub_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsub_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsub_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsub_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsub_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsub_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsub_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsub_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsub_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vsub_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsub_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsub_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsub_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsub_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsub_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsub_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsub_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsub_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsub_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsub_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsub_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsub_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsub_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsub_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsub_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsub_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsub_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsub_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsub_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsub_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsub_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsub_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsub_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsub_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsub_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsub_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsub_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsub_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsub_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsub_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsub_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsub_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsub_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsub_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsub_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsub_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsub_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsub_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsub_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsub_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsub_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsub_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsub_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vrsub_vx">10.6. vrsub.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrsub.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cb063a480a7bba21f7272573b5975907.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer reverse subtract, vd[i] = x[rs1] - vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrsub_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrsub_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vrsub_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vrsub_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vrsub_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vrsub_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vrsub_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vrsub_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vrsub_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vrsub_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vrsub_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vrsub_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vrsub_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vrsub_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vrsub_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vrsub_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vrsub_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vrsub_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vrsub_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vrsub_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vrsub_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vrsub_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vrsub_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vrsub_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vrsub_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vrsub_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vrsub_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vrsub_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vrsub_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vrsub_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vrsub_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vrsub_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vrsub_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vrsub_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vrsub_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vrsub_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vrsub_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vrsub_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vrsub_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vrsub_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vrsub_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vrsub_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vrsub_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vrsub_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vrsub_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vrsub_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vrsub_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vrsub_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vrsub_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vrsub_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vrsub_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vrsub_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vrsub_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vrsub_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vrsub_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vrsub_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vrsub_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vrsub_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vrsub_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vrsub_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vrsub_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vrsub_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vrsub_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vrsub_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vrsub_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vrsub_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vrsub_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vrsub_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vrsub_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vrsub_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vrsub_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vrsub_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vrsub_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vrsub_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vrsub_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vrsub_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vrsub_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vrsub_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vrsub_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vrsub_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vrsub_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vrsub_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vrsub_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vrsub_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vrsub_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vrsub_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vrsub_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vrsub_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vrsub_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vrsub_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vrsub_vi">10.7. vrsub.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrsub.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ddba70615783dd8b4b3ae7b38c227e54.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer reverse subtract, vd[i] = imm - vs2[i]</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_widening_integer_addsubtract">11. Vector Widening Integer Add/Subtract</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The widening add/subtract instructions are provided in both signed and
unsigned variants, depending on whether the narrower source operands
are first sign- or zero-extended before forming the double-width sum.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrsub_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrsub_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vwaddu_vv">11.1. vwaddu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwaddu.vv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-bd2595bdc33dab94a6ab9cae7f0abbd3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwaddu_vv_u16mf4 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_vv_u16mf2 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_vv_u16m1 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_vv_u16m2 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_vv_u16m4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_vv_u16m8 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_vv_u32mf2 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_vv_u32m1 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_vv_u32m2 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_vv_u32m4 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_vv_u32m8 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_vv_u64m1 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_vv_u64m2 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_vv_u64m4 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_vv_u64m8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint16mf4_t __riscv_vwaddu_vv_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_vv_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_vv_u16m1_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_vv_u16m2_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_vv_u16m4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_vv_u16m8_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_vv_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_vv_u32m1_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_vv_u32m2_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_vv_u32m4_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_vv_u32m8_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_vv_u64m1_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_vv_u64m2_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_vv_u64m4_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_vv_u64m8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwaddu_vx">11.2. vwaddu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwaddu.vx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e36a2e5bf44ce5f4af4b314b40817e4f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwaddu_vx_u16mf4 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_vx_u16mf2 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_vx_u16m1 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_vx_u16m2 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_vx_u16m4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_vx_u16m8 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_vx_u32mf2 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_vx_u32m1 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_vx_u32m2 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_vx_u32m4 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_vx_u32m8 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_vx_u64m1 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_vx_u64m2 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_vx_u64m4 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_vx_u64m8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint16mf4_t __riscv_vwaddu_vx_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_vx_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_vx_u16m1_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_vx_u16m2_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_vx_u16m4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_vx_u16m8_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_vx_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_vx_u32m1_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_vx_u32m2_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_vx_u32m4_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_vx_u32m8_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_vx_u64m1_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_vx_u64m2_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_vx_u64m4_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_vx_u64m8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsubu_vv">11.3. vwsubu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsubu.vv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0bbd88d63bfbb1a3f2d6182524fdb76c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwsubu_vv_u16mf4 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_vv_u16mf2 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_vv_u16m1 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_vv_u16m2 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_vv_u16m4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_vv_u16m8 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_vv_u32mf2 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_vv_u32m1 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_vv_u32m2 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_vv_u32m4 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_vv_u32m8 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_vv_u64m1 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_vv_u64m2 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_vv_u64m4 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_vv_u64m8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint16mf4_t __riscv_vwsubu_vv_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_vv_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_vv_u16m1_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_vv_u16m2_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_vv_u16m4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_vv_u16m8_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_vv_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_vv_u32m1_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_vv_u32m2_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_vv_u32m4_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_vv_u32m8_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_vv_u64m1_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_vv_u64m2_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_vv_u64m4_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_vv_u64m8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsubu_vx">11.4. vwsubu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsubu.vx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-734959e70c61f972ab5bfa931c28c10d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwsubu_vx_u16mf4 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_vx_u16mf2 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_vx_u16m1 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_vx_u16m2 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_vx_u16m4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_vx_u16m8 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_vx_u32mf2 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_vx_u32m1 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_vx_u32m2 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_vx_u32m4 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_vx_u32m8 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_vx_u64m1 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_vx_u64m2 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_vx_u64m4 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_vx_u64m8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint16mf4_t __riscv_vwsubu_vx_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_vx_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_vx_u16m1_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_vx_u16m2_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_vx_u16m4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_vx_u16m8_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_vx_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_vx_u32m1_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_vx_u32m2_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_vx_u32m4_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_vx_u32m8_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_vx_u64m1_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_vx_u64m2_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_vx_u64m4_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_vx_u64m8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwadd_vv">11.5. vwadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwadd.vv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b902061d1cdc23632763ab8cefc8e9da.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwadd_vv_i16mf4 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_vv_i16mf2 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwadd_vv_i16m1 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwadd_vv_i16m2 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwadd_vv_i16m4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwadd_vv_i16m8 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_vv_i32mf2 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwadd_vv_i32m1 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwadd_vv_i32m2 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwadd_vv_i32m4 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwadd_vv_i32m8 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwadd_vv_i64m1 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwadd_vv_i64m2 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwadd_vv_i64m4 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwadd_vv_i64m8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint16mf4_t __riscv_vwadd_vv_i16mf4_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_vv_i16mf2_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwadd_vv_i16m1_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwadd_vv_i16m2_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwadd_vv_i16m4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwadd_vv_i16m8_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_vv_i32mf2_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwadd_vv_i32m1_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwadd_vv_i32m2_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwadd_vv_i32m4_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwadd_vv_i32m8_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwadd_vv_i64m1_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwadd_vv_i64m2_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwadd_vv_i64m4_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwadd_vv_i64m8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwadd_vx">11.6. vwadd.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwadd.vx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-edb42d286ab95de7f94c4709a2e52cc4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwadd_vx_i16mf4 (vint8mf8_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_vx_i16mf2 (vint8mf4_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwadd_vx_i16m1 (vint8mf2_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwadd_vx_i16m2 (vint8m1_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwadd_vx_i16m4 (vint8m2_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwadd_vx_i16m8 (vint8m4_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_vx_i32mf2 (vint16mf4_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwadd_vx_i32m1 (vint16mf2_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwadd_vx_i32m2 (vint16m1_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwadd_vx_i32m4 (vint16m2_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwadd_vx_i32m8 (vint16m4_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwadd_vx_i64m1 (vint32mf2_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwadd_vx_i64m2 (vint32m1_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwadd_vx_i64m4 (vint32m2_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwadd_vx_i64m8 (vint32m4_t op1, int32_t op2, size_t vl);
vint16mf4_t __riscv_vwadd_vx_i16mf4_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_vx_i16mf2_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwadd_vx_i16m1_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwadd_vx_i16m2_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwadd_vx_i16m4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwadd_vx_i16m8_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_vx_i32mf2_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwadd_vx_i32m1_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwadd_vx_i32m2_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwadd_vx_i32m4_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwadd_vx_i32m8_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwadd_vx_i64m1_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwadd_vx_i64m2_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwadd_vx_i64m4_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwadd_vx_i64m8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsub_vv">11.7. vwsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsub.vv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1ee9a0a196e319cc23eac4088dc8ed7a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwsub_vv_i16mf4 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_vv_i16mf2 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwsub_vv_i16m1 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwsub_vv_i16m2 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwsub_vv_i16m4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwsub_vv_i16m8 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_vv_i32mf2 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwsub_vv_i32m1 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwsub_vv_i32m2 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwsub_vv_i32m4 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwsub_vv_i32m8 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwsub_vv_i64m1 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwsub_vv_i64m2 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwsub_vv_i64m4 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwsub_vv_i64m8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint16mf4_t __riscv_vwsub_vv_i16mf4_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_vv_i16mf2_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwsub_vv_i16m1_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwsub_vv_i16m2_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwsub_vv_i16m4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwsub_vv_i16m8_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_vv_i32mf2_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwsub_vv_i32m1_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwsub_vv_i32m2_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwsub_vv_i32m4_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwsub_vv_i32m8_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwsub_vv_i64m1_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwsub_vv_i64m2_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwsub_vv_i64m4_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwsub_vv_i64m8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsub_vx">11.8. vwsub.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsub.vx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-196a62627ea4f34098344cdc2afa43ee.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwsub_vx_i16mf4 (vint8mf8_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_vx_i16mf2 (vint8mf4_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwsub_vx_i16m1 (vint8mf2_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwsub_vx_i16m2 (vint8m1_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwsub_vx_i16m4 (vint8m2_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwsub_vx_i16m8 (vint8m4_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_vx_i32mf2 (vint16mf4_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwsub_vx_i32m1 (vint16mf2_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwsub_vx_i32m2 (vint16m1_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwsub_vx_i32m4 (vint16m2_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwsub_vx_i32m8 (vint16m4_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwsub_vx_i64m1 (vint32mf2_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwsub_vx_i64m2 (vint32m1_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwsub_vx_i64m4 (vint32m2_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwsub_vx_i64m8 (vint32m4_t op1, int32_t op2, size_t vl);
vint16mf4_t __riscv_vwsub_vx_i16mf4_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_vx_i16mf2_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwsub_vx_i16m1_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwsub_vx_i16m2_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwsub_vx_i16m4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwsub_vx_i16m8_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_vx_i32mf2_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwsub_vx_i32m1_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwsub_vx_i32m2_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwsub_vx_i32m4_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwsub_vx_i32m8_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwsub_vx_i64m1_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwsub_vx_i64m2_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwsub_vx_i64m4_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwsub_vx_i64m8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwaddu_wv">11.9. vwaddu.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwaddu.wv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8f343f7cfc0fed736da3747bbfedf43a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwaddu_wv_u16mf4 (vuint16mf4_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_wv_u16mf2 (vuint16mf2_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_wv_u16m1 (vuint16m1_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_wv_u16m2 (vuint16m2_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_wv_u16m4 (vuint16m4_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_wv_u16m8 (vuint16m8_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_wv_u32mf2 (vuint32mf2_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_wv_u32m1 (vuint32m1_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_wv_u32m2 (vuint32m2_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_wv_u32m4 (vuint32m4_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_wv_u32m8 (vuint32m8_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_wv_u64m1 (vuint64m1_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_wv_u64m2 (vuint64m2_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_wv_u64m4 (vuint64m4_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_wv_u64m8 (vuint64m8_t op1, vuint32m4_t op2, size_t vl);
vuint16mf4_t __riscv_vwaddu_wv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_wv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_wv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_wv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_wv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_wv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_wv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_wv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_wv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_wv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_wv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_wv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_wv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_wv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_wv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwaddu_wx">11.10. vwaddu.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwaddu.wx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e3b7c92b4b990deae9f4a2839338ef1d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_wx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwaddu_wx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwaddu_wx_u16mf4 (vuint16mf4_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_wx_u16mf2 (vuint16mf2_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_wx_u16m1 (vuint16m1_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_wx_u16m2 (vuint16m2_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_wx_u16m4 (vuint16m4_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_wx_u16m8 (vuint16m8_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_wx_u32mf2 (vuint32mf2_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_wx_u32m1 (vuint32m1_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_wx_u32m2 (vuint32m2_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_wx_u32m4 (vuint32m4_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_wx_u32m8 (vuint32m8_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_wx_u64m1 (vuint64m1_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_wx_u64m2 (vuint64m2_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_wx_u64m4 (vuint64m4_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_wx_u64m8 (vuint64m8_t op1, uint32_t op2, size_t vl);
vuint16mf4_t __riscv_vwaddu_wx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwaddu_wx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwaddu_wx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwaddu_wx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwaddu_wx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwaddu_wx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwaddu_wx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwaddu_wx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwaddu_wx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwaddu_wx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwaddu_wx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwaddu_wx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwaddu_wx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwaddu_wx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwaddu_wx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsubu_wv">11.11. vwsubu.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsubu.wv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d4e33ae8a028db50c43f30afd67ccdd2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwsubu_wv_u16mf4 (vuint16mf4_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_wv_u16mf2 (vuint16mf2_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_wv_u16m1 (vuint16m1_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_wv_u16m2 (vuint16m2_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_wv_u16m4 (vuint16m4_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_wv_u16m8 (vuint16m8_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_wv_u32mf2 (vuint32mf2_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_wv_u32m1 (vuint32m1_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_wv_u32m2 (vuint32m2_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_wv_u32m4 (vuint32m4_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_wv_u32m8 (vuint32m8_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_wv_u64m1 (vuint64m1_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_wv_u64m2 (vuint64m2_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_wv_u64m4 (vuint64m4_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_wv_u64m8 (vuint64m8_t op1, vuint32m4_t op2, size_t vl);
vuint16mf4_t __riscv_vwsubu_wv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_wv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_wv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_wv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_wv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_wv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_wv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_wv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_wv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_wv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_wv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_wv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_wv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_wv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_wv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsubu_wx">11.12. vwsubu.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsubu.wx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9ddf6b200ea69001506aaf20933e3c20.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_wx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsubu_wx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwsubu_wx_u16mf4 (vuint16mf4_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_wx_u16mf2 (vuint16mf2_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_wx_u16m1 (vuint16m1_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_wx_u16m2 (vuint16m2_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_wx_u16m4 (vuint16m4_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_wx_u16m8 (vuint16m8_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_wx_u32mf2 (vuint32mf2_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_wx_u32m1 (vuint32m1_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_wx_u32m2 (vuint32m2_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_wx_u32m4 (vuint32m4_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_wx_u32m8 (vuint32m8_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_wx_u64m1 (vuint64m1_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_wx_u64m2 (vuint64m2_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_wx_u64m4 (vuint64m4_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_wx_u64m8 (vuint64m8_t op1, uint32_t op2, size_t vl);
vuint16mf4_t __riscv_vwsubu_wx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwsubu_wx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwsubu_wx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwsubu_wx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwsubu_wx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwsubu_wx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwsubu_wx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwsubu_wx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwsubu_wx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwsubu_wx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwsubu_wx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwsubu_wx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwsubu_wx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwsubu_wx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwsubu_wx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwadd_wv">11.13. vwadd.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwadd.wv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-46f1a9866d9a57b8bc99d3b6ee636d56.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwadd_wv_i16mf4 (vint16mf4_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_wv_i16mf2 (vint16mf2_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwadd_wv_i16m1 (vint16m1_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwadd_wv_i16m2 (vint16m2_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwadd_wv_i16m4 (vint16m4_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwadd_wv_i16m8 (vint16m8_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_wv_i32mf2 (vint32mf2_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwadd_wv_i32m1 (vint32m1_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwadd_wv_i32m2 (vint32m2_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwadd_wv_i32m4 (vint32m4_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwadd_wv_i32m8 (vint32m8_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwadd_wv_i64m1 (vint64m1_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwadd_wv_i64m2 (vint64m2_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwadd_wv_i64m4 (vint64m4_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwadd_wv_i64m8 (vint64m8_t op1, vint32m4_t op2, size_t vl);
vint16mf4_t __riscv_vwadd_wv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_wv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwadd_wv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwadd_wv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwadd_wv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwadd_wv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_wv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwadd_wv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwadd_wv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwadd_wv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwadd_wv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwadd_wv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwadd_wv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwadd_wv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwadd_wv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwadd_wx">11.14. vwadd.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwadd.wx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ab8248fea6e534bd0f4fb1847b589aae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_wx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwadd_wx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwadd_wx_i16mf4 (vint16mf4_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_wx_i16mf2 (vint16mf2_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwadd_wx_i16m1 (vint16m1_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwadd_wx_i16m2 (vint16m2_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwadd_wx_i16m4 (vint16m4_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwadd_wx_i16m8 (vint16m8_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_wx_i32mf2 (vint32mf2_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwadd_wx_i32m1 (vint32m1_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwadd_wx_i32m2 (vint32m2_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwadd_wx_i32m4 (vint32m4_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwadd_wx_i32m8 (vint32m8_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwadd_wx_i64m1 (vint64m1_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwadd_wx_i64m2 (vint64m2_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwadd_wx_i64m4 (vint64m4_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwadd_wx_i64m8 (vint64m8_t op1, int32_t op2, size_t vl);
vint16mf4_t __riscv_vwadd_wx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwadd_wx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwadd_wx_i16m1_m (vbool16_t mask, vint16m1_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwadd_wx_i16m2_m (vbool8_t mask, vint16m2_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwadd_wx_i16m4_m (vbool4_t mask, vint16m4_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwadd_wx_i16m8_m (vbool2_t mask, vint16m8_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwadd_wx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwadd_wx_i32m1_m (vbool32_t mask, vint32m1_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwadd_wx_i32m2_m (vbool16_t mask, vint32m2_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwadd_wx_i32m4_m (vbool8_t mask, vint32m4_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwadd_wx_i32m8_m (vbool4_t mask, vint32m8_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwadd_wx_i64m1_m (vbool64_t mask, vint64m1_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwadd_wx_i64m2_m (vbool32_t mask, vint64m2_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwadd_wx_i64m4_m (vbool16_t mask, vint64m4_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwadd_wx_i64m8_m (vbool8_t mask, vint64m8_t op1, int32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsub_wv">11.15. vwsub.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsub.wv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-415c7f1203b09fbf56614b3522651f5b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwsub_wv_i16mf4 (vint16mf4_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_wv_i16mf2 (vint16mf2_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwsub_wv_i16m1 (vint16m1_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwsub_wv_i16m2 (vint16m2_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwsub_wv_i16m4 (vint16m4_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwsub_wv_i16m8 (vint16m8_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_wv_i32mf2 (vint32mf2_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwsub_wv_i32m1 (vint32m1_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwsub_wv_i32m2 (vint32m2_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwsub_wv_i32m4 (vint32m4_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwsub_wv_i32m8 (vint32m8_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwsub_wv_i64m1 (vint64m1_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwsub_wv_i64m2 (vint64m2_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwsub_wv_i64m4 (vint64m4_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwsub_wv_i64m8 (vint64m8_t op1, vint32m4_t op2, size_t vl);
vint16mf4_t __riscv_vwsub_wv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_wv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwsub_wv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwsub_wv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwsub_wv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwsub_wv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_wv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwsub_wv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwsub_wv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwsub_wv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwsub_wv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwsub_wv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwsub_wv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwsub_wv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwsub_wv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwsub_wx">11.16. vwsub.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwsub.wx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0e5055ecbc1dab5765cfcf4ec7b12abc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW, vector-scalar</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_integer_extension">12. Vector Integer Extension</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_wx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwsub_wx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwsub_wx_i16mf4 (vint16mf4_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_wx_i16mf2 (vint16mf2_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwsub_wx_i16m1 (vint16m1_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwsub_wx_i16m2 (vint16m2_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwsub_wx_i16m4 (vint16m4_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwsub_wx_i16m8 (vint16m8_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_wx_i32mf2 (vint32mf2_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwsub_wx_i32m1 (vint32m1_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwsub_wx_i32m2 (vint32m2_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwsub_wx_i32m4 (vint32m4_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwsub_wx_i32m8 (vint32m8_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwsub_wx_i64m1 (vint64m1_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwsub_wx_i64m2 (vint64m2_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwsub_wx_i64m4 (vint64m4_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwsub_wx_i64m8 (vint64m8_t op1, int32_t op2, size_t vl);
vint16mf4_t __riscv_vwsub_wx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwsub_wx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwsub_wx_i16m1_m (vbool16_t mask, vint16m1_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwsub_wx_i16m2_m (vbool8_t mask, vint16m2_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwsub_wx_i16m4_m (vbool4_t mask, vint16m4_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwsub_wx_i16m8_m (vbool2_t mask, vint16m8_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwsub_wx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwsub_wx_i32m1_m (vbool32_t mask, vint32m1_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwsub_wx_i32m2_m (vbool16_t mask, vint32m2_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwsub_wx_i32m4_m (vbool8_t mask, vint32m4_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwsub_wx_i32m8_m (vbool4_t mask, vint32m8_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwsub_wx_i64m1_m (vbool64_t mask, vint64m1_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwsub_wx_i64m2_m (vbool32_t mask, vint64m2_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwsub_wx_i64m4_m (vbool16_t mask, vint64m4_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwsub_wx_i64m8_m (vbool8_t mask, vint64m8_t op1, int32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vzext_vf2">12.1. vzext.vf2</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vzext.vf2 vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1d6a86b5914a307cffab3f172f26c421.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Zero-extend SEW/2 source to SEW destination</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vzext_vf2.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vzext_vf2.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vzext_vf2_u16mf4 (vuint8mf8_t op1, size_t vl);
vuint16mf2_t __riscv_vzext_vf2_u16mf2 (vuint8mf4_t op1, size_t vl);
vuint16m1_t __riscv_vzext_vf2_u16m1 (vuint8mf2_t op1, size_t vl);
vuint16m2_t __riscv_vzext_vf2_u16m2 (vuint8m1_t op1, size_t vl);
vuint16m4_t __riscv_vzext_vf2_u16m4 (vuint8m2_t op1, size_t vl);
vuint16m8_t __riscv_vzext_vf2_u16m8 (vuint8m4_t op1, size_t vl);
vuint32mf2_t __riscv_vzext_vf2_u32mf2 (vuint16mf4_t op1, size_t vl);
vuint32m1_t __riscv_vzext_vf2_u32m1 (vuint16mf2_t op1, size_t vl);
vuint32m2_t __riscv_vzext_vf2_u32m2 (vuint16m1_t op1, size_t vl);
vuint32m4_t __riscv_vzext_vf2_u32m4 (vuint16m2_t op1, size_t vl);
vuint32m8_t __riscv_vzext_vf2_u32m8 (vuint16m4_t op1, size_t vl);
vuint64m1_t __riscv_vzext_vf2_u64m1 (vuint32mf2_t op1, size_t vl);
vuint64m2_t __riscv_vzext_vf2_u64m2 (vuint32m1_t op1, size_t vl);
vuint64m4_t __riscv_vzext_vf2_u64m4 (vuint32m2_t op1, size_t vl);
vuint64m8_t __riscv_vzext_vf2_u64m8 (vuint32m4_t op1, size_t vl);
vuint16mf4_t __riscv_vzext_vf2_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, size_t vl);
vuint16mf2_t __riscv_vzext_vf2_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, size_t vl);
vuint16m1_t __riscv_vzext_vf2_u16m1_m (vbool16_t mask, vuint8mf2_t op1, size_t vl);
vuint16m2_t __riscv_vzext_vf2_u16m2_m (vbool8_t mask, vuint8m1_t op1, size_t vl);
vuint16m4_t __riscv_vzext_vf2_u16m4_m (vbool4_t mask, vuint8m2_t op1, size_t vl);
vuint16m8_t __riscv_vzext_vf2_u16m8_m (vbool2_t mask, vuint8m4_t op1, size_t vl);
vuint32mf2_t __riscv_vzext_vf2_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, size_t vl);
vuint32m1_t __riscv_vzext_vf2_u32m1_m (vbool32_t mask, vuint16mf2_t op1, size_t vl);
vuint32m2_t __riscv_vzext_vf2_u32m2_m (vbool16_t mask, vuint16m1_t op1, size_t vl);
vuint32m4_t __riscv_vzext_vf2_u32m4_m (vbool8_t mask, vuint16m2_t op1, size_t vl);
vuint32m8_t __riscv_vzext_vf2_u32m8_m (vbool4_t mask, vuint16m4_t op1, size_t vl);
vuint64m1_t __riscv_vzext_vf2_u64m1_m (vbool64_t mask, vuint32mf2_t op1, size_t vl);
vuint64m2_t __riscv_vzext_vf2_u64m2_m (vbool32_t mask, vuint32m1_t op1, size_t vl);
vuint64m4_t __riscv_vzext_vf2_u64m4_m (vbool16_t mask, vuint32m2_t op1, size_t vl);
vuint64m8_t __riscv_vzext_vf2_u64m8_m (vbool8_t mask, vuint32m4_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsext_vf2">12.2. vsext.vf2</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsext.vf2 vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d177498b8cd50381c38a161b4e6b58ef.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Sign-extend SEW/2 source to SEW destination</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsext_vf2.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsext_vf2.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vsext_vf2_i16mf4 (vint8mf8_t op1, size_t vl);
vint16mf2_t __riscv_vsext_vf2_i16mf2 (vint8mf4_t op1, size_t vl);
vint16m1_t __riscv_vsext_vf2_i16m1 (vint8mf2_t op1, size_t vl);
vint16m2_t __riscv_vsext_vf2_i16m2 (vint8m1_t op1, size_t vl);
vint16m4_t __riscv_vsext_vf2_i16m4 (vint8m2_t op1, size_t vl);
vint16m8_t __riscv_vsext_vf2_i16m8 (vint8m4_t op1, size_t vl);
vint32mf2_t __riscv_vsext_vf2_i32mf2 (vint16mf4_t op1, size_t vl);
vint32m1_t __riscv_vsext_vf2_i32m1 (vint16mf2_t op1, size_t vl);
vint32m2_t __riscv_vsext_vf2_i32m2 (vint16m1_t op1, size_t vl);
vint32m4_t __riscv_vsext_vf2_i32m4 (vint16m2_t op1, size_t vl);
vint32m8_t __riscv_vsext_vf2_i32m8 (vint16m4_t op1, size_t vl);
vint64m1_t __riscv_vsext_vf2_i64m1 (vint32mf2_t op1, size_t vl);
vint64m2_t __riscv_vsext_vf2_i64m2 (vint32m1_t op1, size_t vl);
vint64m4_t __riscv_vsext_vf2_i64m4 (vint32m2_t op1, size_t vl);
vint64m8_t __riscv_vsext_vf2_i64m8 (vint32m4_t op1, size_t vl);
vint16mf4_t __riscv_vsext_vf2_i16mf4_m (vbool64_t mask, vint8mf8_t op1, size_t vl);
vint16mf2_t __riscv_vsext_vf2_i16mf2_m (vbool32_t mask, vint8mf4_t op1, size_t vl);
vint16m1_t __riscv_vsext_vf2_i16m1_m (vbool16_t mask, vint8mf2_t op1, size_t vl);
vint16m2_t __riscv_vsext_vf2_i16m2_m (vbool8_t mask, vint8m1_t op1, size_t vl);
vint16m4_t __riscv_vsext_vf2_i16m4_m (vbool4_t mask, vint8m2_t op1, size_t vl);
vint16m8_t __riscv_vsext_vf2_i16m8_m (vbool2_t mask, vint8m4_t op1, size_t vl);
vint32mf2_t __riscv_vsext_vf2_i32mf2_m (vbool64_t mask, vint16mf4_t op1, size_t vl);
vint32m1_t __riscv_vsext_vf2_i32m1_m (vbool32_t mask, vint16mf2_t op1, size_t vl);
vint32m2_t __riscv_vsext_vf2_i32m2_m (vbool16_t mask, vint16m1_t op1, size_t vl);
vint32m4_t __riscv_vsext_vf2_i32m4_m (vbool8_t mask, vint16m2_t op1, size_t vl);
vint32m8_t __riscv_vsext_vf2_i32m8_m (vbool4_t mask, vint16m4_t op1, size_t vl);
vint64m1_t __riscv_vsext_vf2_i64m1_m (vbool64_t mask, vint32mf2_t op1, size_t vl);
vint64m2_t __riscv_vsext_vf2_i64m2_m (vbool32_t mask, vint32m1_t op1, size_t vl);
vint64m4_t __riscv_vsext_vf2_i64m4_m (vbool16_t mask, vint32m2_t op1, size_t vl);
vint64m8_t __riscv_vsext_vf2_i64m8_m (vbool8_t mask, vint32m4_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vzext_vf4">12.3. vzext.vf4</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vzext.vf4 vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ad744ebfd31e4a532a6b604e5417a485.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Zero-extend SEW/4 source to SEW destination</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vzext_vf4.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vzext_vf4.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint32mf2_t __riscv_vzext_vf4_u32mf2 (vuint8mf8_t op1, size_t vl);
vuint32m1_t __riscv_vzext_vf4_u32m1 (vuint8mf4_t op1, size_t vl);
vuint32m2_t __riscv_vzext_vf4_u32m2 (vuint8mf2_t op1, size_t vl);
vuint32m4_t __riscv_vzext_vf4_u32m4 (vuint8m1_t op1, size_t vl);
vuint32m8_t __riscv_vzext_vf4_u32m8 (vuint8m2_t op1, size_t vl);
vuint64m1_t __riscv_vzext_vf4_u64m1 (vuint16mf4_t op1, size_t vl);
vuint64m2_t __riscv_vzext_vf4_u64m2 (vuint16mf2_t op1, size_t vl);
vuint64m4_t __riscv_vzext_vf4_u64m4 (vuint16m1_t op1, size_t vl);
vuint64m8_t __riscv_vzext_vf4_u64m8 (vuint16m2_t op1, size_t vl);
vuint32mf2_t __riscv_vzext_vf4_u32mf2_m (vbool64_t mask, vuint8mf8_t op1, size_t vl);
vuint32m1_t __riscv_vzext_vf4_u32m1_m (vbool32_t mask, vuint8mf4_t op1, size_t vl);
vuint32m2_t __riscv_vzext_vf4_u32m2_m (vbool16_t mask, vuint8mf2_t op1, size_t vl);
vuint32m4_t __riscv_vzext_vf4_u32m4_m (vbool8_t mask, vuint8m1_t op1, size_t vl);
vuint32m8_t __riscv_vzext_vf4_u32m8_m (vbool4_t mask, vuint8m2_t op1, size_t vl);
vuint64m1_t __riscv_vzext_vf4_u64m1_m (vbool64_t mask, vuint16mf4_t op1, size_t vl);
vuint64m2_t __riscv_vzext_vf4_u64m2_m (vbool32_t mask, vuint16mf2_t op1, size_t vl);
vuint64m4_t __riscv_vzext_vf4_u64m4_m (vbool16_t mask, vuint16m1_t op1, size_t vl);
vuint64m8_t __riscv_vzext_vf4_u64m8_m (vbool8_t mask, vuint16m2_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsext_vf4">12.4. vsext.vf4</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsext.vf4 vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-08d246924bf9ab01eed05c245ce85224.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Sign-extend SEW/4 source to SEW destination</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsext_vf4.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsext_vf4.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint32mf2_t __riscv_vsext_vf4_i32mf2 (vint8mf8_t op1, size_t vl);
vint32m1_t __riscv_vsext_vf4_i32m1 (vint8mf4_t op1, size_t vl);
vint32m2_t __riscv_vsext_vf4_i32m2 (vint8mf2_t op1, size_t vl);
vint32m4_t __riscv_vsext_vf4_i32m4 (vint8m1_t op1, size_t vl);
vint32m8_t __riscv_vsext_vf4_i32m8 (vint8m2_t op1, size_t vl);
vint64m1_t __riscv_vsext_vf4_i64m1 (vint16mf4_t op1, size_t vl);
vint64m2_t __riscv_vsext_vf4_i64m2 (vint16mf2_t op1, size_t vl);
vint64m4_t __riscv_vsext_vf4_i64m4 (vint16m1_t op1, size_t vl);
vint64m8_t __riscv_vsext_vf4_i64m8 (vint16m2_t op1, size_t vl);
vint32mf2_t __riscv_vsext_vf4_i32mf2_m (vbool64_t mask, vint8mf8_t op1, size_t vl);
vint32m1_t __riscv_vsext_vf4_i32m1_m (vbool32_t mask, vint8mf4_t op1, size_t vl);
vint32m2_t __riscv_vsext_vf4_i32m2_m (vbool16_t mask, vint8mf2_t op1, size_t vl);
vint32m4_t __riscv_vsext_vf4_i32m4_m (vbool8_t mask, vint8m1_t op1, size_t vl);
vint32m8_t __riscv_vsext_vf4_i32m8_m (vbool4_t mask, vint8m2_t op1, size_t vl);
vint64m1_t __riscv_vsext_vf4_i64m1_m (vbool64_t mask, vint16mf4_t op1, size_t vl);
vint64m2_t __riscv_vsext_vf4_i64m2_m (vbool32_t mask, vint16mf2_t op1, size_t vl);
vint64m4_t __riscv_vsext_vf4_i64m4_m (vbool16_t mask, vint16m1_t op1, size_t vl);
vint64m8_t __riscv_vsext_vf4_i64m8_m (vbool8_t mask, vint16m2_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vzext_vf8">12.5. vzext.vf8</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vzext.vf8 vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8bbc5ca989e26555e9979241291525d8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Zero-extend SEW/8 source to SEW destination</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vzext_vf8.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vzext_vf8.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint64m1_t __riscv_vzext_vf8_u64m1 (vuint8mf8_t op1, size_t vl);
vuint64m2_t __riscv_vzext_vf8_u64m2 (vuint8mf4_t op1, size_t vl);
vuint64m4_t __riscv_vzext_vf8_u64m4 (vuint8mf2_t op1, size_t vl);
vuint64m8_t __riscv_vzext_vf8_u64m8 (vuint8m1_t op1, size_t vl);
vuint64m1_t __riscv_vzext_vf8_u64m1_m (vbool64_t mask, vuint8mf8_t op1, size_t vl);
vuint64m2_t __riscv_vzext_vf8_u64m2_m (vbool32_t mask, vuint8mf4_t op1, size_t vl);
vuint64m4_t __riscv_vzext_vf8_u64m4_m (vbool16_t mask, vuint8mf2_t op1, size_t vl);
vuint64m8_t __riscv_vzext_vf8_u64m8_m (vbool8_t mask, vuint8m1_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsext_vf8">12.6. vsext.vf8</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsext.vf8 vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c160032b08d2fc452c44c1e64a3b9193.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Sign-extend SEW/8 source to SEW destination</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_integer_add_with_carry_subtract_with_borrow_instructions">13. Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsext_vf8.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsext_vf8.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint64m1_t __riscv_vsext_vf8_i64m1 (vint8mf8_t op1, size_t vl);
vint64m2_t __riscv_vsext_vf8_i64m2 (vint8mf4_t op1, size_t vl);
vint64m4_t __riscv_vsext_vf8_i64m4 (vint8mf2_t op1, size_t vl);
vint64m8_t __riscv_vsext_vf8_i64m8 (vint8m1_t op1, size_t vl);
vint64m1_t __riscv_vsext_vf8_i64m1_m (vbool64_t mask, vint8mf8_t op1, size_t vl);
vint64m2_t __riscv_vsext_vf8_i64m2_m (vbool32_t mask, vint8mf4_t op1, size_t vl);
vint64m4_t __riscv_vsext_vf8_i64m4_m (vbool16_t mask, vint8mf2_t op1, size_t vl);
vint64m8_t __riscv_vsext_vf8_i64m8_m (vbool8_t mask, vint8m1_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vadc_vvm">13.1. vadc.vvm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vadc.vvm   vd, vs2, vs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-47b181882095a232dc049c73e4f1cab4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce sum with carry. vd[i] = vs2[i] + vs1[i] + v0.mask[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadc_vvm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadc_vvm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vadc_vvm_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t carryin, size_t vl);
vint8mf4_t __riscv_vadc_vvm_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t carryin, size_t vl);
vint8mf2_t __riscv_vadc_vvm_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t carryin, size_t vl);
vint8m1_t __riscv_vadc_vvm_i8m1 (vint8m1_t op1, vint8m1_t op2, vbool8_t carryin, size_t vl);
vint8m2_t __riscv_vadc_vvm_i8m2 (vint8m2_t op1, vint8m2_t op2, vbool4_t carryin, size_t vl);
vint8m4_t __riscv_vadc_vvm_i8m4 (vint8m4_t op1, vint8m4_t op2, vbool2_t carryin, size_t vl);
vint8m8_t __riscv_vadc_vvm_i8m8 (vint8m8_t op1, vint8m8_t op2, vbool1_t carryin, size_t vl);
vint16mf4_t __riscv_vadc_vvm_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t carryin, size_t vl);
vint16mf2_t __riscv_vadc_vvm_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t carryin, size_t vl);
vint16m1_t __riscv_vadc_vvm_i16m1 (vint16m1_t op1, vint16m1_t op2, vbool16_t carryin, size_t vl);
vint16m2_t __riscv_vadc_vvm_i16m2 (vint16m2_t op1, vint16m2_t op2, vbool8_t carryin, size_t vl);
vint16m4_t __riscv_vadc_vvm_i16m4 (vint16m4_t op1, vint16m4_t op2, vbool4_t carryin, size_t vl);
vint16m8_t __riscv_vadc_vvm_i16m8 (vint16m8_t op1, vint16m8_t op2, vbool2_t carryin, size_t vl);
vint32mf2_t __riscv_vadc_vvm_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t carryin, size_t vl);
vint32m1_t __riscv_vadc_vvm_i32m1 (vint32m1_t op1, vint32m1_t op2, vbool32_t carryin, size_t vl);
vint32m2_t __riscv_vadc_vvm_i32m2 (vint32m2_t op1, vint32m2_t op2, vbool16_t carryin, size_t vl);
vint32m4_t __riscv_vadc_vvm_i32m4 (vint32m4_t op1, vint32m4_t op2, vbool8_t carryin, size_t vl);
vint32m8_t __riscv_vadc_vvm_i32m8 (vint32m8_t op1, vint32m8_t op2, vbool4_t carryin, size_t vl);
vint64m1_t __riscv_vadc_vvm_i64m1 (vint64m1_t op1, vint64m1_t op2, vbool64_t carryin, size_t vl);
vint64m2_t __riscv_vadc_vvm_i64m2 (vint64m2_t op1, vint64m2_t op2, vbool32_t carryin, size_t vl);
vint64m4_t __riscv_vadc_vvm_i64m4 (vint64m4_t op1, vint64m4_t op2, vbool16_t carryin, size_t vl);
vint64m8_t __riscv_vadc_vvm_i64m8 (vint64m8_t op1, vint64m8_t op2, vbool8_t carryin, size_t vl);
vuint8mf8_t __riscv_vadc_vvm_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t carryin, size_t vl);
vuint8mf4_t __riscv_vadc_vvm_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t carryin, size_t vl);
vuint8mf2_t __riscv_vadc_vvm_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t carryin, size_t vl);
vuint8m1_t __riscv_vadc_vvm_u8m1 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t carryin, size_t vl);
vuint8m2_t __riscv_vadc_vvm_u8m2 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t carryin, size_t vl);
vuint8m4_t __riscv_vadc_vvm_u8m4 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t carryin, size_t vl);
vuint8m8_t __riscv_vadc_vvm_u8m8 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t carryin, size_t vl);
vuint16mf4_t __riscv_vadc_vvm_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t carryin, size_t vl);
vuint16mf2_t __riscv_vadc_vvm_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t carryin, size_t vl);
vuint16m1_t __riscv_vadc_vvm_u16m1 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t carryin, size_t vl);
vuint16m2_t __riscv_vadc_vvm_u16m2 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t carryin, size_t vl);
vuint16m4_t __riscv_vadc_vvm_u16m4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t carryin, size_t vl);
vuint16m8_t __riscv_vadc_vvm_u16m8 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t carryin, size_t vl);
vuint32mf2_t __riscv_vadc_vvm_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t carryin, size_t vl);
vuint32m1_t __riscv_vadc_vvm_u32m1 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t carryin, size_t vl);
vuint32m2_t __riscv_vadc_vvm_u32m2 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t carryin, size_t vl);
vuint32m4_t __riscv_vadc_vvm_u32m4 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t carryin, size_t vl);
vuint32m8_t __riscv_vadc_vvm_u32m8 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t carryin, size_t vl);
vuint64m1_t __riscv_vadc_vvm_u64m1 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t carryin, size_t vl);
vuint64m2_t __riscv_vadc_vvm_u64m2 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t carryin, size_t vl);
vuint64m4_t __riscv_vadc_vvm_u64m4 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t carryin, size_t vl);
vuint64m8_t __riscv_vadc_vvm_u64m8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t carryin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vadc_vxm">13.2. vadc.vxm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vadc.vxm   vd, vs2, rs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d9c0b3454888c48939c8a2915e142dc9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce sum with carry. vd[i] = vs2[i] + x[rs1] + v0.mask[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadc_vxm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadc_vxm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vadc_vxm_i8mf8 (vint8mf8_t op1, int8_t op2, vbool64_t carryin, size_t vl);
vint8mf4_t __riscv_vadc_vxm_i8mf4 (vint8mf4_t op1, int8_t op2, vbool32_t carryin, size_t vl);
vint8mf2_t __riscv_vadc_vxm_i8mf2 (vint8mf2_t op1, int8_t op2, vbool16_t carryin, size_t vl);
vint8m1_t __riscv_vadc_vxm_i8m1 (vint8m1_t op1, int8_t op2, vbool8_t carryin, size_t vl);
vint8m2_t __riscv_vadc_vxm_i8m2 (vint8m2_t op1, int8_t op2, vbool4_t carryin, size_t vl);
vint8m4_t __riscv_vadc_vxm_i8m4 (vint8m4_t op1, int8_t op2, vbool2_t carryin, size_t vl);
vint8m8_t __riscv_vadc_vxm_i8m8 (vint8m8_t op1, int8_t op2, vbool1_t carryin, size_t vl);
vint16mf4_t __riscv_vadc_vxm_i16mf4 (vint16mf4_t op1, int16_t op2, vbool64_t carryin, size_t vl);
vint16mf2_t __riscv_vadc_vxm_i16mf2 (vint16mf2_t op1, int16_t op2, vbool32_t carryin, size_t vl);
vint16m1_t __riscv_vadc_vxm_i16m1 (vint16m1_t op1, int16_t op2, vbool16_t carryin, size_t vl);
vint16m2_t __riscv_vadc_vxm_i16m2 (vint16m2_t op1, int16_t op2, vbool8_t carryin, size_t vl);
vint16m4_t __riscv_vadc_vxm_i16m4 (vint16m4_t op1, int16_t op2, vbool4_t carryin, size_t vl);
vint16m8_t __riscv_vadc_vxm_i16m8 (vint16m8_t op1, int16_t op2, vbool2_t carryin, size_t vl);
vint32mf2_t __riscv_vadc_vxm_i32mf2 (vint32mf2_t op1, int32_t op2, vbool64_t carryin, size_t vl);
vint32m1_t __riscv_vadc_vxm_i32m1 (vint32m1_t op1, int32_t op2, vbool32_t carryin, size_t vl);
vint32m2_t __riscv_vadc_vxm_i32m2 (vint32m2_t op1, int32_t op2, vbool16_t carryin, size_t vl);
vint32m4_t __riscv_vadc_vxm_i32m4 (vint32m4_t op1, int32_t op2, vbool8_t carryin, size_t vl);
vint32m8_t __riscv_vadc_vxm_i32m8 (vint32m8_t op1, int32_t op2, vbool4_t carryin, size_t vl);
vint64m1_t __riscv_vadc_vxm_i64m1 (vint64m1_t op1, int64_t op2, vbool64_t carryin, size_t vl);
vint64m2_t __riscv_vadc_vxm_i64m2 (vint64m2_t op1, int64_t op2, vbool32_t carryin, size_t vl);
vint64m4_t __riscv_vadc_vxm_i64m4 (vint64m4_t op1, int64_t op2, vbool16_t carryin, size_t vl);
vint64m8_t __riscv_vadc_vxm_i64m8 (vint64m8_t op1, int64_t op2, vbool8_t carryin, size_t vl);
vuint8mf8_t __riscv_vadc_vxm_u8mf8 (vuint8mf8_t op1, uint8_t op2, vbool64_t carryin, size_t vl);
vuint8mf4_t __riscv_vadc_vxm_u8mf4 (vuint8mf4_t op1, uint8_t op2, vbool32_t carryin, size_t vl);
vuint8mf2_t __riscv_vadc_vxm_u8mf2 (vuint8mf2_t op1, uint8_t op2, vbool16_t carryin, size_t vl);
vuint8m1_t __riscv_vadc_vxm_u8m1 (vuint8m1_t op1, uint8_t op2, vbool8_t carryin, size_t vl);
vuint8m2_t __riscv_vadc_vxm_u8m2 (vuint8m2_t op1, uint8_t op2, vbool4_t carryin, size_t vl);
vuint8m4_t __riscv_vadc_vxm_u8m4 (vuint8m4_t op1, uint8_t op2, vbool2_t carryin, size_t vl);
vuint8m8_t __riscv_vadc_vxm_u8m8 (vuint8m8_t op1, uint8_t op2, vbool1_t carryin, size_t vl);
vuint16mf4_t __riscv_vadc_vxm_u16mf4 (vuint16mf4_t op1, uint16_t op2, vbool64_t carryin, size_t vl);
vuint16mf2_t __riscv_vadc_vxm_u16mf2 (vuint16mf2_t op1, uint16_t op2, vbool32_t carryin, size_t vl);
vuint16m1_t __riscv_vadc_vxm_u16m1 (vuint16m1_t op1, uint16_t op2, vbool16_t carryin, size_t vl);
vuint16m2_t __riscv_vadc_vxm_u16m2 (vuint16m2_t op1, uint16_t op2, vbool8_t carryin, size_t vl);
vuint16m4_t __riscv_vadc_vxm_u16m4 (vuint16m4_t op1, uint16_t op2, vbool4_t carryin, size_t vl);
vuint16m8_t __riscv_vadc_vxm_u16m8 (vuint16m8_t op1, uint16_t op2, vbool2_t carryin, size_t vl);
vuint32mf2_t __riscv_vadc_vxm_u32mf2 (vuint32mf2_t op1, uint32_t op2, vbool64_t carryin, size_t vl);
vuint32m1_t __riscv_vadc_vxm_u32m1 (vuint32m1_t op1, uint32_t op2, vbool32_t carryin, size_t vl);
vuint32m2_t __riscv_vadc_vxm_u32m2 (vuint32m2_t op1, uint32_t op2, vbool16_t carryin, size_t vl);
vuint32m4_t __riscv_vadc_vxm_u32m4 (vuint32m4_t op1, uint32_t op2, vbool8_t carryin, size_t vl);
vuint32m8_t __riscv_vadc_vxm_u32m8 (vuint32m8_t op1, uint32_t op2, vbool4_t carryin, size_t vl);
vuint64m1_t __riscv_vadc_vxm_u64m1 (vuint64m1_t op1, uint64_t op2, vbool64_t carryin, size_t vl);
vuint64m2_t __riscv_vadc_vxm_u64m2 (vuint64m2_t op1, uint64_t op2, vbool32_t carryin, size_t vl);
vuint64m4_t __riscv_vadc_vxm_u64m4 (vuint64m4_t op1, uint64_t op2, vbool16_t carryin, size_t vl);
vuint64m8_t __riscv_vadc_vxm_u64m8 (vuint64m8_t op1, uint64_t op2, vbool8_t carryin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vadc_vim">13.3. vadc.vim</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vadc.vim   vd, vs2, imm, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-49459a920d2e8963dd2c04a07d7d3f69.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce sum with carry. vd[i] = vs2[i] + imm + v0.mask[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadc_vim.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vadc_vim.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadc_vvm">13.4. vmadc.vvm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadc.vvm   vd, vs2, vs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ff003e5e504004326dc10ba6a2fcca10.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce carry out in mask register format. vd.mask[i] = carry_out(vs2[i] + vs1[i] + v0.mask[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vvm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vvm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmadc_vvm_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vvm_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vvm_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, vbool2_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vvm_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, vbool1_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vvm_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vvm_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, vbool2_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vvm_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, vbool4_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, vbool8_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vvm_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vvm_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vvm_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vvm_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vvm_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vvm_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vvm_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vvm_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vvm_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vvm_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t carryin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadc_vxm">13.5. vmadc.vxm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadc.vxm   vd, vs2, rs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-639daf8a5a639541eb612595c57a7fc4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce carry out in mask register format. vd.mask[i] = carry_out(vs2[i] + x[rs1] + v0.mask[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vxm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vxm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmadc_vxm_i8mf8_b64 (vint8mf8_t op1, int8_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_i8mf4_b32 (vint8mf4_t op1, int8_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_i8mf2_b16 (vint8mf2_t op1, int8_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_i8m1_b8 (vint8m1_t op1, int8_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vxm_i8m2_b4 (vint8m2_t op1, int8_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vxm_i8m4_b2 (vint8m4_t op1, int8_t op2, vbool2_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vxm_i8m8_b1 (vint8m8_t op1, int8_t op2, vbool1_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_i16mf4_b64 (vint16mf4_t op1, int16_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_i16mf2_b32 (vint16mf2_t op1, int16_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_i16m1_b16 (vint16m1_t op1, int16_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_i16m2_b8 (vint16m2_t op1, int16_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vxm_i16m4_b4 (vint16m4_t op1, int16_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vxm_i16m8_b2 (vint16m8_t op1, int16_t op2, vbool2_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_i32mf2_b64 (vint32mf2_t op1, int32_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_i32m1_b32 (vint32m1_t op1, int32_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_i32m2_b16 (vint32m2_t op1, int32_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_i32m4_b8 (vint32m4_t op1, int32_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vxm_i32m8_b4 (vint32m8_t op1, int32_t op2, vbool4_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_i64m1_b64 (vint64m1_t op1, int64_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_i64m2_b32 (vint64m2_t op1, int64_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_i64m4_b16 (vint64m4_t op1, int64_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_i64m8_b8 (vint64m8_t op1, int64_t op2, vbool8_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_u8m1_b8 (vuint8m1_t op1, uint8_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vxm_u8m2_b4 (vuint8m2_t op1, uint8_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vxm_u8m4_b2 (vuint8m4_t op1, uint8_t op2, vbool2_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vxm_u8m8_b1 (vuint8m8_t op1, uint8_t op2, vbool1_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_u16m1_b16 (vuint16m1_t op1, uint16_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_u16m2_b8 (vuint16m2_t op1, uint16_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vxm_u16m4_b4 (vuint16m4_t op1, uint16_t op2, vbool4_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vxm_u16m8_b2 (vuint16m8_t op1, uint16_t op2, vbool2_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_u32m1_b32 (vuint32m1_t op1, uint32_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_u32m2_b16 (vuint32m2_t op1, uint32_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_u32m4_b8 (vuint32m4_t op1, uint32_t op2, vbool8_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vxm_u32m8_b4 (vuint32m8_t op1, uint32_t op2, vbool4_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vxm_u64m1_b64 (vuint64m1_t op1, uint64_t op2, vbool64_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vxm_u64m2_b32 (vuint64m2_t op1, uint64_t op2, vbool32_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vxm_u64m4_b16 (vuint64m4_t op1, uint64_t op2, vbool16_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vxm_u64m8_b8 (vuint64m8_t op1, uint64_t op2, vbool8_t carryin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadc_vim">13.6. vmadc.vim</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadc.vim   vd, vs2, imm, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c835dce07f44ca6c88fbb1afaa91db97.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce carry out in mask register format. vd.mask[i] = carry_out(vs2[i] + imm + v0.mask[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vim.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vim.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadc_vv">13.7. vmadc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadc.vv    vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8c6e1a26599f9795699bb9f07e7de4b8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce carry out in mask register format. vd.mask[i] = carry_out(vs2[i] + vs1[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmadc_vvm_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmadc_vvm_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vv_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmadc_vvm_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vv_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmadc_vvm_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, vbool1_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vv_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmadc_vvm_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vv_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmadc_vvm_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vv_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmadc_vvm_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vv_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmadc_vvm_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vv_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmadc_vvm_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vv_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmadc_vvm_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vv_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmadc_vvm_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vv_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmadc_vvm_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vv_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmadc_vvm_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vv_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vvm_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vv_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmadc_vvm_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vv_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmadc_vvm_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vv_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmadc_vvm_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vv_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadc_vx">13.8. vmadc.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadc.vx    vd, vs2, rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-03177081a534586a3112267b2a9aea48.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce carry out in mask register format. vd.mask[i] = carry_out(vs2[i] + x[rs1])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmadc_vxm_i8mf8_b64 (vint8mf8_t op1, int8_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_i8mf4_b32 (vint8mf4_t op1, int8_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_i8mf2_b16 (vint8mf2_t op1, int8_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_i8m1_b8 (vint8m1_t op1, int8_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmadc_vxm_i8m2_b4 (vint8m2_t op1, int8_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmadc_vxm_i8m4_b2 (vint8m4_t op1, int8_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmadc_vxm_i8m8_b1 (vint8m8_t op1, int8_t op2, vbool1_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_i16mf4_b64 (vint16mf4_t op1, int16_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_i16mf2_b32 (vint16mf2_t op1, int16_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_i16m1_b16 (vint16m1_t op1, int16_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_i16m2_b8 (vint16m2_t op1, int16_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmadc_vxm_i16m4_b4 (vint16m4_t op1, int16_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmadc_vxm_i16m8_b2 (vint16m8_t op1, int16_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_i32mf2_b64 (vint32mf2_t op1, int32_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_i32m1_b32 (vint32m1_t op1, int32_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_i32m2_b16 (vint32m2_t op1, int32_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_i32m4_b8 (vint32m4_t op1, int32_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmadc_vxm_i32m8_b4 (vint32m8_t op1, int32_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_i64m1_b64 (vint64m1_t op1, int64_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_i64m2_b32 (vint64m2_t op1, int64_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_i64m4_b16 (vint64m4_t op1, int64_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_i64m8_b8 (vint64m8_t op1, int64_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_u8m1_b8 (vuint8m1_t op1, uint8_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmadc_vxm_u8m2_b4 (vuint8m2_t op1, uint8_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmadc_vxm_u8m4_b2 (vuint8m4_t op1, uint8_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmadc_vxm_u8m8_b1 (vuint8m8_t op1, uint8_t op2, vbool1_t carryin, size_t vl);
vbool1_t __riscv_vmadc_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_u16m1_b16 (vuint16m1_t op1, uint16_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_u16m2_b8 (vuint16m2_t op1, uint16_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmadc_vxm_u16m4_b4 (vuint16m4_t op1, uint16_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmadc_vxm_u16m8_b2 (vuint16m8_t op1, uint16_t op2, vbool2_t carryin, size_t vl);
vbool2_t __riscv_vmadc_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_u32m1_b32 (vuint32m1_t op1, uint32_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_u32m2_b16 (vuint32m2_t op1, uint32_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_u32m4_b8 (vuint32m4_t op1, uint32_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmadc_vxm_u32m8_b4 (vuint32m8_t op1, uint32_t op2, vbool4_t carryin, size_t vl);
vbool4_t __riscv_vmadc_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmadc_vxm_u64m1_b64 (vuint64m1_t op1, uint64_t op2, vbool64_t carryin, size_t vl);
vbool64_t __riscv_vmadc_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmadc_vxm_u64m2_b32 (vuint64m2_t op1, uint64_t op2, vbool32_t carryin, size_t vl);
vbool32_t __riscv_vmadc_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmadc_vxm_u64m4_b16 (vuint64m4_t op1, uint64_t op2, vbool16_t carryin, size_t vl);
vbool16_t __riscv_vmadc_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmadc_vxm_u64m8_b8 (vuint64m8_t op1, uint64_t op2, vbool8_t carryin, size_t vl);
vbool8_t __riscv_vmadc_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadc_vi">13.9. vmadc.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadc.vi    vd, vs2, imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a68d8a157c3d5589183b49d9b5cbc7d1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce carry out in mask register format. vd.mask[i] = carry_out(vs2[i] + imm)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadc_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsbc_vvm">13.10. vsbc.vvm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsbc.vvm   vd, vs2, vs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e7adf8d90af926a756324b9b71d930c4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce difference with borrow. vd[i] = vs2[i] - vs1[i] - v0.mask[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsbc_vvm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsbc_vvm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsbc_vvm_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t borrowin, size_t vl);
vint8mf4_t __riscv_vsbc_vvm_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t borrowin, size_t vl);
vint8mf2_t __riscv_vsbc_vvm_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t borrowin, size_t vl);
vint8m1_t __riscv_vsbc_vvm_i8m1 (vint8m1_t op1, vint8m1_t op2, vbool8_t borrowin, size_t vl);
vint8m2_t __riscv_vsbc_vvm_i8m2 (vint8m2_t op1, vint8m2_t op2, vbool4_t borrowin, size_t vl);
vint8m4_t __riscv_vsbc_vvm_i8m4 (vint8m4_t op1, vint8m4_t op2, vbool2_t borrowin, size_t vl);
vint8m8_t __riscv_vsbc_vvm_i8m8 (vint8m8_t op1, vint8m8_t op2, vbool1_t borrowin, size_t vl);
vint16mf4_t __riscv_vsbc_vvm_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t borrowin, size_t vl);
vint16mf2_t __riscv_vsbc_vvm_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t borrowin, size_t vl);
vint16m1_t __riscv_vsbc_vvm_i16m1 (vint16m1_t op1, vint16m1_t op2, vbool16_t borrowin, size_t vl);
vint16m2_t __riscv_vsbc_vvm_i16m2 (vint16m2_t op1, vint16m2_t op2, vbool8_t borrowin, size_t vl);
vint16m4_t __riscv_vsbc_vvm_i16m4 (vint16m4_t op1, vint16m4_t op2, vbool4_t borrowin, size_t vl);
vint16m8_t __riscv_vsbc_vvm_i16m8 (vint16m8_t op1, vint16m8_t op2, vbool2_t borrowin, size_t vl);
vint32mf2_t __riscv_vsbc_vvm_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t borrowin, size_t vl);
vint32m1_t __riscv_vsbc_vvm_i32m1 (vint32m1_t op1, vint32m1_t op2, vbool32_t borrowin, size_t vl);
vint32m2_t __riscv_vsbc_vvm_i32m2 (vint32m2_t op1, vint32m2_t op2, vbool16_t borrowin, size_t vl);
vint32m4_t __riscv_vsbc_vvm_i32m4 (vint32m4_t op1, vint32m4_t op2, vbool8_t borrowin, size_t vl);
vint32m8_t __riscv_vsbc_vvm_i32m8 (vint32m8_t op1, vint32m8_t op2, vbool4_t borrowin, size_t vl);
vint64m1_t __riscv_vsbc_vvm_i64m1 (vint64m1_t op1, vint64m1_t op2, vbool64_t borrowin, size_t vl);
vint64m2_t __riscv_vsbc_vvm_i64m2 (vint64m2_t op1, vint64m2_t op2, vbool32_t borrowin, size_t vl);
vint64m4_t __riscv_vsbc_vvm_i64m4 (vint64m4_t op1, vint64m4_t op2, vbool16_t borrowin, size_t vl);
vint64m8_t __riscv_vsbc_vvm_i64m8 (vint64m8_t op1, vint64m8_t op2, vbool8_t borrowin, size_t vl);
vuint8mf8_t __riscv_vsbc_vvm_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t borrowin, size_t vl);
vuint8mf4_t __riscv_vsbc_vvm_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t borrowin, size_t vl);
vuint8mf2_t __riscv_vsbc_vvm_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t borrowin, size_t vl);
vuint8m1_t __riscv_vsbc_vvm_u8m1 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t borrowin, size_t vl);
vuint8m2_t __riscv_vsbc_vvm_u8m2 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t borrowin, size_t vl);
vuint8m4_t __riscv_vsbc_vvm_u8m4 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t borrowin, size_t vl);
vuint8m8_t __riscv_vsbc_vvm_u8m8 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t borrowin, size_t vl);
vuint16mf4_t __riscv_vsbc_vvm_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t borrowin, size_t vl);
vuint16mf2_t __riscv_vsbc_vvm_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t borrowin, size_t vl);
vuint16m1_t __riscv_vsbc_vvm_u16m1 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t borrowin, size_t vl);
vuint16m2_t __riscv_vsbc_vvm_u16m2 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t borrowin, size_t vl);
vuint16m4_t __riscv_vsbc_vvm_u16m4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t borrowin, size_t vl);
vuint16m8_t __riscv_vsbc_vvm_u16m8 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t borrowin, size_t vl);
vuint32mf2_t __riscv_vsbc_vvm_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t borrowin, size_t vl);
vuint32m1_t __riscv_vsbc_vvm_u32m1 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t borrowin, size_t vl);
vuint32m2_t __riscv_vsbc_vvm_u32m2 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t borrowin, size_t vl);
vuint32m4_t __riscv_vsbc_vvm_u32m4 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t borrowin, size_t vl);
vuint32m8_t __riscv_vsbc_vvm_u32m8 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t borrowin, size_t vl);
vuint64m1_t __riscv_vsbc_vvm_u64m1 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t borrowin, size_t vl);
vuint64m2_t __riscv_vsbc_vvm_u64m2 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t borrowin, size_t vl);
vuint64m4_t __riscv_vsbc_vvm_u64m4 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t borrowin, size_t vl);
vuint64m8_t __riscv_vsbc_vvm_u64m8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t borrowin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsbc_vxm">13.11. vsbc.vxm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsbc.vxm   vd, vs2, rs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a869f83dd860b05bfbc191a41c3b97b8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce difference with borrow. vd[i] = vs2[i] - x[rs1] - v0.mask[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsbc_vxm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsbc_vxm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsbc_vxm_i8mf8 (vint8mf8_t op1, int8_t op2, vbool64_t borrowin, size_t vl);
vint8mf4_t __riscv_vsbc_vxm_i8mf4 (vint8mf4_t op1, int8_t op2, vbool32_t borrowin, size_t vl);
vint8mf2_t __riscv_vsbc_vxm_i8mf2 (vint8mf2_t op1, int8_t op2, vbool16_t borrowin, size_t vl);
vint8m1_t __riscv_vsbc_vxm_i8m1 (vint8m1_t op1, int8_t op2, vbool8_t borrowin, size_t vl);
vint8m2_t __riscv_vsbc_vxm_i8m2 (vint8m2_t op1, int8_t op2, vbool4_t borrowin, size_t vl);
vint8m4_t __riscv_vsbc_vxm_i8m4 (vint8m4_t op1, int8_t op2, vbool2_t borrowin, size_t vl);
vint8m8_t __riscv_vsbc_vxm_i8m8 (vint8m8_t op1, int8_t op2, vbool1_t borrowin, size_t vl);
vint16mf4_t __riscv_vsbc_vxm_i16mf4 (vint16mf4_t op1, int16_t op2, vbool64_t borrowin, size_t vl);
vint16mf2_t __riscv_vsbc_vxm_i16mf2 (vint16mf2_t op1, int16_t op2, vbool32_t borrowin, size_t vl);
vint16m1_t __riscv_vsbc_vxm_i16m1 (vint16m1_t op1, int16_t op2, vbool16_t borrowin, size_t vl);
vint16m2_t __riscv_vsbc_vxm_i16m2 (vint16m2_t op1, int16_t op2, vbool8_t borrowin, size_t vl);
vint16m4_t __riscv_vsbc_vxm_i16m4 (vint16m4_t op1, int16_t op2, vbool4_t borrowin, size_t vl);
vint16m8_t __riscv_vsbc_vxm_i16m8 (vint16m8_t op1, int16_t op2, vbool2_t borrowin, size_t vl);
vint32mf2_t __riscv_vsbc_vxm_i32mf2 (vint32mf2_t op1, int32_t op2, vbool64_t borrowin, size_t vl);
vint32m1_t __riscv_vsbc_vxm_i32m1 (vint32m1_t op1, int32_t op2, vbool32_t borrowin, size_t vl);
vint32m2_t __riscv_vsbc_vxm_i32m2 (vint32m2_t op1, int32_t op2, vbool16_t borrowin, size_t vl);
vint32m4_t __riscv_vsbc_vxm_i32m4 (vint32m4_t op1, int32_t op2, vbool8_t borrowin, size_t vl);
vint32m8_t __riscv_vsbc_vxm_i32m8 (vint32m8_t op1, int32_t op2, vbool4_t borrowin, size_t vl);
vint64m1_t __riscv_vsbc_vxm_i64m1 (vint64m1_t op1, int64_t op2, vbool64_t borrowin, size_t vl);
vint64m2_t __riscv_vsbc_vxm_i64m2 (vint64m2_t op1, int64_t op2, vbool32_t borrowin, size_t vl);
vint64m4_t __riscv_vsbc_vxm_i64m4 (vint64m4_t op1, int64_t op2, vbool16_t borrowin, size_t vl);
vint64m8_t __riscv_vsbc_vxm_i64m8 (vint64m8_t op1, int64_t op2, vbool8_t borrowin, size_t vl);
vuint8mf8_t __riscv_vsbc_vxm_u8mf8 (vuint8mf8_t op1, uint8_t op2, vbool64_t borrowin, size_t vl);
vuint8mf4_t __riscv_vsbc_vxm_u8mf4 (vuint8mf4_t op1, uint8_t op2, vbool32_t borrowin, size_t vl);
vuint8mf2_t __riscv_vsbc_vxm_u8mf2 (vuint8mf2_t op1, uint8_t op2, vbool16_t borrowin, size_t vl);
vuint8m1_t __riscv_vsbc_vxm_u8m1 (vuint8m1_t op1, uint8_t op2, vbool8_t borrowin, size_t vl);
vuint8m2_t __riscv_vsbc_vxm_u8m2 (vuint8m2_t op1, uint8_t op2, vbool4_t borrowin, size_t vl);
vuint8m4_t __riscv_vsbc_vxm_u8m4 (vuint8m4_t op1, uint8_t op2, vbool2_t borrowin, size_t vl);
vuint8m8_t __riscv_vsbc_vxm_u8m8 (vuint8m8_t op1, uint8_t op2, vbool1_t borrowin, size_t vl);
vuint16mf4_t __riscv_vsbc_vxm_u16mf4 (vuint16mf4_t op1, uint16_t op2, vbool64_t borrowin, size_t vl);
vuint16mf2_t __riscv_vsbc_vxm_u16mf2 (vuint16mf2_t op1, uint16_t op2, vbool32_t borrowin, size_t vl);
vuint16m1_t __riscv_vsbc_vxm_u16m1 (vuint16m1_t op1, uint16_t op2, vbool16_t borrowin, size_t vl);
vuint16m2_t __riscv_vsbc_vxm_u16m2 (vuint16m2_t op1, uint16_t op2, vbool8_t borrowin, size_t vl);
vuint16m4_t __riscv_vsbc_vxm_u16m4 (vuint16m4_t op1, uint16_t op2, vbool4_t borrowin, size_t vl);
vuint16m8_t __riscv_vsbc_vxm_u16m8 (vuint16m8_t op1, uint16_t op2, vbool2_t borrowin, size_t vl);
vuint32mf2_t __riscv_vsbc_vxm_u32mf2 (vuint32mf2_t op1, uint32_t op2, vbool64_t borrowin, size_t vl);
vuint32m1_t __riscv_vsbc_vxm_u32m1 (vuint32m1_t op1, uint32_t op2, vbool32_t borrowin, size_t vl);
vuint32m2_t __riscv_vsbc_vxm_u32m2 (vuint32m2_t op1, uint32_t op2, vbool16_t borrowin, size_t vl);
vuint32m4_t __riscv_vsbc_vxm_u32m4 (vuint32m4_t op1, uint32_t op2, vbool8_t borrowin, size_t vl);
vuint32m8_t __riscv_vsbc_vxm_u32m8 (vuint32m8_t op1, uint32_t op2, vbool4_t borrowin, size_t vl);
vuint64m1_t __riscv_vsbc_vxm_u64m1 (vuint64m1_t op1, uint64_t op2, vbool64_t borrowin, size_t vl);
vuint64m2_t __riscv_vsbc_vxm_u64m2 (vuint64m2_t op1, uint64_t op2, vbool32_t borrowin, size_t vl);
vuint64m4_t __riscv_vsbc_vxm_u64m4 (vuint64m4_t op1, uint64_t op2, vbool16_t borrowin, size_t vl);
vuint64m8_t __riscv_vsbc_vxm_u64m8 (vuint64m8_t op1, uint64_t op2, vbool8_t borrowin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsbc_vvm">13.12. vmsbc.vvm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsbc.vvm   vd, vs2, vs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6c25697bb78fdc1305f18e9eb84e79ae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce borrow out in mask register format. vd.mask[i] = borrow_out(vs2[i] - vs1[i] - v0.mask[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vvm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vvm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsbc_vvm_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vvm_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vvm_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, vbool2_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vvm_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, vbool1_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vvm_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vvm_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, vbool2_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vvm_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, vbool4_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, vbool8_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vvm_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vvm_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vvm_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vvm_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vvm_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vvm_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t borrowin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsbc_vxm">13.13. vmsbc.vxm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsbc.vxm   vd, vs2, rs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9fb5feb5dd1ad20ed4ccb01ffc4aa6a6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce borrow out in mask register format. vd.mask[i] = borrow_out(vs2[i] - x[rs1] - v0.mask[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vxm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vxm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsbc_vxm_i8mf8_b64 (vint8mf8_t op1, int8_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i8mf4_b32 (vint8mf4_t op1, int8_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i8mf2_b16 (vint8mf2_t op1, int8_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i8m1_b8 (vint8m1_t op1, int8_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vxm_i8m2_b4 (vint8m2_t op1, int8_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vxm_i8m4_b2 (vint8m4_t op1, int8_t op2, vbool2_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vxm_i8m8_b1 (vint8m8_t op1, int8_t op2, vbool1_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_i16mf4_b64 (vint16mf4_t op1, int16_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i16mf2_b32 (vint16mf2_t op1, int16_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i16m1_b16 (vint16m1_t op1, int16_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i16m2_b8 (vint16m2_t op1, int16_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vxm_i16m4_b4 (vint16m4_t op1, int16_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vxm_i16m8_b2 (vint16m8_t op1, int16_t op2, vbool2_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_i32mf2_b64 (vint32mf2_t op1, int32_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i32m1_b32 (vint32m1_t op1, int32_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i32m2_b16 (vint32m2_t op1, int32_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i32m4_b8 (vint32m4_t op1, int32_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vxm_i32m8_b4 (vint32m8_t op1, int32_t op2, vbool4_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_i64m1_b64 (vint64m1_t op1, int64_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i64m2_b32 (vint64m2_t op1, int64_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i64m4_b16 (vint64m4_t op1, int64_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i64m8_b8 (vint64m8_t op1, int64_t op2, vbool8_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u8m1_b8 (vuint8m1_t op1, uint8_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vxm_u8m2_b4 (vuint8m2_t op1, uint8_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vxm_u8m4_b2 (vuint8m4_t op1, uint8_t op2, vbool2_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vxm_u8m8_b1 (vuint8m8_t op1, uint8_t op2, vbool1_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u16m1_b16 (vuint16m1_t op1, uint16_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u16m2_b8 (vuint16m2_t op1, uint16_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vxm_u16m4_b4 (vuint16m4_t op1, uint16_t op2, vbool4_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vxm_u16m8_b2 (vuint16m8_t op1, uint16_t op2, vbool2_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u32m1_b32 (vuint32m1_t op1, uint32_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u32m2_b16 (vuint32m2_t op1, uint32_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u32m4_b8 (vuint32m4_t op1, uint32_t op2, vbool8_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vxm_u32m8_b4 (vuint32m8_t op1, uint32_t op2, vbool4_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u64m1_b64 (vuint64m1_t op1, uint64_t op2, vbool64_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u64m2_b32 (vuint64m2_t op1, uint64_t op2, vbool32_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u64m4_b16 (vuint64m4_t op1, uint64_t op2, vbool16_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u64m8_b8 (vuint64m8_t op1, uint64_t op2, vbool8_t borrowin, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsbc_vv">13.14. vmsbc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsbc.vv    vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0cc85e6b502cc2ab52b25308ec99e95a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce borrow out in mask register format. vd.mask[i] = borrow_out(vs2[i] - vs1[i])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsbc_vvm_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vvm_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vv_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vvm_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vv_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsbc_vvm_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, vbool1_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vv_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vvm_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vv_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vvm_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vv_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vvm_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vv_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vvm_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vv_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vvm_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vv_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsbc_vvm_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vv_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vvm_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vv_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vvm_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vv_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vvm_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vv_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vvm_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vv_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vvm_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vv_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vvm_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vv_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vvm_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vv_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsbc_vx">13.15. vmsbc.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsbc.vx    vd, vs2, rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cbc9bdb83e56d3d22f0767198fefc9f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce borrow out in mask register format. vd.mask[i] = borrow_out(vs2[i] - x[rs1])</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbc_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsbc_vxm_i8mf8_b64 (vint8mf8_t op1, int8_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i8mf4_b32 (vint8mf4_t op1, int8_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i8mf2_b16 (vint8mf2_t op1, int8_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i8m1_b8 (vint8m1_t op1, int8_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vxm_i8m2_b4 (vint8m2_t op1, int8_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vxm_i8m4_b2 (vint8m4_t op1, int8_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsbc_vxm_i8m8_b1 (vint8m8_t op1, int8_t op2, vbool1_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_i16mf4_b64 (vint16mf4_t op1, int16_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i16mf2_b32 (vint16mf2_t op1, int16_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i16m1_b16 (vint16m1_t op1, int16_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i16m2_b8 (vint16m2_t op1, int16_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vxm_i16m4_b4 (vint16m4_t op1, int16_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vxm_i16m8_b2 (vint16m8_t op1, int16_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_i32mf2_b64 (vint32mf2_t op1, int32_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i32m1_b32 (vint32m1_t op1, int32_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i32m2_b16 (vint32m2_t op1, int32_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i32m4_b8 (vint32m4_t op1, int32_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vxm_i32m8_b4 (vint32m8_t op1, int32_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_i64m1_b64 (vint64m1_t op1, int64_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_i64m2_b32 (vint64m2_t op1, int64_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_i64m4_b16 (vint64m4_t op1, int64_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_i64m8_b8 (vint64m8_t op1, int64_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u8m1_b8 (vuint8m1_t op1, uint8_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vxm_u8m2_b4 (vuint8m2_t op1, uint8_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vxm_u8m4_b2 (vuint8m4_t op1, uint8_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsbc_vxm_u8m8_b1 (vuint8m8_t op1, uint8_t op2, vbool1_t borrowin, size_t vl);
vbool1_t __riscv_vmsbc_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u16m1_b16 (vuint16m1_t op1, uint16_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u16m2_b8 (vuint16m2_t op1, uint16_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vxm_u16m4_b4 (vuint16m4_t op1, uint16_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsbc_vxm_u16m8_b2 (vuint16m8_t op1, uint16_t op2, vbool2_t borrowin, size_t vl);
vbool2_t __riscv_vmsbc_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u32m1_b32 (vuint32m1_t op1, uint32_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u32m2_b16 (vuint32m2_t op1, uint32_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u32m4_b8 (vuint32m4_t op1, uint32_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsbc_vxm_u32m8_b4 (vuint32m8_t op1, uint32_t op2, vbool4_t borrowin, size_t vl);
vbool4_t __riscv_vmsbc_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsbc_vxm_u64m1_b64 (vuint64m1_t op1, uint64_t op2, vbool64_t borrowin, size_t vl);
vbool64_t __riscv_vmsbc_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsbc_vxm_u64m2_b32 (vuint64m2_t op1, uint64_t op2, vbool32_t borrowin, size_t vl);
vbool32_t __riscv_vmsbc_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsbc_vxm_u64m4_b16 (vuint64m4_t op1, uint64_t op2, vbool16_t borrowin, size_t vl);
vbool16_t __riscv_vmsbc_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsbc_vxm_u64m8_b8 (vuint64m8_t op1, uint64_t op2, vbool8_t borrowin, size_t vl);
vbool8_t __riscv_vmsbc_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_bitwise_logical_instructions">14. Vector Bitwise Logical Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vand_vv">14.1. vand.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vand.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0b54a648130c875cb05eeb6133b6ec11.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vand_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vand_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vand_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vand_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vand_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vand_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vand_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vand_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vand_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vand_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vand_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vand_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vand_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vand_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vand_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vand_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vand_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vand_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vand_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vand_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vand_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vand_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vand_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vand_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vand_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vand_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vand_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vand_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vand_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vand_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vand_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vand_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vand_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vand_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vand_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vand_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vand_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vand_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vand_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vand_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vand_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vand_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vand_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vand_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vand_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vand_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vand_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vand_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vand_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vand_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vand_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vand_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vand_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vand_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vand_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vand_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vand_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vand_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vand_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vand_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vand_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vand_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vand_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vand_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vand_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vand_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vand_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vand_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vand_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vand_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vand_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vand_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vand_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vand_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vand_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vand_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vand_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vand_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vand_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vand_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vand_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vand_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vand_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vand_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vand_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vand_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vand_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vand_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vand_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vand_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vand_vx">14.2. vand.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vand.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-45d2d100773ebe390f079f2ed8730f76.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vand_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vand_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vand_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vand_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vand_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vand_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vand_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vand_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vand_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vand_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vand_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vand_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vand_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vand_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vand_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vand_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vand_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vand_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vand_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vand_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vand_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vand_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vand_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vand_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vand_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vand_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vand_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vand_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vand_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vand_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vand_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vand_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vand_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vand_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vand_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vand_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vand_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vand_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vand_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vand_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vand_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vand_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vand_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vand_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vand_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vand_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vand_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vand_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vand_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vand_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vand_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vand_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vand_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vand_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vand_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vand_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vand_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vand_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vand_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vand_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vand_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vand_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vand_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vand_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vand_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vand_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vand_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vand_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vand_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vand_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vand_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vand_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vand_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vand_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vand_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vand_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vand_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vand_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vand_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vand_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vand_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vand_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vand_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vand_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vand_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vand_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vand_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vand_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vand_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vand_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vand_vi">14.3. vand.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vand.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4716ef35f2ed5f9372a54537f6c6c6f8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vand_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vand_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vor_vv">14.4. vor.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vor.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-46a502b65a0a1ffd4de8e3ef24bac56b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vor_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vor_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vor_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vor_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vor_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vor_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vor_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vor_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vor_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vor_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vor_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vor_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vor_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vor_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vor_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vor_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vor_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vor_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vor_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vor_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vor_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vor_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vor_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vor_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vor_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vor_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vor_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vor_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vor_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vor_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vor_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vor_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vor_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vor_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vor_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vor_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vor_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vor_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vor_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vor_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vor_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vor_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vor_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vor_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vor_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vor_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vor_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vor_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vor_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vor_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vor_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vor_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vor_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vor_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vor_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vor_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vor_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vor_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vor_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vor_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vor_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vor_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vor_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vor_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vor_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vor_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vor_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vor_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vor_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vor_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vor_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vor_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vor_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vor_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vor_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vor_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vor_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vor_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vor_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vor_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vor_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vor_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vor_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vor_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vor_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vor_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vor_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vor_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vor_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vor_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vor_vx">14.5. vor.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vor.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-fa995a646ee0a39a613b628ed3f8e83b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vor_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vor_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vor_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vor_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vor_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vor_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vor_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vor_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vor_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vor_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vor_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vor_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vor_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vor_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vor_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vor_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vor_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vor_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vor_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vor_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vor_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vor_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vor_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vor_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vor_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vor_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vor_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vor_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vor_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vor_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vor_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vor_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vor_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vor_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vor_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vor_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vor_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vor_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vor_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vor_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vor_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vor_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vor_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vor_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vor_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vor_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vor_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vor_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vor_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vor_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vor_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vor_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vor_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vor_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vor_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vor_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vor_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vor_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vor_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vor_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vor_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vor_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vor_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vor_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vor_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vor_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vor_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vor_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vor_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vor_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vor_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vor_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vor_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vor_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vor_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vor_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vor_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vor_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vor_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vor_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vor_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vor_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vor_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vor_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vor_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vor_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vor_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vor_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vor_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vor_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vor_vi">14.6. vor.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vor.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ab9954af3682f402117041a9469f45c0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vor_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vor_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vxor_vv">14.7. vxor.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vxor.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-38b6ba8d4999b0702a1b0cd44fa8cd28.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vxor_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vxor_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vxor_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vxor_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vxor_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vxor_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vxor_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vxor_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vxor_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vxor_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vxor_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vxor_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vxor_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vxor_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vxor_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vxor_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vxor_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vxor_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vxor_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vxor_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vxor_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vxor_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vxor_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vxor_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vxor_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vxor_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vxor_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vxor_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vxor_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vxor_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vxor_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vxor_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vxor_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vxor_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vxor_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vxor_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vxor_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vxor_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vxor_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vxor_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vxor_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vxor_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vxor_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vxor_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vxor_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vxor_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vxor_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vxor_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vxor_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vxor_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vxor_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vxor_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vxor_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vxor_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vxor_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vxor_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vxor_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vxor_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vxor_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vxor_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vxor_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vxor_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vxor_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vxor_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vxor_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vxor_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vxor_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vxor_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vxor_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vxor_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vxor_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vxor_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vxor_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vxor_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vxor_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vxor_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vxor_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vxor_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vxor_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vxor_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vxor_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vxor_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vxor_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vxor_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vxor_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vxor_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vxor_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vxor_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vxor_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vxor_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vxor_vx">14.8. vxor.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vxor.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f6fb6ca6620b46f4254440bb83edbb0f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vxor_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vxor_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vxor_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vxor_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vxor_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vxor_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vxor_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vxor_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vxor_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vxor_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vxor_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vxor_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vxor_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vxor_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vxor_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vxor_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vxor_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vxor_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vxor_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vxor_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vxor_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vxor_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vxor_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vxor_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vxor_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vxor_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vxor_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vxor_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vxor_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vxor_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vxor_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vxor_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vxor_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vxor_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vxor_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vxor_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vxor_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vxor_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vxor_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vxor_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vxor_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vxor_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vxor_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vxor_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vxor_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vxor_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vxor_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vxor_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vxor_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vxor_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vxor_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vxor_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vxor_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vxor_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vxor_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vxor_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vxor_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vxor_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vxor_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vxor_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vxor_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vxor_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vxor_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vxor_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vxor_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vxor_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vxor_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vxor_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vxor_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vxor_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vxor_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vxor_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vxor_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vxor_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vxor_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vxor_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vxor_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vxor_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vxor_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vxor_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vxor_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vxor_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vxor_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vxor_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vxor_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vxor_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vxor_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vxor_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vxor_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vxor_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vxor_vi">14.9. vxor.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vxor.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7d4059fa0d0ffc0b432e77b6f295b30b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bitwise logical operations, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vxor_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vxor_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_single_width_shift_instructions">14.10. Vector Single-Width Shift Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsll_vv">14.11. vsll.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsll.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-68becd90a5f9a3b0fc1d412aaa285534.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsll_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsll_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsll_vv_i8mf8 (vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf4_t __riscv_vsll_vv_i8mf4 (vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf2_t __riscv_vsll_vv_i8mf2 (vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8m1_t __riscv_vsll_vv_i8m1 (vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m2_t __riscv_vsll_vv_i8m2 (vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m4_t __riscv_vsll_vv_i8m4 (vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m8_t __riscv_vsll_vv_i8m8 (vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint16mf4_t __riscv_vsll_vv_i16mf4 (vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf2_t __riscv_vsll_vv_i16mf2 (vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16m1_t __riscv_vsll_vv_i16m1 (vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m2_t __riscv_vsll_vv_i16m2 (vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m4_t __riscv_vsll_vv_i16m4 (vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m8_t __riscv_vsll_vv_i16m8 (vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint32mf2_t __riscv_vsll_vv_i32mf2 (vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32m1_t __riscv_vsll_vv_i32m1 (vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m2_t __riscv_vsll_vv_i32m2 (vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m4_t __riscv_vsll_vv_i32m4 (vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m8_t __riscv_vsll_vv_i32m8 (vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint64m1_t __riscv_vsll_vv_i64m1 (vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m2_t __riscv_vsll_vv_i64m2 (vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m4_t __riscv_vsll_vv_i64m4 (vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m8_t __riscv_vsll_vv_i64m8 (vint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint8mf8_t __riscv_vsll_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf4_t __riscv_vsll_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf2_t __riscv_vsll_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8m1_t __riscv_vsll_vv_u8m1 (vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m2_t __riscv_vsll_vv_u8m2 (vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m4_t __riscv_vsll_vv_u8m4 (vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m8_t __riscv_vsll_vv_u8m8 (vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint16mf4_t __riscv_vsll_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf2_t __riscv_vsll_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16m1_t __riscv_vsll_vv_u16m1 (vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m2_t __riscv_vsll_vv_u16m2 (vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m4_t __riscv_vsll_vv_u16m4 (vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m8_t __riscv_vsll_vv_u16m8 (vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint32mf2_t __riscv_vsll_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32m1_t __riscv_vsll_vv_u32m1 (vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m2_t __riscv_vsll_vv_u32m2 (vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m4_t __riscv_vsll_vv_u32m4 (vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m8_t __riscv_vsll_vv_u32m8 (vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint64m1_t __riscv_vsll_vv_u64m1 (vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m2_t __riscv_vsll_vv_u64m2 (vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m4_t __riscv_vsll_vv_u64m4 (vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m8_t __riscv_vsll_vv_u64m8 (vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vint8mf8_t __riscv_vsll_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf4_t __riscv_vsll_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf2_t __riscv_vsll_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8m1_t __riscv_vsll_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m2_t __riscv_vsll_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m4_t __riscv_vsll_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m8_t __riscv_vsll_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint16mf4_t __riscv_vsll_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf2_t __riscv_vsll_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16m1_t __riscv_vsll_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m2_t __riscv_vsll_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m4_t __riscv_vsll_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m8_t __riscv_vsll_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint32mf2_t __riscv_vsll_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32m1_t __riscv_vsll_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m2_t __riscv_vsll_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m4_t __riscv_vsll_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m8_t __riscv_vsll_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint64m1_t __riscv_vsll_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m2_t __riscv_vsll_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m4_t __riscv_vsll_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m8_t __riscv_vsll_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint8mf8_t __riscv_vsll_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf4_t __riscv_vsll_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf2_t __riscv_vsll_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8m1_t __riscv_vsll_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m2_t __riscv_vsll_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m4_t __riscv_vsll_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m8_t __riscv_vsll_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint16mf4_t __riscv_vsll_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf2_t __riscv_vsll_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16m1_t __riscv_vsll_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m2_t __riscv_vsll_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m4_t __riscv_vsll_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m8_t __riscv_vsll_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint32mf2_t __riscv_vsll_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32m1_t __riscv_vsll_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m2_t __riscv_vsll_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m4_t __riscv_vsll_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m8_t __riscv_vsll_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint64m1_t __riscv_vsll_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m2_t __riscv_vsll_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m4_t __riscv_vsll_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m8_t __riscv_vsll_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsll_vx">14.12. vsll.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsll.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-14fa8c193d4774c81b8d6f83b9746f73.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsll_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsll_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsll_vx_i8mf8 (vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vsll_vx_i8mf4 (vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vsll_vx_i8mf2 (vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vsll_vx_i8m1 (vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vsll_vx_i8m2 (vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vsll_vx_i8m4 (vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vsll_vx_i8m8 (vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vsll_vx_i16mf4 (vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vsll_vx_i16mf2 (vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vsll_vx_i16m1 (vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vsll_vx_i16m2 (vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vsll_vx_i16m4 (vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vsll_vx_i16m8 (vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vsll_vx_i32mf2 (vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vsll_vx_i32m1 (vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vsll_vx_i32m2 (vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vsll_vx_i32m4 (vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vsll_vx_i32m8 (vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vsll_vx_i64m1 (vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vsll_vx_i64m2 (vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vsll_vx_i64m4 (vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vsll_vx_i64m8 (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vsll_vx_u8mf8 (vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vsll_vx_u8mf4 (vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vsll_vx_u8mf2 (vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vsll_vx_u8m1 (vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vsll_vx_u8m2 (vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vsll_vx_u8m4 (vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vsll_vx_u8m8 (vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vsll_vx_u16mf4 (vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vsll_vx_u16mf2 (vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vsll_vx_u16m1 (vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vsll_vx_u16m2 (vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vsll_vx_u16m4 (vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vsll_vx_u16m8 (vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vsll_vx_u32mf2 (vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vsll_vx_u32m1 (vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vsll_vx_u32m2 (vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vsll_vx_u32m4 (vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vsll_vx_u32m8 (vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vsll_vx_u64m1 (vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vsll_vx_u64m2 (vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vsll_vx_u64m4 (vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vsll_vx_u64m8 (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vsll_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vsll_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vsll_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vsll_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vsll_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vsll_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vsll_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vsll_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vsll_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vsll_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vsll_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vsll_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vsll_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vsll_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vsll_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vsll_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vsll_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vsll_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vsll_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vsll_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vsll_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vsll_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vsll_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vsll_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vsll_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vsll_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vsll_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vsll_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vsll_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vsll_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vsll_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vsll_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vsll_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vsll_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vsll_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vsll_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vsll_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vsll_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vsll_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vsll_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vsll_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vsll_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vsll_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vsll_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsll_vi">14.13. vsll.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsll.vi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d09712734bbfc1a7965aea9ecb332716.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsll_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsll_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsrl_vv">14.14. vsrl.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsrl.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4af52e8f805cc4ee4a9a8404a0ecf9b4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsrl_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsrl_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vsrl_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf4_t __riscv_vsrl_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf2_t __riscv_vsrl_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8m1_t __riscv_vsrl_vv_u8m1 (vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m2_t __riscv_vsrl_vv_u8m2 (vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m4_t __riscv_vsrl_vv_u8m4 (vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m8_t __riscv_vsrl_vv_u8m8 (vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint16mf4_t __riscv_vsrl_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf2_t __riscv_vsrl_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16m1_t __riscv_vsrl_vv_u16m1 (vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m2_t __riscv_vsrl_vv_u16m2 (vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m4_t __riscv_vsrl_vv_u16m4 (vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m8_t __riscv_vsrl_vv_u16m8 (vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint32mf2_t __riscv_vsrl_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32m1_t __riscv_vsrl_vv_u32m1 (vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m2_t __riscv_vsrl_vv_u32m2 (vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m4_t __riscv_vsrl_vv_u32m4 (vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m8_t __riscv_vsrl_vv_u32m8 (vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint64m1_t __riscv_vsrl_vv_u64m1 (vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m2_t __riscv_vsrl_vv_u64m2 (vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m4_t __riscv_vsrl_vv_u64m4 (vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m8_t __riscv_vsrl_vv_u64m8 (vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint8mf8_t __riscv_vsrl_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf4_t __riscv_vsrl_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf2_t __riscv_vsrl_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8m1_t __riscv_vsrl_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m2_t __riscv_vsrl_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m4_t __riscv_vsrl_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m8_t __riscv_vsrl_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint16mf4_t __riscv_vsrl_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf2_t __riscv_vsrl_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16m1_t __riscv_vsrl_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m2_t __riscv_vsrl_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m4_t __riscv_vsrl_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m8_t __riscv_vsrl_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint32mf2_t __riscv_vsrl_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32m1_t __riscv_vsrl_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m2_t __riscv_vsrl_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m4_t __riscv_vsrl_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m8_t __riscv_vsrl_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint64m1_t __riscv_vsrl_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m2_t __riscv_vsrl_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m4_t __riscv_vsrl_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m8_t __riscv_vsrl_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsrl_vx">14.15. vsrl.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsrl.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-83af2138fd093cbe02b540bd14b355aa.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsrl_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsrl_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vsrl_vx_u8mf8 (vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vsrl_vx_u8mf4 (vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vsrl_vx_u8mf2 (vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vsrl_vx_u8m1 (vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vsrl_vx_u8m2 (vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vsrl_vx_u8m4 (vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vsrl_vx_u8m8 (vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vsrl_vx_u16mf4 (vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vsrl_vx_u16mf2 (vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vsrl_vx_u16m1 (vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vsrl_vx_u16m2 (vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vsrl_vx_u16m4 (vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vsrl_vx_u16m8 (vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vsrl_vx_u32mf2 (vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vsrl_vx_u32m1 (vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vsrl_vx_u32m2 (vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vsrl_vx_u32m4 (vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vsrl_vx_u32m8 (vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vsrl_vx_u64m1 (vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vsrl_vx_u64m2 (vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vsrl_vx_u64m4 (vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vsrl_vx_u64m8 (vuint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vsrl_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vsrl_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vsrl_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vsrl_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vsrl_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vsrl_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vsrl_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vsrl_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vsrl_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vsrl_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vsrl_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vsrl_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vsrl_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vsrl_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vsrl_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vsrl_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vsrl_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vsrl_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vsrl_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vsrl_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vsrl_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vsrl_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsrl_vi">14.16. vsrl.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsrl.vi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2d34fdd4ff8f16d53b24296458b0a45c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsrl_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsrl_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsra_vv">14.17. vsra.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsra.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3d475c49407c40c4f2f595642b16e6ec.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsra_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsra_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsra_vv_i8mf8 (vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf4_t __riscv_vsra_vv_i8mf4 (vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf2_t __riscv_vsra_vv_i8mf2 (vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8m1_t __riscv_vsra_vv_i8m1 (vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m2_t __riscv_vsra_vv_i8m2 (vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m4_t __riscv_vsra_vv_i8m4 (vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m8_t __riscv_vsra_vv_i8m8 (vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint16mf4_t __riscv_vsra_vv_i16mf4 (vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf2_t __riscv_vsra_vv_i16mf2 (vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16m1_t __riscv_vsra_vv_i16m1 (vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m2_t __riscv_vsra_vv_i16m2 (vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m4_t __riscv_vsra_vv_i16m4 (vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m8_t __riscv_vsra_vv_i16m8 (vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint32mf2_t __riscv_vsra_vv_i32mf2 (vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32m1_t __riscv_vsra_vv_i32m1 (vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m2_t __riscv_vsra_vv_i32m2 (vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m4_t __riscv_vsra_vv_i32m4 (vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m8_t __riscv_vsra_vv_i32m8 (vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint64m1_t __riscv_vsra_vv_i64m1 (vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m2_t __riscv_vsra_vv_i64m2 (vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m4_t __riscv_vsra_vv_i64m4 (vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m8_t __riscv_vsra_vv_i64m8 (vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint8mf8_t __riscv_vsra_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf4_t __riscv_vsra_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf2_t __riscv_vsra_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8m1_t __riscv_vsra_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m2_t __riscv_vsra_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m4_t __riscv_vsra_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m8_t __riscv_vsra_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint16mf4_t __riscv_vsra_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf2_t __riscv_vsra_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16m1_t __riscv_vsra_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m2_t __riscv_vsra_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m4_t __riscv_vsra_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m8_t __riscv_vsra_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint32mf2_t __riscv_vsra_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32m1_t __riscv_vsra_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m2_t __riscv_vsra_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m4_t __riscv_vsra_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m8_t __riscv_vsra_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint64m1_t __riscv_vsra_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m2_t __riscv_vsra_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m4_t __riscv_vsra_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m8_t __riscv_vsra_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsra_vx">14.18. vsra.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsra.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a9872e5741aaafadc0a8ba6a2b5cac40.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsra_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsra_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsra_vx_i8mf8 (vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vsra_vx_i8mf4 (vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vsra_vx_i8mf2 (vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vsra_vx_i8m1 (vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vsra_vx_i8m2 (vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vsra_vx_i8m4 (vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vsra_vx_i8m8 (vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vsra_vx_i16mf4 (vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vsra_vx_i16mf2 (vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vsra_vx_i16m1 (vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vsra_vx_i16m2 (vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vsra_vx_i16m4 (vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vsra_vx_i16m8 (vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vsra_vx_i32mf2 (vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vsra_vx_i32m1 (vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vsra_vx_i32m2 (vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vsra_vx_i32m4 (vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vsra_vx_i32m8 (vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vsra_vx_i64m1 (vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vsra_vx_i64m2 (vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vsra_vx_i64m4 (vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vsra_vx_i64m8 (vint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vsra_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vsra_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vsra_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vsra_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vsra_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vsra_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vsra_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vsra_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vsra_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vsra_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vsra_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vsra_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vsra_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vsra_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vsra_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vsra_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vsra_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vsra_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vsra_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vsra_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vsra_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vsra_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsra_vi">14.19. vsra.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsra.vi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4ae93d99ef579447e716d2ad506448dd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Bit shift operations, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsra_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vsra_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_narrowing_integer_right_shift_instructions">14.20. Vector Narrowing Integer Right Shift Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnsrl_wv">14.21. vnsrl.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnsrl.wv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b218e93047e878c187a3832393f9939c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing shift right logical, SEW = (2*SEW) &gt;&gt; SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsrl_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsrl_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vnsrl_wv_u8mf8 (vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf4_t __riscv_vnsrl_wv_u8mf4 (vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf2_t __riscv_vnsrl_wv_u8mf2 (vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8m1_t __riscv_vnsrl_wv_u8m1 (vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m2_t __riscv_vnsrl_wv_u8m2 (vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m4_t __riscv_vnsrl_wv_u8m4 (vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint16mf4_t __riscv_vnsrl_wv_u16mf4 (vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf2_t __riscv_vnsrl_wv_u16mf2 (vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16m1_t __riscv_vnsrl_wv_u16m1 (vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m2_t __riscv_vnsrl_wv_u16m2 (vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m4_t __riscv_vnsrl_wv_u16m4 (vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint32mf2_t __riscv_vnsrl_wv_u32mf2 (vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32m1_t __riscv_vnsrl_wv_u32m1 (vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m2_t __riscv_vnsrl_wv_u32m2 (vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m4_t __riscv_vnsrl_wv_u32m4 (vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint8mf8_t __riscv_vnsrl_wv_u8mf8_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf4_t __riscv_vnsrl_wv_u8mf4_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf2_t __riscv_vnsrl_wv_u8mf2_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8m1_t __riscv_vnsrl_wv_u8m1_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m2_t __riscv_vnsrl_wv_u8m2_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m4_t __riscv_vnsrl_wv_u8m4_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint16mf4_t __riscv_vnsrl_wv_u16mf4_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf2_t __riscv_vnsrl_wv_u16mf2_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16m1_t __riscv_vnsrl_wv_u16m1_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m2_t __riscv_vnsrl_wv_u16m2_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m4_t __riscv_vnsrl_wv_u16m4_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint32mf2_t __riscv_vnsrl_wv_u32mf2_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32m1_t __riscv_vnsrl_wv_u32m1_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m2_t __riscv_vnsrl_wv_u32m2_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m4_t __riscv_vnsrl_wv_u32m4_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnsrl_wx">14.22. vnsrl.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnsrl.wx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-971d8afbd28ba4f34df5fa7f22ff5c52.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing shift right logical, SEW = (2*SEW) &gt;&gt; SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsrl_wx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsrl_wx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vnsrl_wx_u8mf8 (vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnsrl_wx_u8mf4 (vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnsrl_wx_u8mf2 (vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnsrl_wx_u8m1 (vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnsrl_wx_u8m2 (vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnsrl_wx_u8m4 (vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnsrl_wx_u16mf4 (vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnsrl_wx_u16mf2 (vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnsrl_wx_u16m1 (vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnsrl_wx_u16m2 (vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnsrl_wx_u16m4 (vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnsrl_wx_u32mf2 (vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnsrl_wx_u32m1 (vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnsrl_wx_u32m2 (vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnsrl_wx_u32m4 (vuint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnsrl_wx_u8mf8_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnsrl_wx_u8mf4_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnsrl_wx_u8mf2_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnsrl_wx_u8m1_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnsrl_wx_u8m2_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnsrl_wx_u8m4_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnsrl_wx_u16mf4_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnsrl_wx_u16mf2_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnsrl_wx_u16m1_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnsrl_wx_u16m2_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnsrl_wx_u16m4_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnsrl_wx_u32mf2_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnsrl_wx_u32m1_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnsrl_wx_u32m2_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnsrl_wx_u32m4_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnsrl_wi">14.23. vnsrl.wi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnsrl.wi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-942cd1b7b609cfc6fb2199829ee8ff58.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing shift right logical, SEW = (2*SEW) &gt;&gt; SEW, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsrl_wi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsrl_wi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnsra_wv">14.24. vnsra.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnsra.wv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ba294c741fa1ff85764161430176e2d1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing shift right arithmetic, SEW = (2*SEW) &gt;&gt; SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsra_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsra_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnsra_wv_i8mf8 (vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf4_t __riscv_vnsra_wv_i8mf4 (vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf2_t __riscv_vnsra_wv_i8mf2 (vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8m1_t __riscv_vnsra_wv_i8m1 (vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m2_t __riscv_vnsra_wv_i8m2 (vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m4_t __riscv_vnsra_wv_i8m4 (vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint16mf4_t __riscv_vnsra_wv_i16mf4 (vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf2_t __riscv_vnsra_wv_i16mf2 (vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16m1_t __riscv_vnsra_wv_i16m1 (vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m2_t __riscv_vnsra_wv_i16m2 (vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m4_t __riscv_vnsra_wv_i16m4 (vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint32mf2_t __riscv_vnsra_wv_i32mf2 (vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32m1_t __riscv_vnsra_wv_i32m1 (vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m2_t __riscv_vnsra_wv_i32m2 (vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m4_t __riscv_vnsra_wv_i32m4 (vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint8mf8_t __riscv_vnsra_wv_i8mf8_m (vbool64_t mask, vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf4_t __riscv_vnsra_wv_i8mf4_m (vbool32_t mask, vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf2_t __riscv_vnsra_wv_i8mf2_m (vbool16_t mask, vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8m1_t __riscv_vnsra_wv_i8m1_m (vbool8_t mask, vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m2_t __riscv_vnsra_wv_i8m2_m (vbool4_t mask, vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m4_t __riscv_vnsra_wv_i8m4_m (vbool2_t mask, vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint16mf4_t __riscv_vnsra_wv_i16mf4_m (vbool64_t mask, vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf2_t __riscv_vnsra_wv_i16mf2_m (vbool32_t mask, vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16m1_t __riscv_vnsra_wv_i16m1_m (vbool16_t mask, vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m2_t __riscv_vnsra_wv_i16m2_m (vbool8_t mask, vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m4_t __riscv_vnsra_wv_i16m4_m (vbool4_t mask, vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint32mf2_t __riscv_vnsra_wv_i32mf2_m (vbool64_t mask, vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32m1_t __riscv_vnsra_wv_i32m1_m (vbool32_t mask, vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m2_t __riscv_vnsra_wv_i32m2_m (vbool16_t mask, vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m4_t __riscv_vnsra_wv_i32m4_m (vbool8_t mask, vint64m8_t op1, vuint32m4_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnsra_wx">14.25. vnsra.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnsra.wx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b6e20dfd58c74c890f9cfd428eb54058.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing shift right arithmetic, SEW = (2*SEW) &gt;&gt; SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsra_wx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsra_wx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnsra_wx_i8mf8 (vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnsra_wx_i8mf4 (vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnsra_wx_i8mf2 (vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnsra_wx_i8m1 (vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnsra_wx_i8m2 (vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnsra_wx_i8m4 (vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnsra_wx_i16mf4 (vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnsra_wx_i16mf2 (vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnsra_wx_i16m1 (vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnsra_wx_i16m2 (vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnsra_wx_i16m4 (vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnsra_wx_i32mf2 (vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnsra_wx_i32m1 (vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnsra_wx_i32m2 (vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnsra_wx_i32m4 (vint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vnsra_wx_i8mf8_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnsra_wx_i8mf4_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnsra_wx_i8mf2_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnsra_wx_i8m1_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnsra_wx_i8m2_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnsra_wx_i8m4_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnsra_wx_i16mf4_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnsra_wx_i16mf2_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnsra_wx_i16m1_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnsra_wx_i16m2_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnsra_wx_i16m4_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnsra_wx_i32mf2_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnsra_wx_i32m1_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnsra_wx_i32m2_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnsra_wx_i32m4_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnsra_wi">14.26. vnsra.wi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnsra.wi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e48e8801c95170f9a367b3e3b9c0fbb7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing shift right arithmetic, SEW = (2*SEW) &gt;&gt; SEW, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsra_wi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnsra_wi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_integer_compare_instructions">14.27. Vector Integer Compare Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmseq_vv">14.28. vmseq.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmseq.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-584b8d3076ef614deb7919a59d875275.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if equal, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmseq_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmseq_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmseq_vv_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmseq_vv_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmseq_vv_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmseq_vv_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmseq_vv_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmseq_vv_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmseq_vv_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vv_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmseq_vv_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmseq_vv_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmseq_vv_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmseq_vx">14.29. vmseq.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmseq.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3ee567643fceced1d3a90dcb1ea61482.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if equal, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmseq_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmseq_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmseq_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmseq_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmseq_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmseq_vx_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmseq_vx_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmseq_vx_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmseq_vx_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmseq_vx_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmseq_vx_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmseq_vx_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmseq_vx_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmseq_vi">14.30. vmseq.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmseq.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-af40ad5d545e7e51916f813e6f21a40b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if equal, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmseq_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmseq_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsne_vv">14.31. vmsne.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsne.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cf463467071d25ca516849f976b81851.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if not equal, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsne_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsne_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsne_vv_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsne_vv_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsne_vv_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsne_vv_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsne_vv_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsne_vv_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsne_vv_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vv_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsne_vv_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsne_vv_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsne_vv_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsne_vx">14.32. vmsne.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsne.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a2598781caeefeb7fb3b682dea601019.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if not equal, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsne_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsne_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsne_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsne_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsne_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsne_vx_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsne_vx_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsne_vx_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsne_vx_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsne_vx_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsne_vx_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsne_vx_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsne_vx_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsne_vi">14.33. vmsne.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsne.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-25b2942385124a71e52e2030085192d6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if not equal, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsne_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsne_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsltu_vv">14.34. vmsltu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsltu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-38507757a5e0d9a8b56cf8d93a25ab57.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than, unsigned, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsltu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsltu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsltu_vv_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vv_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vv_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsltu_vv_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vv_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vv_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vv_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vv_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vv_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsltu_vv_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vv_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vv_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vv_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vv_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vv_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vv_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vv_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsltu_vx">14.35. vmsltu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsltu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6aeb5489ea71e76131d2e9e43573cb13.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than, unsigned, Vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsltu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsltu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsltu_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsltu_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vx_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vx_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsltu_vx_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vx_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsltu_vx_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsltu_vx_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsltu_vx_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsltu_vx_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsltu_vx_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsltu_vx_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmslt_vv">14.36. vmslt.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmslt.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9475a437b2107c297312ea5468cf8ea1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than, signed, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmslt_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmslt_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmslt_vv_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmslt_vv_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmslt_vv_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmslt_vv_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmslt_vv_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmslt_vv_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmslt_vv_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmslt_vv_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmslt_vv_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmslt_vv_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmslt_vv_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmslt_vv_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmslt_vv_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vv_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmslt_vv_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmslt_vv_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmslt_vv_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmslt_vx">14.37. vmslt.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmslt.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a61310d1fdf9d6cf24cdd5072168580f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than, signed, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmslt_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmslt_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmslt_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmslt_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmslt_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmslt_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmslt_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmslt_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmslt_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmslt_vx_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmslt_vx_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmslt_vx_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmslt_vx_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmslt_vx_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmslt_vx_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmslt_vx_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmslt_vx_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmslt_vx_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmslt_vx_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsleu_vv">14.38. vmsleu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsleu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-07d4a98888a5744f4e12ac1dae96f5c5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than or equal, unsigned, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsleu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsleu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsleu_vv_u8mf8_b64 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u8mf4_b32 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u8mf2_b16 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u8m1_b8 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vv_u8m2_b4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vv_u8m4_b2 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsleu_vv_u8m8_b1 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u16mf4_b64 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u16mf2_b32 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u16m1_b16 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u16m2_b8 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vv_u16m4_b4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vv_u16m8_b2 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u32mf2_b64 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u32m1_b32 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u32m2_b16 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u32m4_b8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vv_u32m8_b4 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u64m1_b64 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u64m2_b32 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u64m4_b16 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u64m8_b8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vv_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vv_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsleu_vv_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vv_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vv_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vv_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vv_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vv_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vv_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vv_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsleu_vx">14.39. vmsleu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsleu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-163c02a70fdc94c0565831cba95616c9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than or equal, unsigned, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsleu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsleu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsleu_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsleu_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vx_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vx_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsleu_vx_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vx_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsleu_vx_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsleu_vx_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsleu_vx_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsleu_vx_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsleu_vx_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsleu_vx_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsleu_vi">14.40. vmsleu.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsleu.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-027158da50636c287d1977e578073bc2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than or equal, unsigned, Vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsleu_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsleu_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsle_vv">14.41. vmsle.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsle.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b8c67bc17c1902b84ff6fc0dc2a871c1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than or equal, signed, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsle_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsle_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsle_vv_i8mf8_b64 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i8mf4_b32 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i8mf2_b16 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i8m1_b8 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsle_vv_i8m2_b4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsle_vv_i8m4_b2 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsle_vv_i8m8_b1 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i16mf4_b64 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i16mf2_b32 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i16m1_b16 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i16m2_b8 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsle_vv_i16m4_b4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsle_vv_i16m8_b2 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i32mf2_b64 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i32m1_b32 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i32m2_b16 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i32m4_b8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsle_vv_i32m8_b4 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i64m1_b64 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i64m2_b32 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i64m4_b16 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i64m8_b8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vbool4_t __riscv_vmsle_vv_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vbool2_t __riscv_vmsle_vv_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vbool1_t __riscv_vmsle_vv_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vbool4_t __riscv_vmsle_vv_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vbool2_t __riscv_vmsle_vv_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vbool4_t __riscv_vmsle_vv_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vv_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vbool32_t __riscv_vmsle_vv_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vbool16_t __riscv_vmsle_vv_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vbool8_t __riscv_vmsle_vv_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsle_vx">14.42. vmsle.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsle.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-696e7d44e0c508456f6ac5a92e815161.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than or equal, signed, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsle_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsle_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsle_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsle_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsle_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsle_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsle_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsle_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsle_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsle_vx_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsle_vx_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsle_vx_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsle_vx_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsle_vx_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsle_vx_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsle_vx_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsle_vx_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsle_vx_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsle_vx_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsle_vi">14.43. vmsle.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsle.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-92308436894e63a952b67d51c42c19d9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if less than or equal, signed, vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsle_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsle_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsgtu_vx">14.44. vmsgtu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsgtu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-52d60d57aefc3636c3a2bbf8c20c0b33.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if greater than, unsigned, Vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgtu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgtu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsgtu_vx_u8mf8_b64 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u8mf4_b32 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u8mf2_b16 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u8m1_b8 (vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsgtu_vx_u8m2_b4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsgtu_vx_u8m4_b2 (vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsgtu_vx_u8m8_b1 (vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u16mf4_b64 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u16mf2_b32 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u16m1_b16 (vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u16m2_b8 (vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsgtu_vx_u16m4_b4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsgtu_vx_u16m8_b2 (vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u32mf2_b64 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u32m1_b32 (vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u32m2_b16 (vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u32m4_b8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsgtu_vx_u32m8_b4 (vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u64m1_b64 (vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u64m2_b32 (vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u64m4_b16 (vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u64m8_b8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u8mf8_b64_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u8mf4_b32_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u8mf2_b16_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u8m1_b8_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vbool4_t __riscv_vmsgtu_vx_u8m2_b4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vbool2_t __riscv_vmsgtu_vx_u8m4_b2_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vbool1_t __riscv_vmsgtu_vx_u8m8_b1_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u16mf4_b64_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u16mf2_b32_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u16m1_b16_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u16m2_b8_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vbool4_t __riscv_vmsgtu_vx_u16m4_b4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vbool2_t __riscv_vmsgtu_vx_u16m8_b2_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u32mf2_b64_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u32m1_b32_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u32m2_b16_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u32m4_b8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vbool4_t __riscv_vmsgtu_vx_u32m8_b4_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vbool64_t __riscv_vmsgtu_vx_u64m1_b64_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vbool32_t __riscv_vmsgtu_vx_u64m2_b32_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vbool16_t __riscv_vmsgtu_vx_u64m4_b16_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vbool8_t __riscv_vmsgtu_vx_u64m8_b8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsgtu_vi">14.45. vmsgtu.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsgtu.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d188fff7d3d69fa681bffbf45b077493.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if greater than, unsigned, Vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgtu_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgtu_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsgt_vx">14.46. vmsgt.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsgt.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ba9f4f900b8792a7d7a4db64d636e253.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if greater than, signed, Vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgt_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgt_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmsgt_vx_i8mf8_b64 (vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i8mf4_b32 (vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i8mf2_b16 (vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i8m1_b8 (vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsgt_vx_i8m2_b4 (vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsgt_vx_i8m4_b2 (vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsgt_vx_i8m8_b1 (vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i16mf4_b64 (vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i16mf2_b32 (vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i16m1_b16 (vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i16m2_b8 (vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsgt_vx_i16m4_b4 (vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsgt_vx_i16m8_b2 (vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i32mf2_b64 (vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i32m1_b32 (vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i32m2_b16 (vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i32m4_b8 (vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsgt_vx_i32m8_b4 (vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i64m1_b64 (vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i64m2_b32 (vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i64m4_b16 (vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i64m8_b8 (vint64m8_t op1, int64_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i8mf8_b64_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i8mf4_b32_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i8mf2_b16_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i8m1_b8_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vbool4_t __riscv_vmsgt_vx_i8m2_b4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vbool2_t __riscv_vmsgt_vx_i8m4_b2_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vbool1_t __riscv_vmsgt_vx_i8m8_b1_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i16mf4_b64_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i16mf2_b32_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i16m1_b16_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i16m2_b8_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vbool4_t __riscv_vmsgt_vx_i16m4_b4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vbool2_t __riscv_vmsgt_vx_i16m8_b2_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i32mf2_b64_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i32m1_b32_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i32m2_b16_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i32m4_b8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vbool4_t __riscv_vmsgt_vx_i32m8_b4_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vbool64_t __riscv_vmsgt_vx_i64m1_b64_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vbool32_t __riscv_vmsgt_vx_i64m2_b32_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vbool16_t __riscv_vmsgt_vx_i64m4_b16_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vbool8_t __riscv_vmsgt_vx_i64m8_b8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsgt_vi">14.47. vmsgt.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsgt.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b2f497dce05b03eb41136652cbe146e6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set if greater than, signed, Vector-immediate</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgt_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsgt_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_integer_minmax_instructions">14.48. Vector Integer Min/Max Instructions</h3>
<div class="paragraph">
<p>Signed and unsigned integer minimum and maximum instructions are
supported.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/Vector.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vminu_vv">14.49. vminu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vminu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-39500e8b3b36be80bf0dbda135fa79ae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned minimum, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vminu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vminu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vminu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vminu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vminu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vminu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vminu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vminu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vminu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vminu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vminu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vminu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vminu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vminu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vminu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vminu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vminu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vminu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vminu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vminu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vminu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vminu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vminu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vminu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vminu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vminu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vminu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vminu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vminu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vminu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vminu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vminu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vminu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vminu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vminu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vminu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vminu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vminu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vminu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vminu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vminu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vminu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vminu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vminu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vminu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vminu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vminu_vx">14.50. vminu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vminu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6febf89b16f3fa891aee610505fb5978.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned minimum, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vminu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vminu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vminu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vminu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vminu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vminu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vminu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vminu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vminu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vminu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vminu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vminu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vminu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vminu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vminu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vminu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vminu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vminu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vminu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vminu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vminu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vminu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vminu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vminu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vminu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vminu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vminu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vminu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vminu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vminu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vminu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vminu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vminu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vminu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vminu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vminu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vminu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vminu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vminu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vminu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vminu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vminu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vminu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vminu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vminu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vminu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmin_vv">14.51. vmin.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmin.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3b4da1ce1181fda170ab8d153bf3a8cc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed minimum, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmin_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmin_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmin_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmin_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmin_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmin_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmin_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmin_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmin_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmin_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmin_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmin_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmin_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmin_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmin_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmin_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmin_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmin_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmin_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmin_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmin_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmin_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmin_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmin_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vmin_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmin_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmin_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmin_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmin_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmin_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmin_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmin_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmin_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmin_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmin_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmin_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmin_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmin_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmin_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmin_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmin_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmin_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmin_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmin_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmin_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmin_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmin_vx">14.52. vmin.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmin.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-db62f4a4aa21ce9bb19acf172e4f13d6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed minimum, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmin_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmin_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmin_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmin_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmin_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmin_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmin_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmin_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmin_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmin_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmin_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmin_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmin_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmin_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmin_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmin_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmin_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmin_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmin_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmin_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmin_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmin_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmin_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmin_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vmin_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmin_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmin_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmin_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmin_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmin_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmin_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmin_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmin_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmin_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmin_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmin_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmin_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmin_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmin_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmin_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmin_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmin_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmin_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmin_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmin_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmin_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmaxu_vv">14.53. vmaxu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmaxu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-50aa3541119c38569375bc19f5c1cc07.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned maximum, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmaxu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmaxu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vmaxu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vmaxu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vmaxu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vmaxu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vmaxu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vmaxu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vmaxu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vmaxu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vmaxu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vmaxu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vmaxu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vmaxu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vmaxu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vmaxu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vmaxu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vmaxu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vmaxu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vmaxu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vmaxu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vmaxu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vmaxu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vmaxu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vmaxu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vmaxu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vmaxu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vmaxu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vmaxu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vmaxu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vmaxu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vmaxu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vmaxu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vmaxu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vmaxu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vmaxu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vmaxu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vmaxu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vmaxu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vmaxu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vmaxu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vmaxu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vmaxu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vmaxu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vmaxu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vmaxu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmaxu_vx">14.54. vmaxu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmaxu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-acdbd9d7986c9dbed311d41e4d583157.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned maximum, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmaxu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmaxu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vmaxu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vmaxu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vmaxu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vmaxu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vmaxu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vmaxu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vmaxu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vmaxu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vmaxu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vmaxu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vmaxu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vmaxu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vmaxu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vmaxu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vmaxu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vmaxu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vmaxu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vmaxu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vmaxu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vmaxu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vmaxu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vmaxu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vmaxu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vmaxu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vmaxu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vmaxu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vmaxu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vmaxu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vmaxu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vmaxu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vmaxu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vmaxu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vmaxu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vmaxu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vmaxu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vmaxu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vmaxu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vmaxu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vmaxu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vmaxu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vmaxu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vmaxu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vmaxu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vmaxu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmax_vv">14.55. vmax.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmax.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7e7b1e1b710e0d204b779539807d36cc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed maximum, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmax_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmax_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmax_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmax_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmax_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmax_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmax_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmax_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmax_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmax_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmax_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmax_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmax_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmax_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmax_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmax_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmax_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmax_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmax_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmax_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmax_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmax_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmax_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmax_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vmax_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmax_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmax_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmax_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmax_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmax_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmax_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmax_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmax_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmax_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmax_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmax_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmax_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmax_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmax_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmax_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmax_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmax_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmax_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmax_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmax_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmax_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmax_vx">14.56. vmax.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmax.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5628b0b7057f94f4013eff18ec144076.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed maximum, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmax_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmax_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmax_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmax_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmax_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmax_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmax_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmax_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmax_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmax_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmax_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmax_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmax_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmax_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmax_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmax_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmax_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmax_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmax_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmax_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmax_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmax_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmax_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmax_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vmax_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmax_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmax_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmax_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmax_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmax_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmax_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmax_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmax_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmax_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmax_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmax_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmax_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmax_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmax_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmax_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmax_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmax_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmax_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmax_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmax_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmax_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_single_width_integer_multiply_instructions">15. Vector Single-Width Integer Multiply Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vmul_vv">15.1. vmul.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmul.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-072b908db8f89ea177a58bef5ec7634a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed multiply, returning low bits of product, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmul_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmul_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmul_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmul_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmul_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmul_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmul_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmul_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmul_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmul_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmul_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmul_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmul_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmul_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmul_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmul_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmul_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmul_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmul_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmul_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmul_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmul_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmul_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmul_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vmul_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vmul_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vmul_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vmul_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vmul_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vmul_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vmul_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vmul_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vmul_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vmul_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vmul_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vmul_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vmul_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vmul_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vmul_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vmul_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vmul_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vmul_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vmul_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vmul_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vmul_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vmul_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vmul_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmul_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmul_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmul_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmul_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmul_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmul_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmul_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmul_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmul_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmul_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmul_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmul_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmul_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmul_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmul_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmul_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmul_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmul_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmul_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmul_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmul_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vmul_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vmul_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vmul_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vmul_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vmul_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vmul_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vmul_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vmul_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vmul_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vmul_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vmul_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vmul_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vmul_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vmul_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vmul_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vmul_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vmul_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vmul_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vmul_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vmul_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vmul_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vmul_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmul_vx">15.2. vmul.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmul.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8b1dd48af446ecf5a2dcc7856279cd2d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed multiply, returning low bits of product, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmul_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmul_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmul_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmul_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmul_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmul_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmul_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmul_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmul_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmul_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmul_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmul_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmul_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmul_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmul_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmul_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmul_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmul_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmul_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmul_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmul_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmul_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmul_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmul_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vmul_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vmul_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vmul_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vmul_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vmul_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vmul_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vmul_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vmul_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vmul_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vmul_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vmul_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vmul_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vmul_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vmul_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vmul_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vmul_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vmul_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vmul_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vmul_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vmul_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vmul_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vmul_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vmul_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmul_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmul_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmul_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmul_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmul_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmul_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmul_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmul_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmul_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmul_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmul_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmul_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmul_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmul_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmul_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmul_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmul_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmul_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmul_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmul_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmul_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vmul_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vmul_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vmul_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vmul_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vmul_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vmul_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vmul_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vmul_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vmul_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vmul_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vmul_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vmul_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vmul_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vmul_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vmul_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vmul_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vmul_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vmul_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vmul_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vmul_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vmul_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vmul_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmulh_vv">15.3. vmulh.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmulh.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6d69935dc42a9e301cc9f6346eec330c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed multiply, returning high bits of product, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulh_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulh_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmulh_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmulh_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmulh_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmulh_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmulh_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmulh_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmulh_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmulh_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmulh_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmulh_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmulh_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmulh_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmulh_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmulh_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmulh_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmulh_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmulh_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmulh_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmulh_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmulh_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmulh_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmulh_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vmulh_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmulh_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmulh_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmulh_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmulh_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmulh_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmulh_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmulh_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmulh_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmulh_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmulh_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmulh_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmulh_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmulh_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmulh_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmulh_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmulh_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmulh_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmulh_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmulh_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmulh_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmulh_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmulh_vx">15.4. vmulh.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmulh.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-58eb6d9976efc1ee396e968f637c6d29.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed multiply, returning high bits of product, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulh_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulh_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmulh_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmulh_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmulh_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmulh_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmulh_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmulh_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmulh_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmulh_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmulh_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmulh_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmulh_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmulh_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmulh_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmulh_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmulh_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmulh_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmulh_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmulh_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmulh_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmulh_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmulh_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmulh_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vmulh_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vmulh_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vmulh_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vmulh_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vmulh_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vmulh_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vmulh_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vmulh_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vmulh_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vmulh_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vmulh_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vmulh_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vmulh_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vmulh_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vmulh_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vmulh_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vmulh_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vmulh_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vmulh_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vmulh_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vmulh_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vmulh_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmulhu_vv">15.5. vmulhu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmulhu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d581821030839369c0886e41328715d4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned multiply, returning high bits of product, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vmulhu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vmulhu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vmulhu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vmulhu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vmulhu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vmulhu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vmulhu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vmulhu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vmulhu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vmulhu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vmulhu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vmulhu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vmulhu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vmulhu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vmulhu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vmulhu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vmulhu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vmulhu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vmulhu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vmulhu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vmulhu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vmulhu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vmulhu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vmulhu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vmulhu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vmulhu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vmulhu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vmulhu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vmulhu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vmulhu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vmulhu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vmulhu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vmulhu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vmulhu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vmulhu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vmulhu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vmulhu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vmulhu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vmulhu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vmulhu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vmulhu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vmulhu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vmulhu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vmulhu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmulhu_vx">15.6. vmulhu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmulhu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4543c34ad9dc38b649e36ca6b3429b39.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned multiply, returning high bits of product, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vmulhu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vmulhu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vmulhu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vmulhu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vmulhu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vmulhu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vmulhu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vmulhu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vmulhu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vmulhu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vmulhu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vmulhu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vmulhu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vmulhu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vmulhu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vmulhu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vmulhu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vmulhu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vmulhu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vmulhu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vmulhu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vmulhu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vmulhu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vmulhu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vmulhu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vmulhu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vmulhu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vmulhu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vmulhu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vmulhu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vmulhu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vmulhu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vmulhu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vmulhu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vmulhu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vmulhu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vmulhu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vmulhu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vmulhu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vmulhu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vmulhu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vmulhu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vmulhu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vmulhu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmulhsu_vv">15.7. vmulhsu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmulhsu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6583d5e7ba76b340f685b1e63c1c7fc1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed(vs2)-Unsigned multiply, returning high bits of product, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhsu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhsu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmulhsu_vv_i8mf8 (vint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmulhsu_vv_i8mf4 (vint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmulhsu_vv_i8mf2 (vint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmulhsu_vv_i8m1 (vint8m1_t op1, vuint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmulhsu_vv_i8m2 (vint8m2_t op1, vuint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmulhsu_vv_i8m4 (vint8m4_t op1, vuint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmulhsu_vv_i8m8 (vint8m8_t op1, vuint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmulhsu_vv_i16mf4 (vint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmulhsu_vv_i16mf2 (vint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmulhsu_vv_i16m1 (vint16m1_t op1, vuint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmulhsu_vv_i16m2 (vint16m2_t op1, vuint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmulhsu_vv_i16m4 (vint16m4_t op1, vuint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmulhsu_vv_i16m8 (vint16m8_t op1, vuint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmulhsu_vv_i32mf2 (vint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmulhsu_vv_i32m1 (vint32m1_t op1, vuint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmulhsu_vv_i32m2 (vint32m2_t op1, vuint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmulhsu_vv_i32m4 (vint32m4_t op1, vuint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmulhsu_vv_i32m8 (vint32m8_t op1, vuint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmulhsu_vv_i64m1 (vint64m1_t op1, vuint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmulhsu_vv_i64m2 (vint64m2_t op1, vuint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmulhsu_vv_i64m4 (vint64m4_t op1, vuint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmulhsu_vv_i64m8 (vint64m8_t op1, vuint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vmulhsu_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vmulhsu_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vmulhsu_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vmulhsu_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t op2, size_t vl);
vint8m2_t __riscv_vmulhsu_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t op2, size_t vl);
vint8m4_t __riscv_vmulhsu_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t op2, size_t vl);
vint8m8_t __riscv_vmulhsu_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vmulhsu_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vmulhsu_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vmulhsu_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t op2, size_t vl);
vint16m2_t __riscv_vmulhsu_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t op2, size_t vl);
vint16m4_t __riscv_vmulhsu_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t op2, size_t vl);
vint16m8_t __riscv_vmulhsu_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vmulhsu_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vmulhsu_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t op2, size_t vl);
vint32m2_t __riscv_vmulhsu_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t op2, size_t vl);
vint32m4_t __riscv_vmulhsu_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t op2, size_t vl);
vint32m8_t __riscv_vmulhsu_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t op2, size_t vl);
vint64m1_t __riscv_vmulhsu_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t op2, size_t vl);
vint64m2_t __riscv_vmulhsu_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t op2, size_t vl);
vint64m4_t __riscv_vmulhsu_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t op2, size_t vl);
vint64m8_t __riscv_vmulhsu_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmulhsu_vx">15.8. vmulhsu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmulhsu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f30a79de62abd0ede8746179abad92c0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed(vs2)-Unsigned multiply, returning high bits of product, vector-scalar</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_integer_divide_instructions">16. Vector Integer Divide Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhsu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmulhsu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmulhsu_vx_i8mf8 (vint8mf8_t op1, uint8_t op2, size_t vl);
vint8mf4_t __riscv_vmulhsu_vx_i8mf4 (vint8mf4_t op1, uint8_t op2, size_t vl);
vint8mf2_t __riscv_vmulhsu_vx_i8mf2 (vint8mf2_t op1, uint8_t op2, size_t vl);
vint8m1_t __riscv_vmulhsu_vx_i8m1 (vint8m1_t op1, uint8_t op2, size_t vl);
vint8m2_t __riscv_vmulhsu_vx_i8m2 (vint8m2_t op1, uint8_t op2, size_t vl);
vint8m4_t __riscv_vmulhsu_vx_i8m4 (vint8m4_t op1, uint8_t op2, size_t vl);
vint8m8_t __riscv_vmulhsu_vx_i8m8 (vint8m8_t op1, uint8_t op2, size_t vl);
vint16mf4_t __riscv_vmulhsu_vx_i16mf4 (vint16mf4_t op1, uint16_t op2, size_t vl);
vint16mf2_t __riscv_vmulhsu_vx_i16mf2 (vint16mf2_t op1, uint16_t op2, size_t vl);
vint16m1_t __riscv_vmulhsu_vx_i16m1 (vint16m1_t op1, uint16_t op2, size_t vl);
vint16m2_t __riscv_vmulhsu_vx_i16m2 (vint16m2_t op1, uint16_t op2, size_t vl);
vint16m4_t __riscv_vmulhsu_vx_i16m4 (vint16m4_t op1, uint16_t op2, size_t vl);
vint16m8_t __riscv_vmulhsu_vx_i16m8 (vint16m8_t op1, uint16_t op2, size_t vl);
vint32mf2_t __riscv_vmulhsu_vx_i32mf2 (vint32mf2_t op1, uint32_t op2, size_t vl);
vint32m1_t __riscv_vmulhsu_vx_i32m1 (vint32m1_t op1, uint32_t op2, size_t vl);
vint32m2_t __riscv_vmulhsu_vx_i32m2 (vint32m2_t op1, uint32_t op2, size_t vl);
vint32m4_t __riscv_vmulhsu_vx_i32m4 (vint32m4_t op1, uint32_t op2, size_t vl);
vint32m8_t __riscv_vmulhsu_vx_i32m8 (vint32m8_t op1, uint32_t op2, size_t vl);
vint64m1_t __riscv_vmulhsu_vx_i64m1 (vint64m1_t op1, uint64_t op2, size_t vl);
vint64m2_t __riscv_vmulhsu_vx_i64m2 (vint64m2_t op1, uint64_t op2, size_t vl);
vint64m4_t __riscv_vmulhsu_vx_i64m4 (vint64m4_t op1, uint64_t op2, size_t vl);
vint64m8_t __riscv_vmulhsu_vx_i64m8 (vint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vmulhsu_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, uint8_t op2, size_t vl);
vint8mf4_t __riscv_vmulhsu_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, uint8_t op2, size_t vl);
vint8mf2_t __riscv_vmulhsu_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, uint8_t op2, size_t vl);
vint8m1_t __riscv_vmulhsu_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, uint8_t op2, size_t vl);
vint8m2_t __riscv_vmulhsu_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, uint8_t op2, size_t vl);
vint8m4_t __riscv_vmulhsu_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, uint8_t op2, size_t vl);
vint8m8_t __riscv_vmulhsu_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, uint8_t op2, size_t vl);
vint16mf4_t __riscv_vmulhsu_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, uint16_t op2, size_t vl);
vint16mf2_t __riscv_vmulhsu_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, uint16_t op2, size_t vl);
vint16m1_t __riscv_vmulhsu_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, uint16_t op2, size_t vl);
vint16m2_t __riscv_vmulhsu_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, uint16_t op2, size_t vl);
vint16m4_t __riscv_vmulhsu_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, uint16_t op2, size_t vl);
vint16m8_t __riscv_vmulhsu_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, uint16_t op2, size_t vl);
vint32mf2_t __riscv_vmulhsu_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, uint32_t op2, size_t vl);
vint32m1_t __riscv_vmulhsu_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, uint32_t op2, size_t vl);
vint32m2_t __riscv_vmulhsu_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, uint32_t op2, size_t vl);
vint32m4_t __riscv_vmulhsu_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, uint32_t op2, size_t vl);
vint32m8_t __riscv_vmulhsu_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, uint32_t op2, size_t vl);
vint64m1_t __riscv_vmulhsu_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, uint64_t op2, size_t vl);
vint64m2_t __riscv_vmulhsu_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, uint64_t op2, size_t vl);
vint64m4_t __riscv_vmulhsu_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, uint64_t op2, size_t vl);
vint64m8_t __riscv_vmulhsu_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vdivu_vv">16.1. vdivu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vdivu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6c5750bc30459002e07024767977d8a0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned divide, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdivu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdivu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vdivu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vdivu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vdivu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vdivu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vdivu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vdivu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vdivu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vdivu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vdivu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vdivu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vdivu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vdivu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vdivu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vdivu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vdivu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vdivu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vdivu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vdivu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vdivu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vdivu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vdivu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vdivu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vdivu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vdivu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vdivu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vdivu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vdivu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vdivu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vdivu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vdivu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vdivu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vdivu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vdivu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vdivu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vdivu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vdivu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vdivu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vdivu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vdivu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vdivu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vdivu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vdivu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vdivu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vdivu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vdivu_vx">16.2. vdivu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vdivu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-24e61a4d33bbfe8a6ba38f17066f239c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned divide, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdivu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdivu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vdivu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vdivu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vdivu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vdivu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vdivu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vdivu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vdivu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vdivu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vdivu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vdivu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vdivu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vdivu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vdivu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vdivu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vdivu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vdivu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vdivu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vdivu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vdivu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vdivu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vdivu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vdivu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vdivu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vdivu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vdivu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vdivu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vdivu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vdivu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vdivu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vdivu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vdivu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vdivu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vdivu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vdivu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vdivu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vdivu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vdivu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vdivu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vdivu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vdivu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vdivu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vdivu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vdivu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vdivu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vdiv_vv">16.3. vdiv.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vdiv.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-823693c519cad24254f4cc5ecf5e615c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed divide, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdiv_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdiv_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vdiv_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vdiv_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vdiv_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vdiv_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vdiv_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vdiv_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vdiv_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vdiv_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vdiv_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vdiv_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vdiv_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vdiv_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vdiv_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vdiv_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vdiv_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vdiv_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vdiv_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vdiv_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vdiv_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vdiv_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vdiv_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vdiv_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vdiv_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vdiv_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vdiv_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vdiv_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vdiv_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vdiv_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vdiv_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vdiv_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vdiv_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vdiv_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vdiv_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vdiv_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vdiv_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vdiv_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vdiv_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vdiv_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vdiv_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vdiv_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vdiv_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vdiv_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vdiv_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vdiv_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vdiv_vx">16.4. vdiv.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vdiv.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-12e2bee2d78f066e7716616235b934e7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed divide, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdiv_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vdiv_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vdiv_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vdiv_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vdiv_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vdiv_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vdiv_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vdiv_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vdiv_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vdiv_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vdiv_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vdiv_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vdiv_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vdiv_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vdiv_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vdiv_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vdiv_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vdiv_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vdiv_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vdiv_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vdiv_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vdiv_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vdiv_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vdiv_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vdiv_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vdiv_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vdiv_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vdiv_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vdiv_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vdiv_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vdiv_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vdiv_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vdiv_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vdiv_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vdiv_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vdiv_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vdiv_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vdiv_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vdiv_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vdiv_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vdiv_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vdiv_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vdiv_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vdiv_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vdiv_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vdiv_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vremu_vv">16.5. vremu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vremu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-76c438c0110387490b0e521a3d3a19c8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned remainder, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vremu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vremu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vremu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vremu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vremu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vremu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vremu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vremu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vremu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vremu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vremu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vremu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vremu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vremu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vremu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vremu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vremu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vremu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vremu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vremu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vremu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vremu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vremu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vremu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vremu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vremu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vremu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vremu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vremu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vremu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vremu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vremu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vremu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vremu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vremu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vremu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vremu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vremu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vremu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vremu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vremu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vremu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vremu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vremu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vremu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vremu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vremu_vx">16.6. vremu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vremu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-58c71ae96aba632375d71e99608f3eb9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned remainder, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vremu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vremu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vremu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vremu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vremu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vremu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vremu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vremu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vremu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vremu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vremu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vremu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vremu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vremu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vremu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vremu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vremu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vremu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vremu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vremu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vremu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vremu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vremu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vremu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vremu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vremu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vremu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vremu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vremu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vremu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vremu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vremu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vremu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vremu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vremu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vremu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vremu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vremu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vremu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vremu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vremu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vremu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vremu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vremu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vremu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vremu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vrem_vv">16.7. vrem.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrem.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e3696cdcc972a2bd68f4428c7d3d44cc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed remainder, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrem_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrem_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vrem_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vrem_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vrem_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vrem_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vrem_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vrem_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vrem_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vrem_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vrem_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vrem_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vrem_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vrem_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vrem_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vrem_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vrem_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vrem_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vrem_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vrem_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vrem_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vrem_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vrem_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vrem_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vrem_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vrem_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vrem_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vrem_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vrem_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vrem_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vrem_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vrem_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vrem_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vrem_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vrem_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vrem_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vrem_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vrem_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vrem_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vrem_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vrem_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vrem_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vrem_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vrem_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vrem_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vrem_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vrem_vx">16.8. vrem.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrem.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d11f927e6f910c792d2234f120f8bc41.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed remainder, vector-scalar</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_widening_integer_multiply_instructions">17. Vector Widening Integer Multiply Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrem_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrem_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vrem_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vrem_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vrem_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vrem_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vrem_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vrem_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vrem_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vrem_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vrem_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vrem_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vrem_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vrem_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vrem_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vrem_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vrem_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vrem_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vrem_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vrem_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vrem_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vrem_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vrem_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vrem_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vrem_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vrem_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vrem_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vrem_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vrem_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vrem_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vrem_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vrem_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vrem_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vrem_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vrem_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vrem_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vrem_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vrem_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vrem_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vrem_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vrem_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vrem_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vrem_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vrem_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vrem_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vrem_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vwmul_vv">17.1. vwmul.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmul.vv   vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f4f7c8aad18a2916c71661b1b9426749.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed-integer multiply, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmul_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmul_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmul_vv_i16mf4 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwmul_vv_i16mf2 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwmul_vv_i16m1 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwmul_vv_i16m2 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwmul_vv_i16m4 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwmul_vv_i16m8 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwmul_vv_i32mf2 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwmul_vv_i32m1 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwmul_vv_i32m2 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwmul_vv_i32m4 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwmul_vv_i32m8 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwmul_vv_i64m1 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwmul_vv_i64m2 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwmul_vv_i64m4 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwmul_vv_i64m8 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint16mf4_t __riscv_vwmul_vv_i16mf4_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwmul_vv_i16mf2_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwmul_vv_i16m1_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwmul_vv_i16m2_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwmul_vv_i16m4_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwmul_vv_i16m8_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwmul_vv_i32mf2_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwmul_vv_i32m1_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwmul_vv_i32m2_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwmul_vv_i32m4_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwmul_vv_i32m8_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwmul_vv_i64m1_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwmul_vv_i64m2_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwmul_vv_i64m4_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwmul_vv_i64m8_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmul_vx">17.2. vwmul.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmul.vx   vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0e0dfabbb0f2982ebbb8ded2e7af90a7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed-integer multiply, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmul_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmul_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmul_vx_i16mf4 (vint8mf8_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwmul_vx_i16mf2 (vint8mf4_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwmul_vx_i16m1 (vint8mf2_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwmul_vx_i16m2 (vint8m1_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwmul_vx_i16m4 (vint8m2_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwmul_vx_i16m8 (vint8m4_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwmul_vx_i32mf2 (vint16mf4_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwmul_vx_i32m1 (vint16mf2_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwmul_vx_i32m2 (vint16m1_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwmul_vx_i32m4 (vint16m2_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwmul_vx_i32m8 (vint16m4_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwmul_vx_i64m1 (vint32mf2_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwmul_vx_i64m2 (vint32m1_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwmul_vx_i64m4 (vint32m2_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwmul_vx_i64m8 (vint32m4_t op1, int32_t op2, size_t vl);
vint16mf4_t __riscv_vwmul_vx_i16mf4_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint16mf2_t __riscv_vwmul_vx_i16mf2_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint16m1_t __riscv_vwmul_vx_i16m1_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint16m2_t __riscv_vwmul_vx_i16m2_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint16m4_t __riscv_vwmul_vx_i16m4_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint16m8_t __riscv_vwmul_vx_i16m8_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint32mf2_t __riscv_vwmul_vx_i32mf2_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint32m1_t __riscv_vwmul_vx_i32m1_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint32m2_t __riscv_vwmul_vx_i32m2_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint32m4_t __riscv_vwmul_vx_i32m4_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint32m8_t __riscv_vwmul_vx_i32m8_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint64m1_t __riscv_vwmul_vx_i64m1_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint64m2_t __riscv_vwmul_vx_i64m2_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint64m4_t __riscv_vwmul_vx_i64m4_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint64m8_t __riscv_vwmul_vx_i64m8_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmulu_vv">17.3. vwmulu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmulu.vv  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e0e73b3d76469529ed0246f16523c41e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned-integer multiply, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwmulu_vv_u16mf4 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwmulu_vv_u16mf2 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwmulu_vv_u16m1 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwmulu_vv_u16m2 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwmulu_vv_u16m4 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwmulu_vv_u16m8 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwmulu_vv_u32mf2 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwmulu_vv_u32m1 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwmulu_vv_u32m2 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwmulu_vv_u32m4 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwmulu_vv_u32m8 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwmulu_vv_u64m1 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwmulu_vv_u64m2 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwmulu_vv_u64m4 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwmulu_vv_u64m8 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint16mf4_t __riscv_vwmulu_vv_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint16mf2_t __riscv_vwmulu_vv_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint16m1_t __riscv_vwmulu_vv_u16m1_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint16m2_t __riscv_vwmulu_vv_u16m2_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint16m4_t __riscv_vwmulu_vv_u16m4_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint16m8_t __riscv_vwmulu_vv_u16m8_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint32mf2_t __riscv_vwmulu_vv_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint32m1_t __riscv_vwmulu_vv_u32m1_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint32m2_t __riscv_vwmulu_vv_u32m2_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint32m4_t __riscv_vwmulu_vv_u32m4_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint32m8_t __riscv_vwmulu_vv_u32m8_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint64m1_t __riscv_vwmulu_vv_u64m1_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint64m2_t __riscv_vwmulu_vv_u64m2_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint64m4_t __riscv_vwmulu_vv_u64m4_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint64m8_t __riscv_vwmulu_vv_u64m8_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmulu_vx">17.4. vwmulu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmulu.vx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5e9f2536de4573517da2e8ff68369a62.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned-integer multiply, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwmulu_vx_u16mf4 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwmulu_vx_u16mf2 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwmulu_vx_u16m1 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwmulu_vx_u16m2 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwmulu_vx_u16m4 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwmulu_vx_u16m8 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwmulu_vx_u32mf2 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwmulu_vx_u32m1 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwmulu_vx_u32m2 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwmulu_vx_u32m4 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwmulu_vx_u32m8 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwmulu_vx_u64m1 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwmulu_vx_u64m2 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwmulu_vx_u64m4 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwmulu_vx_u64m8 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint16mf4_t __riscv_vwmulu_vx_u16mf4_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint16mf2_t __riscv_vwmulu_vx_u16mf2_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint16m1_t __riscv_vwmulu_vx_u16m1_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint16m2_t __riscv_vwmulu_vx_u16m2_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint16m4_t __riscv_vwmulu_vx_u16m4_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint16m8_t __riscv_vwmulu_vx_u16m8_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint32mf2_t __riscv_vwmulu_vx_u32mf2_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint32m1_t __riscv_vwmulu_vx_u32m1_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint32m2_t __riscv_vwmulu_vx_u32m2_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint32m4_t __riscv_vwmulu_vx_u32m4_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint32m8_t __riscv_vwmulu_vx_u32m8_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint64m1_t __riscv_vwmulu_vx_u64m1_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint64m2_t __riscv_vwmulu_vx_u64m2_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint64m4_t __riscv_vwmulu_vx_u64m4_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint64m8_t __riscv_vwmulu_vx_u64m8_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmulsu_vv">17.5. vwmulsu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmulsu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f43c6e462172ba0567b1bba283568898.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed(vs2)-unsigned integer multiply, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulsu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulsu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmulsu_vv_i16mf4 (vint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwmulsu_vv_i16mf2 (vint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwmulsu_vv_i16m1 (vint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwmulsu_vv_i16m2 (vint8m1_t op1, vuint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwmulsu_vv_i16m4 (vint8m2_t op1, vuint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwmulsu_vv_i16m8 (vint8m4_t op1, vuint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwmulsu_vv_i32mf2 (vint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwmulsu_vv_i32m1 (vint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwmulsu_vv_i32m2 (vint16m1_t op1, vuint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwmulsu_vv_i32m4 (vint16m2_t op1, vuint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwmulsu_vv_i32m8 (vint16m4_t op1, vuint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwmulsu_vv_i64m1 (vint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwmulsu_vv_i64m2 (vint32m1_t op1, vuint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwmulsu_vv_i64m4 (vint32m2_t op1, vuint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwmulsu_vv_i64m8 (vint32m4_t op1, vuint32m4_t op2, size_t vl);
vint16mf4_t __riscv_vwmulsu_vv_i16mf4_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vint16mf2_t __riscv_vwmulsu_vv_i16mf2_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vint16m1_t __riscv_vwmulsu_vv_i16m1_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vint16m2_t __riscv_vwmulsu_vv_i16m2_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t op2, size_t vl);
vint16m4_t __riscv_vwmulsu_vv_i16m4_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t op2, size_t vl);
vint16m8_t __riscv_vwmulsu_vv_i16m8_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t op2, size_t vl);
vint32mf2_t __riscv_vwmulsu_vv_i32mf2_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vint32m1_t __riscv_vwmulsu_vv_i32m1_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vint32m2_t __riscv_vwmulsu_vv_i32m2_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t op2, size_t vl);
vint32m4_t __riscv_vwmulsu_vv_i32m4_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t op2, size_t vl);
vint32m8_t __riscv_vwmulsu_vv_i32m8_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t op2, size_t vl);
vint64m1_t __riscv_vwmulsu_vv_i64m1_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vint64m2_t __riscv_vwmulsu_vv_i64m2_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t op2, size_t vl);
vint64m4_t __riscv_vwmulsu_vv_i64m4_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t op2, size_t vl);
vint64m8_t __riscv_vwmulsu_vv_i64m8_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmulsu_vx">17.6. vwmulsu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmulsu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1b92c9b203ea8c806933a7feb5fd158b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed(vs2)-unsigned integer multiply, vector-scalar</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_single_width_integer_multiply_add_instructions">18. Vector Single-Width Integer Multiply-Add Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulsu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmulsu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmulsu_vx_i16mf4 (vint8mf8_t op1, uint8_t op2, size_t vl);
vint16mf2_t __riscv_vwmulsu_vx_i16mf2 (vint8mf4_t op1, uint8_t op2, size_t vl);
vint16m1_t __riscv_vwmulsu_vx_i16m1 (vint8mf2_t op1, uint8_t op2, size_t vl);
vint16m2_t __riscv_vwmulsu_vx_i16m2 (vint8m1_t op1, uint8_t op2, size_t vl);
vint16m4_t __riscv_vwmulsu_vx_i16m4 (vint8m2_t op1, uint8_t op2, size_t vl);
vint16m8_t __riscv_vwmulsu_vx_i16m8 (vint8m4_t op1, uint8_t op2, size_t vl);
vint32mf2_t __riscv_vwmulsu_vx_i32mf2 (vint16mf4_t op1, uint16_t op2, size_t vl);
vint32m1_t __riscv_vwmulsu_vx_i32m1 (vint16mf2_t op1, uint16_t op2, size_t vl);
vint32m2_t __riscv_vwmulsu_vx_i32m2 (vint16m1_t op1, uint16_t op2, size_t vl);
vint32m4_t __riscv_vwmulsu_vx_i32m4 (vint16m2_t op1, uint16_t op2, size_t vl);
vint32m8_t __riscv_vwmulsu_vx_i32m8 (vint16m4_t op1, uint16_t op2, size_t vl);
vint64m1_t __riscv_vwmulsu_vx_i64m1 (vint32mf2_t op1, uint32_t op2, size_t vl);
vint64m2_t __riscv_vwmulsu_vx_i64m2 (vint32m1_t op1, uint32_t op2, size_t vl);
vint64m4_t __riscv_vwmulsu_vx_i64m4 (vint32m2_t op1, uint32_t op2, size_t vl);
vint64m8_t __riscv_vwmulsu_vx_i64m8 (vint32m4_t op1, uint32_t op2, size_t vl);
vint16mf4_t __riscv_vwmulsu_vx_i16mf4_m (vbool64_t mask, vint8mf8_t op1, uint8_t op2, size_t vl);
vint16mf2_t __riscv_vwmulsu_vx_i16mf2_m (vbool32_t mask, vint8mf4_t op1, uint8_t op2, size_t vl);
vint16m1_t __riscv_vwmulsu_vx_i16m1_m (vbool16_t mask, vint8mf2_t op1, uint8_t op2, size_t vl);
vint16m2_t __riscv_vwmulsu_vx_i16m2_m (vbool8_t mask, vint8m1_t op1, uint8_t op2, size_t vl);
vint16m4_t __riscv_vwmulsu_vx_i16m4_m (vbool4_t mask, vint8m2_t op1, uint8_t op2, size_t vl);
vint16m8_t __riscv_vwmulsu_vx_i16m8_m (vbool2_t mask, vint8m4_t op1, uint8_t op2, size_t vl);
vint32mf2_t __riscv_vwmulsu_vx_i32mf2_m (vbool64_t mask, vint16mf4_t op1, uint16_t op2, size_t vl);
vint32m1_t __riscv_vwmulsu_vx_i32m1_m (vbool32_t mask, vint16mf2_t op1, uint16_t op2, size_t vl);
vint32m2_t __riscv_vwmulsu_vx_i32m2_m (vbool16_t mask, vint16m1_t op1, uint16_t op2, size_t vl);
vint32m4_t __riscv_vwmulsu_vx_i32m4_m (vbool8_t mask, vint16m2_t op1, uint16_t op2, size_t vl);
vint32m8_t __riscv_vwmulsu_vx_i32m8_m (vbool4_t mask, vint16m4_t op1, uint16_t op2, size_t vl);
vint64m1_t __riscv_vwmulsu_vx_i64m1_m (vbool64_t mask, vint32mf2_t op1, uint32_t op2, size_t vl);
vint64m2_t __riscv_vwmulsu_vx_i64m2_m (vbool32_t mask, vint32m1_t op1, uint32_t op2, size_t vl);
vint64m4_t __riscv_vwmulsu_vx_i64m4_m (vbool16_t mask, vint32m2_t op1, uint32_t op2, size_t vl);
vint64m8_t __riscv_vwmulsu_vx_i64m8_m (vbool8_t mask, vint32m4_t op1, uint32_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vmacc_vv">18.1. vmacc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmacc.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e5bde6cf8d513589dbafcf5d0a21a189.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-add, overwrite addend.
vd[i] = +(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmacc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmacc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmacc_vv_i8mf8 (vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmacc_vv_i8mf4 (vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmacc_vv_i8mf2 (vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmacc_vv_i8m1 (vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmacc_vv_i8m2 (vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmacc_vv_i8m4 (vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmacc_vv_i8m8 (vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmacc_vv_i16mf4 (vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmacc_vv_i16mf2 (vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmacc_vv_i16m1 (vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmacc_vv_i16m2 (vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmacc_vv_i16m4 (vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmacc_vv_i16m8 (vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmacc_vv_i32mf2 (vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmacc_vv_i32m1 (vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmacc_vv_i32m2 (vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmacc_vv_i32m4 (vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmacc_vv_i32m8 (vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmacc_vv_i64m1 (vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmacc_vv_i64m2 (vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmacc_vv_i64m4 (vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmacc_vv_i64m8 (vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmacc_vv_u8mf8 (vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmacc_vv_u8mf4 (vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmacc_vv_u8mf2 (vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmacc_vv_u8m1 (vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmacc_vv_u8m2 (vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmacc_vv_u8m4 (vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmacc_vv_u8m8 (vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmacc_vv_u16mf4 (vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmacc_vv_u16mf2 (vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmacc_vv_u16m1 (vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmacc_vv_u16m2 (vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmacc_vv_u16m4 (vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmacc_vv_u16m8 (vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmacc_vv_u32mf2 (vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmacc_vv_u32m1 (vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmacc_vv_u32m2 (vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmacc_vv_u32m4 (vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmacc_vv_u32m8 (vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmacc_vv_u64m1 (vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmacc_vv_u64m2 (vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmacc_vv_u64m4 (vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmacc_vv_u64m8 (vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vmacc_vv_i8mf8_m (vbool64_t mask, vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmacc_vv_i8mf4_m (vbool32_t mask, vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmacc_vv_i8mf2_m (vbool16_t mask, vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmacc_vv_i8m1_m (vbool8_t mask, vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmacc_vv_i8m2_m (vbool4_t mask, vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmacc_vv_i8m4_m (vbool2_t mask, vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmacc_vv_i8m8_m (vbool1_t mask, vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmacc_vv_i16mf4_m (vbool64_t mask, vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmacc_vv_i16mf2_m (vbool32_t mask, vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmacc_vv_i16m1_m (vbool16_t mask, vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmacc_vv_i16m2_m (vbool8_t mask, vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmacc_vv_i16m4_m (vbool4_t mask, vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmacc_vv_i16m8_m (vbool2_t mask, vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmacc_vv_i32mf2_m (vbool64_t mask, vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmacc_vv_i32m1_m (vbool32_t mask, vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmacc_vv_i32m2_m (vbool16_t mask, vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmacc_vv_i32m4_m (vbool8_t mask, vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmacc_vv_i32m8_m (vbool4_t mask, vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmacc_vv_i64m1_m (vbool64_t mask, vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmacc_vv_i64m2_m (vbool32_t mask, vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmacc_vv_i64m4_m (vbool16_t mask, vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmacc_vv_i64m8_m (vbool8_t mask, vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmacc_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmacc_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmacc_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmacc_vv_u8m1_m (vbool8_t mask, vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmacc_vv_u8m2_m (vbool4_t mask, vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmacc_vv_u8m4_m (vbool2_t mask, vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmacc_vv_u8m8_m (vbool1_t mask, vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmacc_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmacc_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmacc_vv_u16m1_m (vbool16_t mask, vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmacc_vv_u16m2_m (vbool8_t mask, vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmacc_vv_u16m4_m (vbool4_t mask, vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmacc_vv_u16m8_m (vbool2_t mask, vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmacc_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmacc_vv_u32m1_m (vbool32_t mask, vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmacc_vv_u32m2_m (vbool16_t mask, vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmacc_vv_u32m4_m (vbool8_t mask, vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmacc_vv_u32m8_m (vbool4_t mask, vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmacc_vv_u64m1_m (vbool64_t mask, vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmacc_vv_u64m2_m (vbool32_t mask, vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmacc_vv_u64m4_m (vbool16_t mask, vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmacc_vv_u64m8_m (vbool8_t mask, vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmacc_vx">18.2. vmacc.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmacc.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3c9dc00051561cdac44d400917f30e9b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-add, overwrite addend.
vd[i] = +(x[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmacc_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmacc_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmacc_vx_i8mf8 (vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmacc_vx_i8mf4 (vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmacc_vx_i8mf2 (vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmacc_vx_i8m1 (vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmacc_vx_i8m2 (vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmacc_vx_i8m4 (vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmacc_vx_i8m8 (vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmacc_vx_i16mf4 (vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmacc_vx_i16mf2 (vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmacc_vx_i16m1 (vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmacc_vx_i16m2 (vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmacc_vx_i16m4 (vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmacc_vx_i16m8 (vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmacc_vx_i32mf2 (vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmacc_vx_i32m1 (vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmacc_vx_i32m2 (vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmacc_vx_i32m4 (vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmacc_vx_i32m8 (vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmacc_vx_i64m1 (vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmacc_vx_i64m2 (vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmacc_vx_i64m4 (vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmacc_vx_i64m8 (vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmacc_vx_u8mf8 (vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmacc_vx_u8mf4 (vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmacc_vx_u8mf2 (vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmacc_vx_u8m1 (vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmacc_vx_u8m2 (vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmacc_vx_u8m4 (vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmacc_vx_u8m8 (vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmacc_vx_u16mf4 (vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmacc_vx_u16mf2 (vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmacc_vx_u16m1 (vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmacc_vx_u16m2 (vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmacc_vx_u16m4 (vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmacc_vx_u16m8 (vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmacc_vx_u32mf2 (vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmacc_vx_u32m1 (vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmacc_vx_u32m2 (vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmacc_vx_u32m4 (vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmacc_vx_u32m8 (vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmacc_vx_u64m1 (vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmacc_vx_u64m2 (vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmacc_vx_u64m4 (vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmacc_vx_u64m8 (vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vmacc_vx_i8mf8_m (vbool64_t mask, vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmacc_vx_i8mf4_m (vbool32_t mask, vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmacc_vx_i8mf2_m (vbool16_t mask, vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmacc_vx_i8m1_m (vbool8_t mask, vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmacc_vx_i8m2_m (vbool4_t mask, vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmacc_vx_i8m4_m (vbool2_t mask, vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmacc_vx_i8m8_m (vbool1_t mask, vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmacc_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmacc_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmacc_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmacc_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmacc_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmacc_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmacc_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmacc_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmacc_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmacc_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmacc_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmacc_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmacc_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmacc_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmacc_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmacc_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmacc_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmacc_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmacc_vx_u8m1_m (vbool8_t mask, vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmacc_vx_u8m2_m (vbool4_t mask, vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmacc_vx_u8m4_m (vbool2_t mask, vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmacc_vx_u8m8_m (vbool1_t mask, vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmacc_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmacc_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmacc_vx_u16m1_m (vbool16_t mask, vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmacc_vx_u16m2_m (vbool8_t mask, vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmacc_vx_u16m4_m (vbool4_t mask, vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmacc_vx_u16m8_m (vbool2_t mask, vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmacc_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmacc_vx_u32m1_m (vbool32_t mask, vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmacc_vx_u32m2_m (vbool16_t mask, vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmacc_vx_u32m4_m (vbool8_t mask, vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmacc_vx_u32m8_m (vbool4_t mask, vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmacc_vx_u64m1_m (vbool64_t mask, vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmacc_vx_u64m2_m (vbool32_t mask, vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmacc_vx_u64m4_m (vbool16_t mask, vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmacc_vx_u64m8_m (vbool8_t mask, vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnmsac_vv">18.3. vnmsac.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnmsac.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2ef81ad29f683b6a6cf9510cc584987b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-sub, overwrite minuend.
vd[i] = -(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsac_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsac_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnmsac_vv_i8mf8 (vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsac_vv_i8mf4 (vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsac_vv_i8mf2 (vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsac_vv_i8m1 (vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsac_vv_i8m2 (vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsac_vv_i8m4 (vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsac_vv_i8m8 (vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsac_vv_i16mf4 (vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsac_vv_i16mf2 (vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsac_vv_i16m1 (vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsac_vv_i16m2 (vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsac_vv_i16m4 (vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsac_vv_i16m8 (vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsac_vv_i32mf2 (vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsac_vv_i32m1 (vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsac_vv_i32m2 (vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsac_vv_i32m4 (vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsac_vv_i32m8 (vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsac_vv_i64m1 (vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsac_vv_i64m2 (vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsac_vv_i64m4 (vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsac_vv_i64m8 (vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsac_vv_u8mf8 (vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsac_vv_u8mf4 (vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsac_vv_u8mf2 (vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsac_vv_u8m1 (vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsac_vv_u8m2 (vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsac_vv_u8m4 (vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsac_vv_u8m8 (vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsac_vv_u16mf4 (vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsac_vv_u16mf2 (vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsac_vv_u16m1 (vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsac_vv_u16m2 (vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsac_vv_u16m4 (vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsac_vv_u16m8 (vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsac_vv_u32mf2 (vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsac_vv_u32m1 (vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsac_vv_u32m2 (vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsac_vv_u32m4 (vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsac_vv_u32m8 (vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsac_vv_u64m1 (vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsac_vv_u64m2 (vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsac_vv_u64m4 (vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsac_vv_u64m8 (vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vnmsac_vv_i8mf8_m (vbool64_t mask, vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsac_vv_i8mf4_m (vbool32_t mask, vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsac_vv_i8mf2_m (vbool16_t mask, vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsac_vv_i8m1_m (vbool8_t mask, vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsac_vv_i8m2_m (vbool4_t mask, vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsac_vv_i8m4_m (vbool2_t mask, vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsac_vv_i8m8_m (vbool1_t mask, vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsac_vv_i16mf4_m (vbool64_t mask, vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsac_vv_i16mf2_m (vbool32_t mask, vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsac_vv_i16m1_m (vbool16_t mask, vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsac_vv_i16m2_m (vbool8_t mask, vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsac_vv_i16m4_m (vbool4_t mask, vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsac_vv_i16m8_m (vbool2_t mask, vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsac_vv_i32mf2_m (vbool64_t mask, vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsac_vv_i32m1_m (vbool32_t mask, vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsac_vv_i32m2_m (vbool16_t mask, vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsac_vv_i32m4_m (vbool8_t mask, vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsac_vv_i32m8_m (vbool4_t mask, vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsac_vv_i64m1_m (vbool64_t mask, vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsac_vv_i64m2_m (vbool32_t mask, vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsac_vv_i64m4_m (vbool16_t mask, vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsac_vv_i64m8_m (vbool8_t mask, vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsac_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsac_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsac_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsac_vv_u8m1_m (vbool8_t mask, vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsac_vv_u8m2_m (vbool4_t mask, vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsac_vv_u8m4_m (vbool2_t mask, vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsac_vv_u8m8_m (vbool1_t mask, vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsac_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsac_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsac_vv_u16m1_m (vbool16_t mask, vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsac_vv_u16m2_m (vbool8_t mask, vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsac_vv_u16m4_m (vbool4_t mask, vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsac_vv_u16m8_m (vbool2_t mask, vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsac_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsac_vv_u32m1_m (vbool32_t mask, vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsac_vv_u32m2_m (vbool16_t mask, vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsac_vv_u32m4_m (vbool8_t mask, vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsac_vv_u32m8_m (vbool4_t mask, vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsac_vv_u64m1_m (vbool64_t mask, vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsac_vv_u64m2_m (vbool32_t mask, vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsac_vv_u64m4_m (vbool16_t mask, vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsac_vv_u64m8_m (vbool8_t mask, vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnmsac_vx">18.4. vnmsac.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnmsac.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-985b8a0ad76d4bfcf2e8766d28a10ca2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-sub, overwrite minuend.
vd[i] = -(x[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsac_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsac_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnmsac_vx_i8mf8 (vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsac_vx_i8mf4 (vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsac_vx_i8mf2 (vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsac_vx_i8m1 (vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsac_vx_i8m2 (vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsac_vx_i8m4 (vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsac_vx_i8m8 (vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsac_vx_i16mf4 (vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsac_vx_i16mf2 (vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsac_vx_i16m1 (vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsac_vx_i16m2 (vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsac_vx_i16m4 (vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsac_vx_i16m8 (vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsac_vx_i32mf2 (vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsac_vx_i32m1 (vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsac_vx_i32m2 (vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsac_vx_i32m4 (vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsac_vx_i32m8 (vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsac_vx_i64m1 (vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsac_vx_i64m2 (vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsac_vx_i64m4 (vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsac_vx_i64m8 (vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsac_vx_u8mf8 (vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsac_vx_u8mf4 (vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsac_vx_u8mf2 (vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsac_vx_u8m1 (vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsac_vx_u8m2 (vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsac_vx_u8m4 (vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsac_vx_u8m8 (vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsac_vx_u16mf4 (vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsac_vx_u16mf2 (vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsac_vx_u16m1 (vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsac_vx_u16m2 (vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsac_vx_u16m4 (vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsac_vx_u16m8 (vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsac_vx_u32mf2 (vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsac_vx_u32m1 (vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsac_vx_u32m2 (vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsac_vx_u32m4 (vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsac_vx_u32m8 (vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsac_vx_u64m1 (vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsac_vx_u64m2 (vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsac_vx_u64m4 (vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsac_vx_u64m8 (vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vnmsac_vx_i8mf8_m (vbool64_t mask, vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsac_vx_i8mf4_m (vbool32_t mask, vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsac_vx_i8mf2_m (vbool16_t mask, vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsac_vx_i8m1_m (vbool8_t mask, vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsac_vx_i8m2_m (vbool4_t mask, vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsac_vx_i8m4_m (vbool2_t mask, vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsac_vx_i8m8_m (vbool1_t mask, vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsac_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsac_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsac_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsac_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsac_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsac_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsac_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsac_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsac_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsac_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsac_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsac_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsac_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsac_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsac_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsac_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsac_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsac_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsac_vx_u8m1_m (vbool8_t mask, vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsac_vx_u8m2_m (vbool4_t mask, vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsac_vx_u8m4_m (vbool2_t mask, vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsac_vx_u8m8_m (vbool1_t mask, vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsac_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsac_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsac_vx_u16m1_m (vbool16_t mask, vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsac_vx_u16m2_m (vbool8_t mask, vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsac_vx_u16m4_m (vbool4_t mask, vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsac_vx_u16m8_m (vbool2_t mask, vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsac_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsac_vx_u32m1_m (vbool32_t mask, vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsac_vx_u32m2_m (vbool16_t mask, vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsac_vx_u32m4_m (vbool8_t mask, vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsac_vx_u32m8_m (vbool4_t mask, vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsac_vx_u64m1_m (vbool64_t mask, vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsac_vx_u64m2_m (vbool32_t mask, vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsac_vx_u64m4_m (vbool16_t mask, vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsac_vx_u64m8_m (vbool8_t mask, vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadd_vv">18.5. vmadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadd.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2c51fc212698334ff7f6776936de01d3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-add, overwrite multiplicand.
vd[i] = (vs1[i] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmadd_vv_i8mf8 (vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmadd_vv_i8mf4 (vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmadd_vv_i8mf2 (vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmadd_vv_i8m1 (vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmadd_vv_i8m2 (vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmadd_vv_i8m4 (vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmadd_vv_i8m8 (vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmadd_vv_i16mf4 (vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmadd_vv_i16mf2 (vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmadd_vv_i16m1 (vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmadd_vv_i16m2 (vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmadd_vv_i16m4 (vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmadd_vv_i16m8 (vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmadd_vv_i32mf2 (vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmadd_vv_i32m1 (vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmadd_vv_i32m2 (vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmadd_vv_i32m4 (vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmadd_vv_i32m8 (vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmadd_vv_i64m1 (vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmadd_vv_i64m2 (vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmadd_vv_i64m4 (vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmadd_vv_i64m8 (vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmadd_vv_u8mf8 (vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmadd_vv_u8mf4 (vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmadd_vv_u8mf2 (vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmadd_vv_u8m1 (vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmadd_vv_u8m2 (vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmadd_vv_u8m4 (vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmadd_vv_u8m8 (vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmadd_vv_u16mf4 (vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmadd_vv_u16mf2 (vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmadd_vv_u16m1 (vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmadd_vv_u16m2 (vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmadd_vv_u16m4 (vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmadd_vv_u16m8 (vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmadd_vv_u32mf2 (vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmadd_vv_u32m1 (vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmadd_vv_u32m2 (vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmadd_vv_u32m4 (vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmadd_vv_u32m8 (vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmadd_vv_u64m1 (vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmadd_vv_u64m2 (vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmadd_vv_u64m4 (vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmadd_vv_u64m8 (vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vmadd_vv_i8mf8_m (vbool64_t mask, vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmadd_vv_i8mf4_m (vbool32_t mask, vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmadd_vv_i8mf2_m (vbool16_t mask, vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmadd_vv_i8m1_m (vbool8_t mask, vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmadd_vv_i8m2_m (vbool4_t mask, vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmadd_vv_i8m4_m (vbool2_t mask, vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmadd_vv_i8m8_m (vbool1_t mask, vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmadd_vv_i16mf4_m (vbool64_t mask, vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmadd_vv_i16mf2_m (vbool32_t mask, vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmadd_vv_i16m1_m (vbool16_t mask, vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmadd_vv_i16m2_m (vbool8_t mask, vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmadd_vv_i16m4_m (vbool4_t mask, vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmadd_vv_i16m8_m (vbool2_t mask, vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmadd_vv_i32mf2_m (vbool64_t mask, vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmadd_vv_i32m1_m (vbool32_t mask, vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmadd_vv_i32m2_m (vbool16_t mask, vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmadd_vv_i32m4_m (vbool8_t mask, vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmadd_vv_i32m8_m (vbool4_t mask, vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmadd_vv_i64m1_m (vbool64_t mask, vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmadd_vv_i64m2_m (vbool32_t mask, vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmadd_vv_i64m4_m (vbool16_t mask, vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmadd_vv_i64m8_m (vbool8_t mask, vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmadd_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmadd_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmadd_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmadd_vv_u8m1_m (vbool8_t mask, vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmadd_vv_u8m2_m (vbool4_t mask, vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmadd_vv_u8m4_m (vbool2_t mask, vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmadd_vv_u8m8_m (vbool1_t mask, vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmadd_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmadd_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmadd_vv_u16m1_m (vbool16_t mask, vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmadd_vv_u16m2_m (vbool8_t mask, vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmadd_vv_u16m4_m (vbool4_t mask, vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmadd_vv_u16m8_m (vbool2_t mask, vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmadd_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmadd_vv_u32m1_m (vbool32_t mask, vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmadd_vv_u32m2_m (vbool16_t mask, vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmadd_vv_u32m4_m (vbool8_t mask, vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmadd_vv_u32m8_m (vbool4_t mask, vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmadd_vv_u64m1_m (vbool64_t mask, vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmadd_vv_u64m2_m (vbool32_t mask, vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmadd_vv_u64m4_m (vbool16_t mask, vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmadd_vv_u64m8_m (vbool8_t mask, vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmadd_vx">18.6. vmadd.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmadd.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8f73fdf8a4f69084e21bc2e8fa611f7b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-add, overwrite multiplicand.
vd[i] = (x[rs1] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadd_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmadd_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmadd_vx_i8mf8 (vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmadd_vx_i8mf4 (vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmadd_vx_i8mf2 (vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmadd_vx_i8m1 (vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmadd_vx_i8m2 (vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmadd_vx_i8m4 (vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmadd_vx_i8m8 (vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmadd_vx_i16mf4 (vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmadd_vx_i16mf2 (vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmadd_vx_i16m1 (vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmadd_vx_i16m2 (vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmadd_vx_i16m4 (vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmadd_vx_i16m8 (vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmadd_vx_i32mf2 (vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmadd_vx_i32m1 (vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmadd_vx_i32m2 (vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmadd_vx_i32m4 (vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmadd_vx_i32m8 (vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmadd_vx_i64m1 (vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmadd_vx_i64m2 (vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmadd_vx_i64m4 (vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmadd_vx_i64m8 (vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmadd_vx_u8mf8 (vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmadd_vx_u8mf4 (vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmadd_vx_u8mf2 (vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmadd_vx_u8m1 (vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmadd_vx_u8m2 (vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmadd_vx_u8m4 (vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmadd_vx_u8m8 (vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmadd_vx_u16mf4 (vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmadd_vx_u16mf2 (vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmadd_vx_u16m1 (vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmadd_vx_u16m2 (vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmadd_vx_u16m4 (vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmadd_vx_u16m8 (vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmadd_vx_u32mf2 (vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmadd_vx_u32m1 (vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmadd_vx_u32m2 (vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmadd_vx_u32m4 (vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmadd_vx_u32m8 (vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmadd_vx_u64m1 (vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmadd_vx_u64m2 (vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmadd_vx_u64m4 (vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmadd_vx_u64m8 (vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vmadd_vx_i8mf8_m (vbool64_t mask, vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vmadd_vx_i8mf4_m (vbool32_t mask, vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vmadd_vx_i8mf2_m (vbool16_t mask, vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vmadd_vx_i8m1_m (vbool8_t mask, vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vmadd_vx_i8m2_m (vbool4_t mask, vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vmadd_vx_i8m4_m (vbool2_t mask, vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vmadd_vx_i8m8_m (vbool1_t mask, vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vmadd_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vmadd_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vmadd_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vmadd_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vmadd_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vmadd_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vmadd_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vmadd_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vmadd_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vmadd_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vmadd_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vmadd_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vmadd_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vmadd_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vmadd_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vmadd_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vmadd_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vmadd_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vmadd_vx_u8m1_m (vbool8_t mask, vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vmadd_vx_u8m2_m (vbool4_t mask, vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vmadd_vx_u8m4_m (vbool2_t mask, vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vmadd_vx_u8m8_m (vbool1_t mask, vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vmadd_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vmadd_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vmadd_vx_u16m1_m (vbool16_t mask, vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vmadd_vx_u16m2_m (vbool8_t mask, vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vmadd_vx_u16m4_m (vbool4_t mask, vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vmadd_vx_u16m8_m (vbool2_t mask, vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vmadd_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vmadd_vx_u32m1_m (vbool32_t mask, vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vmadd_vx_u32m2_m (vbool16_t mask, vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vmadd_vx_u32m4_m (vbool8_t mask, vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vmadd_vx_u32m8_m (vbool4_t mask, vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vmadd_vx_u64m1_m (vbool64_t mask, vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vmadd_vx_u64m2_m (vbool32_t mask, vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vmadd_vx_u64m4_m (vbool16_t mask, vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vmadd_vx_u64m8_m (vbool8_t mask, vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnmsub_vv">18.7. vnmsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnmsub.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cce56ead8d24755f87e36adc7fefb7f3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-sub, overwrite multiplicand.
vd[i] = -(vs1[i] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsub_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsub_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnmsub_vv_i8mf8 (vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsub_vv_i8mf4 (vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsub_vv_i8mf2 (vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsub_vv_i8m1 (vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsub_vv_i8m2 (vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsub_vv_i8m4 (vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsub_vv_i8m8 (vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsub_vv_i16mf4 (vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsub_vv_i16mf2 (vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsub_vv_i16m1 (vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsub_vv_i16m2 (vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsub_vv_i16m4 (vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsub_vv_i16m8 (vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsub_vv_i32mf2 (vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsub_vv_i32m1 (vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsub_vv_i32m2 (vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsub_vv_i32m4 (vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsub_vv_i32m8 (vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsub_vv_i64m1 (vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsub_vv_i64m2 (vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsub_vv_i64m4 (vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsub_vv_i64m8 (vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsub_vv_u8mf8 (vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsub_vv_u8mf4 (vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsub_vv_u8mf2 (vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsub_vv_u8m1 (vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsub_vv_u8m2 (vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsub_vv_u8m4 (vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsub_vv_u8m8 (vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsub_vv_u16mf4 (vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsub_vv_u16mf2 (vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsub_vv_u16m1 (vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsub_vv_u16m2 (vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsub_vv_u16m4 (vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsub_vv_u16m8 (vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsub_vv_u32mf2 (vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsub_vv_u32m1 (vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsub_vv_u32m2 (vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsub_vv_u32m4 (vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsub_vv_u32m8 (vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsub_vv_u64m1 (vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsub_vv_u64m2 (vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsub_vv_u64m4 (vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsub_vv_u64m8 (vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vnmsub_vv_i8mf8_m (vbool64_t mask, vint8mf8_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsub_vv_i8mf4_m (vbool32_t mask, vint8mf4_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsub_vv_i8mf2_m (vbool16_t mask, vint8mf2_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsub_vv_i8m1_m (vbool8_t mask, vint8m1_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsub_vv_i8m2_m (vbool4_t mask, vint8m2_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsub_vv_i8m4_m (vbool2_t mask, vint8m4_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsub_vv_i8m8_m (vbool1_t mask, vint8m8_t vd, vint8m8_t vs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsub_vv_i16mf4_m (vbool64_t mask, vint16mf4_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsub_vv_i16mf2_m (vbool32_t mask, vint16mf2_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsub_vv_i16m1_m (vbool16_t mask, vint16m1_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsub_vv_i16m2_m (vbool8_t mask, vint16m2_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsub_vv_i16m4_m (vbool4_t mask, vint16m4_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsub_vv_i16m8_m (vbool2_t mask, vint16m8_t vd, vint16m8_t vs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsub_vv_i32mf2_m (vbool64_t mask, vint32mf2_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsub_vv_i32m1_m (vbool32_t mask, vint32m1_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsub_vv_i32m2_m (vbool16_t mask, vint32m2_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsub_vv_i32m4_m (vbool8_t mask, vint32m4_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsub_vv_i32m8_m (vbool4_t mask, vint32m8_t vd, vint32m8_t vs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsub_vv_i64m1_m (vbool64_t mask, vint64m1_t vd, vint64m1_t vs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsub_vv_i64m2_m (vbool32_t mask, vint64m2_t vd, vint64m2_t vs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsub_vv_i64m4_m (vbool16_t mask, vint64m4_t vd, vint64m4_t vs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsub_vv_i64m8_m (vbool8_t mask, vint64m8_t vd, vint64m8_t vs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsub_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsub_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsub_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsub_vv_u8m1_m (vbool8_t mask, vuint8m1_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsub_vv_u8m2_m (vbool4_t mask, vuint8m2_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsub_vv_u8m4_m (vbool2_t mask, vuint8m4_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsub_vv_u8m8_m (vbool1_t mask, vuint8m8_t vd, vuint8m8_t vs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsub_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsub_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsub_vv_u16m1_m (vbool16_t mask, vuint16m1_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsub_vv_u16m2_m (vbool8_t mask, vuint16m2_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsub_vv_u16m4_m (vbool4_t mask, vuint16m4_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsub_vv_u16m8_m (vbool2_t mask, vuint16m8_t vd, vuint16m8_t vs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsub_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsub_vv_u32m1_m (vbool32_t mask, vuint32m1_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsub_vv_u32m2_m (vbool16_t mask, vuint32m2_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsub_vv_u32m4_m (vbool8_t mask, vuint32m4_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsub_vv_u32m8_m (vbool4_t mask, vuint32m8_t vd, vuint32m8_t vs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsub_vv_u64m1_m (vbool64_t mask, vuint64m1_t vd, vuint64m1_t vs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsub_vv_u64m2_m (vbool32_t mask, vuint64m2_t vd, vuint64m2_t vs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsub_vv_u64m4_m (vbool16_t mask, vuint64m4_t vd, vuint64m4_t vs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsub_vv_u64m8_m (vbool8_t mask, vuint64m8_t vd, vuint64m8_t vs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnmsub_vx">18.8. vnmsub.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnmsub.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b66e9d4f55cf56ceb9a2be7262f85b30.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Integer multiply-sub, overwrite multiplicand.
vd[i] = -(x[rs1] * vd[i]) + vs2[i]</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_widening_integer_multiply_add_instructions">19. Vector Widening Integer Multiply-Add Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsub_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vnmsub_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnmsub_vx_i8mf8 (vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsub_vx_i8mf4 (vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsub_vx_i8mf2 (vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsub_vx_i8m1 (vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsub_vx_i8m2 (vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsub_vx_i8m4 (vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsub_vx_i8m8 (vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsub_vx_i16mf4 (vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsub_vx_i16mf2 (vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsub_vx_i16m1 (vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsub_vx_i16m2 (vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsub_vx_i16m4 (vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsub_vx_i16m8 (vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsub_vx_i32mf2 (vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsub_vx_i32m1 (vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsub_vx_i32m2 (vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsub_vx_i32m4 (vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsub_vx_i32m8 (vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsub_vx_i64m1 (vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsub_vx_i64m2 (vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsub_vx_i64m4 (vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsub_vx_i64m8 (vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsub_vx_u8mf8 (vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsub_vx_u8mf4 (vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsub_vx_u8mf2 (vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsub_vx_u8m1 (vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsub_vx_u8m2 (vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsub_vx_u8m4 (vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsub_vx_u8m8 (vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsub_vx_u16mf4 (vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsub_vx_u16mf2 (vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsub_vx_u16m1 (vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsub_vx_u16m2 (vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsub_vx_u16m4 (vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsub_vx_u16m8 (vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsub_vx_u32mf2 (vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsub_vx_u32m1 (vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsub_vx_u32m2 (vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsub_vx_u32m4 (vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsub_vx_u32m8 (vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsub_vx_u64m1 (vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsub_vx_u64m2 (vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsub_vx_u64m4 (vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsub_vx_u64m8 (vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);
vint8mf8_t __riscv_vnmsub_vx_i8mf8_m (vbool64_t mask, vint8mf8_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint8mf4_t __riscv_vnmsub_vx_i8mf4_m (vbool32_t mask, vint8mf4_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint8mf2_t __riscv_vnmsub_vx_i8mf2_m (vbool16_t mask, vint8mf2_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint8m1_t __riscv_vnmsub_vx_i8m1_m (vbool8_t mask, vint8m1_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint8m2_t __riscv_vnmsub_vx_i8m2_m (vbool4_t mask, vint8m2_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint8m4_t __riscv_vnmsub_vx_i8m4_m (vbool2_t mask, vint8m4_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint8m8_t __riscv_vnmsub_vx_i8m8_m (vbool1_t mask, vint8m8_t vd, int8_t rs1, vint8m8_t vs2, size_t vl);
vint16mf4_t __riscv_vnmsub_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint16mf2_t __riscv_vnmsub_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint16m1_t __riscv_vnmsub_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint16m2_t __riscv_vnmsub_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint16m4_t __riscv_vnmsub_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint16m8_t __riscv_vnmsub_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, int16_t rs1, vint16m8_t vs2, size_t vl);
vint32mf2_t __riscv_vnmsub_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint32m1_t __riscv_vnmsub_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint32m2_t __riscv_vnmsub_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint32m4_t __riscv_vnmsub_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint32m8_t __riscv_vnmsub_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, int32_t rs1, vint32m8_t vs2, size_t vl);
vint64m1_t __riscv_vnmsub_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, int64_t rs1, vint64m1_t vs2, size_t vl);
vint64m2_t __riscv_vnmsub_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, int64_t rs1, vint64m2_t vs2, size_t vl);
vint64m4_t __riscv_vnmsub_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, int64_t rs1, vint64m4_t vs2, size_t vl);
vint64m8_t __riscv_vnmsub_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, int64_t rs1, vint64m8_t vs2, size_t vl);
vuint8mf8_t __riscv_vnmsub_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint8mf4_t __riscv_vnmsub_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint8mf2_t __riscv_vnmsub_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint8m1_t __riscv_vnmsub_vx_u8m1_m (vbool8_t mask, vuint8m1_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint8m2_t __riscv_vnmsub_vx_u8m2_m (vbool4_t mask, vuint8m2_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint8m4_t __riscv_vnmsub_vx_u8m4_m (vbool2_t mask, vuint8m4_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint8m8_t __riscv_vnmsub_vx_u8m8_m (vbool1_t mask, vuint8m8_t vd, uint8_t rs1, vuint8m8_t vs2, size_t vl);
vuint16mf4_t __riscv_vnmsub_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint16mf2_t __riscv_vnmsub_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint16m1_t __riscv_vnmsub_vx_u16m1_m (vbool16_t mask, vuint16m1_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint16m2_t __riscv_vnmsub_vx_u16m2_m (vbool8_t mask, vuint16m2_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint16m4_t __riscv_vnmsub_vx_u16m4_m (vbool4_t mask, vuint16m4_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint16m8_t __riscv_vnmsub_vx_u16m8_m (vbool2_t mask, vuint16m8_t vd, uint16_t rs1, vuint16m8_t vs2, size_t vl);
vuint32mf2_t __riscv_vnmsub_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vnmsub_vx_u32m1_m (vbool32_t mask, vuint32m1_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vnmsub_vx_u32m2_m (vbool16_t mask, vuint32m2_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vnmsub_vx_u32m4_m (vbool8_t mask, vuint32m4_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vnmsub_vx_u32m8_m (vbool4_t mask, vuint32m8_t vd, uint32_t rs1, vuint32m8_t vs2, size_t vl);
vuint64m1_t __riscv_vnmsub_vx_u64m1_m (vbool64_t mask, vuint64m1_t vd, uint64_t rs1, vuint64m1_t vs2, size_t vl);
vuint64m2_t __riscv_vnmsub_vx_u64m2_m (vbool32_t mask, vuint64m2_t vd, uint64_t rs1, vuint64m2_t vs2, size_t vl);
vuint64m4_t __riscv_vnmsub_vx_u64m4_m (vbool16_t mask, vuint64m4_t vd, uint64_t rs1, vuint64m4_t vs2, size_t vl);
vuint64m8_t __riscv_vnmsub_vx_u64m8_m (vbool8_t mask, vuint64m8_t vd, uint64_t rs1, vuint64m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vwmaccu_vv">19.1. vwmaccu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmaccu.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3c0b85ab9b90189db7642dd9df348ea9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned-integer multiply-add, overwrite addend.
vd[i] = +(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwmaccu_vv_u16mf4 (vuint16mf4_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint16mf2_t __riscv_vwmaccu_vv_u16mf2 (vuint16mf2_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint16m1_t __riscv_vwmaccu_vv_u16m1 (vuint16m1_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint16m2_t __riscv_vwmaccu_vv_u16m2 (vuint16m2_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint16m4_t __riscv_vwmaccu_vv_u16m4 (vuint16m4_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint16m8_t __riscv_vwmaccu_vv_u16m8 (vuint16m8_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint32mf2_t __riscv_vwmaccu_vv_u32mf2 (vuint32mf2_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint32m1_t __riscv_vwmaccu_vv_u32m1 (vuint32m1_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint32m2_t __riscv_vwmaccu_vv_u32m2 (vuint32m2_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint32m4_t __riscv_vwmaccu_vv_u32m4 (vuint32m4_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint32m8_t __riscv_vwmaccu_vv_u32m8 (vuint32m8_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint64m1_t __riscv_vwmaccu_vv_u64m1 (vuint64m1_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint64m2_t __riscv_vwmaccu_vv_u64m2 (vuint64m2_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint64m4_t __riscv_vwmaccu_vv_u64m4 (vuint64m4_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint64m8_t __riscv_vwmaccu_vv_u64m8 (vuint64m8_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vuint16mf4_t __riscv_vwmaccu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, vuint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vuint16mf2_t __riscv_vwmaccu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, vuint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vuint16m1_t __riscv_vwmaccu_vv_u16m1_m (vbool16_t mask, vuint16m1_t vd, vuint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vuint16m2_t __riscv_vwmaccu_vv_u16m2_m (vbool8_t mask, vuint16m2_t vd, vuint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vuint16m4_t __riscv_vwmaccu_vv_u16m4_m (vbool4_t mask, vuint16m4_t vd, vuint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vuint16m8_t __riscv_vwmaccu_vv_u16m8_m (vbool2_t mask, vuint16m8_t vd, vuint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vuint32mf2_t __riscv_vwmaccu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, vuint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vuint32m1_t __riscv_vwmaccu_vv_u32m1_m (vbool32_t mask, vuint32m1_t vd, vuint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vuint32m2_t __riscv_vwmaccu_vv_u32m2_m (vbool16_t mask, vuint32m2_t vd, vuint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vuint32m4_t __riscv_vwmaccu_vv_u32m4_m (vbool8_t mask, vuint32m4_t vd, vuint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vuint32m8_t __riscv_vwmaccu_vv_u32m8_m (vbool4_t mask, vuint32m8_t vd, vuint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vuint64m1_t __riscv_vwmaccu_vv_u64m1_m (vbool64_t mask, vuint64m1_t vd, vuint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vuint64m2_t __riscv_vwmaccu_vv_u64m2_m (vbool32_t mask, vuint64m2_t vd, vuint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vuint64m4_t __riscv_vwmaccu_vv_u64m4_m (vbool16_t mask, vuint64m4_t vd, vuint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vuint64m8_t __riscv_vwmaccu_vv_u64m8_m (vbool8_t mask, vuint64m8_t vd, vuint32m4_t vs1, vuint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmaccu_vx">19.2. vwmaccu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmaccu.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-05f92942b7335febbb7c7f527374a056.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned-integer multiply-add, overwrite addend.
vd[i] = +(x[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vwmaccu_vx_u16mf4 (vuint16mf4_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint16mf2_t __riscv_vwmaccu_vx_u16mf2 (vuint16mf2_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint16m1_t __riscv_vwmaccu_vx_u16m1 (vuint16m1_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint16m2_t __riscv_vwmaccu_vx_u16m2 (vuint16m2_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint16m4_t __riscv_vwmaccu_vx_u16m4 (vuint16m4_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint16m8_t __riscv_vwmaccu_vx_u16m8 (vuint16m8_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint32mf2_t __riscv_vwmaccu_vx_u32mf2 (vuint32mf2_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint32m1_t __riscv_vwmaccu_vx_u32m1 (vuint32m1_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint32m2_t __riscv_vwmaccu_vx_u32m2 (vuint32m2_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint32m4_t __riscv_vwmaccu_vx_u32m4 (vuint32m4_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint32m8_t __riscv_vwmaccu_vx_u32m8 (vuint32m8_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint64m1_t __riscv_vwmaccu_vx_u64m1 (vuint64m1_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint64m2_t __riscv_vwmaccu_vx_u64m2 (vuint64m2_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint64m4_t __riscv_vwmaccu_vx_u64m4 (vuint64m4_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint64m8_t __riscv_vwmaccu_vx_u64m8 (vuint64m8_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);
vuint16mf4_t __riscv_vwmaccu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t vd, uint8_t rs1, vuint8mf8_t vs2, size_t vl);
vuint16mf2_t __riscv_vwmaccu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t vd, uint8_t rs1, vuint8mf4_t vs2, size_t vl);
vuint16m1_t __riscv_vwmaccu_vx_u16m1_m (vbool16_t mask, vuint16m1_t vd, uint8_t rs1, vuint8mf2_t vs2, size_t vl);
vuint16m2_t __riscv_vwmaccu_vx_u16m2_m (vbool8_t mask, vuint16m2_t vd, uint8_t rs1, vuint8m1_t vs2, size_t vl);
vuint16m4_t __riscv_vwmaccu_vx_u16m4_m (vbool4_t mask, vuint16m4_t vd, uint8_t rs1, vuint8m2_t vs2, size_t vl);
vuint16m8_t __riscv_vwmaccu_vx_u16m8_m (vbool2_t mask, vuint16m8_t vd, uint8_t rs1, vuint8m4_t vs2, size_t vl);
vuint32mf2_t __riscv_vwmaccu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t vd, uint16_t rs1, vuint16mf4_t vs2, size_t vl);
vuint32m1_t __riscv_vwmaccu_vx_u32m1_m (vbool32_t mask, vuint32m1_t vd, uint16_t rs1, vuint16mf2_t vs2, size_t vl);
vuint32m2_t __riscv_vwmaccu_vx_u32m2_m (vbool16_t mask, vuint32m2_t vd, uint16_t rs1, vuint16m1_t vs2, size_t vl);
vuint32m4_t __riscv_vwmaccu_vx_u32m4_m (vbool8_t mask, vuint32m4_t vd, uint16_t rs1, vuint16m2_t vs2, size_t vl);
vuint32m8_t __riscv_vwmaccu_vx_u32m8_m (vbool4_t mask, vuint32m8_t vd, uint16_t rs1, vuint16m4_t vs2, size_t vl);
vuint64m1_t __riscv_vwmaccu_vx_u64m1_m (vbool64_t mask, vuint64m1_t vd, uint32_t rs1, vuint32mf2_t vs2, size_t vl);
vuint64m2_t __riscv_vwmaccu_vx_u64m2_m (vbool32_t mask, vuint64m2_t vd, uint32_t rs1, vuint32m1_t vs2, size_t vl);
vuint64m4_t __riscv_vwmaccu_vx_u64m4_m (vbool16_t mask, vuint64m4_t vd, uint32_t rs1, vuint32m2_t vs2, size_t vl);
vuint64m8_t __riscv_vwmaccu_vx_u64m8_m (vbool8_t mask, vuint64m8_t vd, uint32_t rs1, vuint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmacc_vv">19.3. vwmacc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmacc.vv  vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0d7b37a7451679ada366f7ad60c3f51f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed-integer multiply-add, overwrite addend.
vd[i] = +(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmacc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmacc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmacc_vv_i16mf4 (vint16mf4_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmacc_vv_i16mf2 (vint16mf2_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmacc_vv_i16m1 (vint16m1_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmacc_vv_i16m2 (vint16m2_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmacc_vv_i16m4 (vint16m4_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmacc_vv_i16m8 (vint16m8_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmacc_vv_i32mf2 (vint32mf2_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmacc_vv_i32m1 (vint32m1_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmacc_vv_i32m2 (vint32m2_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmacc_vv_i32m4 (vint32m4_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmacc_vv_i32m8 (vint32m8_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmacc_vv_i64m1 (vint64m1_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmacc_vv_i64m2 (vint64m2_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmacc_vv_i64m4 (vint64m4_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmacc_vv_i64m8 (vint64m8_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);
vint16mf4_t __riscv_vwmacc_vv_i16mf4_m (vbool64_t mask, vint16mf4_t vd, vint8mf8_t vs1, vint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmacc_vv_i16mf2_m (vbool32_t mask, vint16mf2_t vd, vint8mf4_t vs1, vint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmacc_vv_i16m1_m (vbool16_t mask, vint16m1_t vd, vint8mf2_t vs1, vint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmacc_vv_i16m2_m (vbool8_t mask, vint16m2_t vd, vint8m1_t vs1, vint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmacc_vv_i16m4_m (vbool4_t mask, vint16m4_t vd, vint8m2_t vs1, vint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmacc_vv_i16m8_m (vbool2_t mask, vint16m8_t vd, vint8m4_t vs1, vint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmacc_vv_i32mf2_m (vbool64_t mask, vint32mf2_t vd, vint16mf4_t vs1, vint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmacc_vv_i32m1_m (vbool32_t mask, vint32m1_t vd, vint16mf2_t vs1, vint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmacc_vv_i32m2_m (vbool16_t mask, vint32m2_t vd, vint16m1_t vs1, vint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmacc_vv_i32m4_m (vbool8_t mask, vint32m4_t vd, vint16m2_t vs1, vint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmacc_vv_i32m8_m (vbool4_t mask, vint32m8_t vd, vint16m4_t vs1, vint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmacc_vv_i64m1_m (vbool64_t mask, vint64m1_t vd, vint32mf2_t vs1, vint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmacc_vv_i64m2_m (vbool32_t mask, vint64m2_t vd, vint32m1_t vs1, vint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmacc_vv_i64m4_m (vbool16_t mask, vint64m4_t vd, vint32m2_t vs1, vint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmacc_vv_i64m8_m (vbool8_t mask, vint64m8_t vd, vint32m4_t vs1, vint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmacc_vx">19.4. vwmacc.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmacc.vx  vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a20940608f257936e7c393b02106ba20.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed-integer multiply-add, overwrite addend.
vd[i] = +(x[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmacc_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmacc_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmacc_vx_i16mf4 (vint16mf4_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmacc_vx_i16mf2 (vint16mf2_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmacc_vx_i16m1 (vint16m1_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmacc_vx_i16m2 (vint16m2_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmacc_vx_i16m4 (vint16m4_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmacc_vx_i16m8 (vint16m8_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmacc_vx_i32mf2 (vint32mf2_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmacc_vx_i32m1 (vint32m1_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmacc_vx_i32m2 (vint32m2_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmacc_vx_i32m4 (vint32m4_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmacc_vx_i32m8 (vint32m8_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmacc_vx_i64m1 (vint64m1_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmacc_vx_i64m2 (vint64m2_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmacc_vx_i64m4 (vint64m4_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmacc_vx_i64m8 (vint64m8_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);
vint16mf4_t __riscv_vwmacc_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, int8_t rs1, vint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmacc_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, int8_t rs1, vint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmacc_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, int8_t rs1, vint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmacc_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, int8_t rs1, vint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmacc_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, int8_t rs1, vint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmacc_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, int8_t rs1, vint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmacc_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, int16_t rs1, vint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmacc_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, int16_t rs1, vint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmacc_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, int16_t rs1, vint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmacc_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, int16_t rs1, vint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmacc_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, int16_t rs1, vint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmacc_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, int32_t rs1, vint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmacc_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, int32_t rs1, vint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmacc_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, int32_t rs1, vint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmacc_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, int32_t rs1, vint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmaccsu_vv">19.5. vwmaccsu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmaccsu.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f6841baa86abf70f0229272de3cbafc2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed-unsigned-integer multiply-add, overwrite addend.
vd[i] = +(signed(vs1[i]) * unsigned(vs2[i])) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccsu_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccsu_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmaccsu_vv_i16mf4 (vint16mf4_t vd, vint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmaccsu_vv_i16mf2 (vint16mf2_t vd, vint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmaccsu_vv_i16m1 (vint16m1_t vd, vint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmaccsu_vv_i16m2 (vint16m2_t vd, vint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmaccsu_vv_i16m4 (vint16m4_t vd, vint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmaccsu_vv_i16m8 (vint16m8_t vd, vint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmaccsu_vv_i32mf2 (vint32mf2_t vd, vint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmaccsu_vv_i32m1 (vint32m1_t vd, vint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmaccsu_vv_i32m2 (vint32m2_t vd, vint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmaccsu_vv_i32m4 (vint32m4_t vd, vint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmaccsu_vv_i32m8 (vint32m8_t vd, vint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmaccsu_vv_i64m1 (vint64m1_t vd, vint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmaccsu_vv_i64m2 (vint64m2_t vd, vint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmaccsu_vv_i64m4 (vint64m4_t vd, vint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmaccsu_vv_i64m8 (vint64m8_t vd, vint32m4_t vs1, vuint32m4_t vs2, size_t vl);
vint16mf4_t __riscv_vwmaccsu_vv_i16mf4_m (vbool64_t mask, vint16mf4_t vd, vint8mf8_t vs1, vuint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmaccsu_vv_i16mf2_m (vbool32_t mask, vint16mf2_t vd, vint8mf4_t vs1, vuint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmaccsu_vv_i16m1_m (vbool16_t mask, vint16m1_t vd, vint8mf2_t vs1, vuint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmaccsu_vv_i16m2_m (vbool8_t mask, vint16m2_t vd, vint8m1_t vs1, vuint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmaccsu_vv_i16m4_m (vbool4_t mask, vint16m4_t vd, vint8m2_t vs1, vuint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmaccsu_vv_i16m8_m (vbool2_t mask, vint16m8_t vd, vint8m4_t vs1, vuint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmaccsu_vv_i32mf2_m (vbool64_t mask, vint32mf2_t vd, vint16mf4_t vs1, vuint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmaccsu_vv_i32m1_m (vbool32_t mask, vint32m1_t vd, vint16mf2_t vs1, vuint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmaccsu_vv_i32m2_m (vbool16_t mask, vint32m2_t vd, vint16m1_t vs1, vuint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmaccsu_vv_i32m4_m (vbool8_t mask, vint32m4_t vd, vint16m2_t vs1, vuint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmaccsu_vv_i32m8_m (vbool4_t mask, vint32m8_t vd, vint16m4_t vs1, vuint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmaccsu_vv_i64m1_m (vbool64_t mask, vint64m1_t vd, vint32mf2_t vs1, vuint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmaccsu_vv_i64m2_m (vbool32_t mask, vint64m2_t vd, vint32m1_t vs1, vuint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmaccsu_vv_i64m4_m (vbool16_t mask, vint64m4_t vd, vint32m2_t vs1, vuint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmaccsu_vv_i64m8_m (vbool8_t mask, vint64m8_t vd, vint32m4_t vs1, vuint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmaccsu_vx">19.6. vwmaccsu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmaccsu.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-958b2a375a8ec4d359d9d8ba129736eb.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening signed-unsigned-integer multiply-add, overwrite addend.
vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccsu_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccsu_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmaccsu_vx_i16mf4 (vint16mf4_t vd, int8_t rs1, vuint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmaccsu_vx_i16mf2 (vint16mf2_t vd, int8_t rs1, vuint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmaccsu_vx_i16m1 (vint16m1_t vd, int8_t rs1, vuint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmaccsu_vx_i16m2 (vint16m2_t vd, int8_t rs1, vuint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmaccsu_vx_i16m4 (vint16m4_t vd, int8_t rs1, vuint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmaccsu_vx_i16m8 (vint16m8_t vd, int8_t rs1, vuint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmaccsu_vx_i32mf2 (vint32mf2_t vd, int16_t rs1, vuint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmaccsu_vx_i32m1 (vint32m1_t vd, int16_t rs1, vuint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmaccsu_vx_i32m2 (vint32m2_t vd, int16_t rs1, vuint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmaccsu_vx_i32m4 (vint32m4_t vd, int16_t rs1, vuint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmaccsu_vx_i32m8 (vint32m8_t vd, int16_t rs1, vuint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmaccsu_vx_i64m1 (vint64m1_t vd, int32_t rs1, vuint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmaccsu_vx_i64m2 (vint64m2_t vd, int32_t rs1, vuint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmaccsu_vx_i64m4 (vint64m4_t vd, int32_t rs1, vuint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmaccsu_vx_i64m8 (vint64m8_t vd, int32_t rs1, vuint32m4_t vs2, size_t vl);
vint16mf4_t __riscv_vwmaccsu_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, int8_t rs1, vuint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmaccsu_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, int8_t rs1, vuint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmaccsu_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, int8_t rs1, vuint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmaccsu_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, int8_t rs1, vuint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmaccsu_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, int8_t rs1, vuint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmaccsu_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, int8_t rs1, vuint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmaccsu_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, int16_t rs1, vuint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmaccsu_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, int16_t rs1, vuint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmaccsu_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, int16_t rs1, vuint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmaccsu_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, int16_t rs1, vuint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmaccsu_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, int16_t rs1, vuint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmaccsu_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, int32_t rs1, vuint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmaccsu_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, int32_t rs1, vuint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmaccsu_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, int32_t rs1, vuint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmaccsu_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, int32_t rs1, vuint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwmaccus_vx">19.7. vwmaccus.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwmaccus.vx vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f4f636744341242b33fbd3a150c5fae4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening unsigned-signed-integer multiply-add, overwrite addend.
vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccus_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vwmaccus_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vwmaccus_vx_i16mf4 (vint16mf4_t vd, uint8_t rs1, vint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmaccus_vx_i16mf2 (vint16mf2_t vd, uint8_t rs1, vint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmaccus_vx_i16m1 (vint16m1_t vd, uint8_t rs1, vint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmaccus_vx_i16m2 (vint16m2_t vd, uint8_t rs1, vint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmaccus_vx_i16m4 (vint16m4_t vd, uint8_t rs1, vint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmaccus_vx_i16m8 (vint16m8_t vd, uint8_t rs1, vint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmaccus_vx_i32mf2 (vint32mf2_t vd, uint16_t rs1, vint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmaccus_vx_i32m1 (vint32m1_t vd, uint16_t rs1, vint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmaccus_vx_i32m2 (vint32m2_t vd, uint16_t rs1, vint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmaccus_vx_i32m4 (vint32m4_t vd, uint16_t rs1, vint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmaccus_vx_i32m8 (vint32m8_t vd, uint16_t rs1, vint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmaccus_vx_i64m1 (vint64m1_t vd, uint32_t rs1, vint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmaccus_vx_i64m2 (vint64m2_t vd, uint32_t rs1, vint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmaccus_vx_i64m4 (vint64m4_t vd, uint32_t rs1, vint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmaccus_vx_i64m8 (vint64m8_t vd, uint32_t rs1, vint32m4_t vs2, size_t vl);
vint16mf4_t __riscv_vwmaccus_vx_i16mf4_m (vbool64_t mask, vint16mf4_t vd, uint8_t rs1, vint8mf8_t vs2, size_t vl);
vint16mf2_t __riscv_vwmaccus_vx_i16mf2_m (vbool32_t mask, vint16mf2_t vd, uint8_t rs1, vint8mf4_t vs2, size_t vl);
vint16m1_t __riscv_vwmaccus_vx_i16m1_m (vbool16_t mask, vint16m1_t vd, uint8_t rs1, vint8mf2_t vs2, size_t vl);
vint16m2_t __riscv_vwmaccus_vx_i16m2_m (vbool8_t mask, vint16m2_t vd, uint8_t rs1, vint8m1_t vs2, size_t vl);
vint16m4_t __riscv_vwmaccus_vx_i16m4_m (vbool4_t mask, vint16m4_t vd, uint8_t rs1, vint8m2_t vs2, size_t vl);
vint16m8_t __riscv_vwmaccus_vx_i16m8_m (vbool2_t mask, vint16m8_t vd, uint8_t rs1, vint8m4_t vs2, size_t vl);
vint32mf2_t __riscv_vwmaccus_vx_i32mf2_m (vbool64_t mask, vint32mf2_t vd, uint16_t rs1, vint16mf4_t vs2, size_t vl);
vint32m1_t __riscv_vwmaccus_vx_i32m1_m (vbool32_t mask, vint32m1_t vd, uint16_t rs1, vint16mf2_t vs2, size_t vl);
vint32m2_t __riscv_vwmaccus_vx_i32m2_m (vbool16_t mask, vint32m2_t vd, uint16_t rs1, vint16m1_t vs2, size_t vl);
vint32m4_t __riscv_vwmaccus_vx_i32m4_m (vbool8_t mask, vint32m4_t vd, uint16_t rs1, vint16m2_t vs2, size_t vl);
vint32m8_t __riscv_vwmaccus_vx_i32m8_m (vbool4_t mask, vint32m8_t vd, uint16_t rs1, vint16m4_t vs2, size_t vl);
vint64m1_t __riscv_vwmaccus_vx_i64m1_m (vbool64_t mask, vint64m1_t vd, uint32_t rs1, vint32mf2_t vs2, size_t vl);
vint64m2_t __riscv_vwmaccus_vx_i64m2_m (vbool32_t mask, vint64m2_t vd, uint32_t rs1, vint32m1_t vs2, size_t vl);
vint64m4_t __riscv_vwmaccus_vx_i64m4_m (vbool16_t mask, vint64m4_t vd, uint32_t rs1, vint32m2_t vs2, size_t vl);
vint64m8_t __riscv_vwmaccus_vx_i64m8_m (vbool8_t mask, vint64m8_t vd, uint32_t rs1, vint32m4_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_integer_merge_instructions">20. Vector Integer Merge Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vmerge_vvm">20.1. vmerge.vvm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmerge.vvm vd, vs2, vs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-69dcd2b3a11f9528a8daeb1e29bf3676.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = v0.mask[i] ? vs1[i] : vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmerge_vvm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmerge_vvm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmerge_vvm_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, vbool64_t mask, size_t vl);
vint8mf4_t __riscv_vmerge_vvm_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, vbool32_t mask, size_t vl);
vint8mf2_t __riscv_vmerge_vvm_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, vbool16_t mask, size_t vl);
vint8m1_t __riscv_vmerge_vvm_i8m1 (vint8m1_t op1, vint8m1_t op2, vbool8_t mask, size_t vl);
vint8m2_t __riscv_vmerge_vvm_i8m2 (vint8m2_t op1, vint8m2_t op2, vbool4_t mask, size_t vl);
vint8m4_t __riscv_vmerge_vvm_i8m4 (vint8m4_t op1, vint8m4_t op2, vbool2_t mask, size_t vl);
vint8m8_t __riscv_vmerge_vvm_i8m8 (vint8m8_t op1, vint8m8_t op2, vbool1_t mask, size_t vl);
vint16mf4_t __riscv_vmerge_vvm_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, vbool64_t mask, size_t vl);
vint16mf2_t __riscv_vmerge_vvm_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, vbool32_t mask, size_t vl);
vint16m1_t __riscv_vmerge_vvm_i16m1 (vint16m1_t op1, vint16m1_t op2, vbool16_t mask, size_t vl);
vint16m2_t __riscv_vmerge_vvm_i16m2 (vint16m2_t op1, vint16m2_t op2, vbool8_t mask, size_t vl);
vint16m4_t __riscv_vmerge_vvm_i16m4 (vint16m4_t op1, vint16m4_t op2, vbool4_t mask, size_t vl);
vint16m8_t __riscv_vmerge_vvm_i16m8 (vint16m8_t op1, vint16m8_t op2, vbool2_t mask, size_t vl);
vint32mf2_t __riscv_vmerge_vvm_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, vbool64_t mask, size_t vl);
vint32m1_t __riscv_vmerge_vvm_i32m1 (vint32m1_t op1, vint32m1_t op2, vbool32_t mask, size_t vl);
vint32m2_t __riscv_vmerge_vvm_i32m2 (vint32m2_t op1, vint32m2_t op2, vbool16_t mask, size_t vl);
vint32m4_t __riscv_vmerge_vvm_i32m4 (vint32m4_t op1, vint32m4_t op2, vbool8_t mask, size_t vl);
vint32m8_t __riscv_vmerge_vvm_i32m8 (vint32m8_t op1, vint32m8_t op2, vbool4_t mask, size_t vl);
vint64m1_t __riscv_vmerge_vvm_i64m1 (vint64m1_t op1, vint64m1_t op2, vbool64_t mask, size_t vl);
vint64m2_t __riscv_vmerge_vvm_i64m2 (vint64m2_t op1, vint64m2_t op2, vbool32_t mask, size_t vl);
vint64m4_t __riscv_vmerge_vvm_i64m4 (vint64m4_t op1, vint64m4_t op2, vbool16_t mask, size_t vl);
vint64m8_t __riscv_vmerge_vvm_i64m8 (vint64m8_t op1, vint64m8_t op2, vbool8_t mask, size_t vl);
vuint8mf8_t __riscv_vmerge_vvm_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, vbool64_t mask, size_t vl);
vuint8mf4_t __riscv_vmerge_vvm_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, vbool32_t mask, size_t vl);
vuint8mf2_t __riscv_vmerge_vvm_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, vbool16_t mask, size_t vl);
vuint8m1_t __riscv_vmerge_vvm_u8m1 (vuint8m1_t op1, vuint8m1_t op2, vbool8_t mask, size_t vl);
vuint8m2_t __riscv_vmerge_vvm_u8m2 (vuint8m2_t op1, vuint8m2_t op2, vbool4_t mask, size_t vl);
vuint8m4_t __riscv_vmerge_vvm_u8m4 (vuint8m4_t op1, vuint8m4_t op2, vbool2_t mask, size_t vl);
vuint8m8_t __riscv_vmerge_vvm_u8m8 (vuint8m8_t op1, vuint8m8_t op2, vbool1_t mask, size_t vl);
vuint16mf4_t __riscv_vmerge_vvm_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, vbool64_t mask, size_t vl);
vuint16mf2_t __riscv_vmerge_vvm_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, vbool32_t mask, size_t vl);
vuint16m1_t __riscv_vmerge_vvm_u16m1 (vuint16m1_t op1, vuint16m1_t op2, vbool16_t mask, size_t vl);
vuint16m2_t __riscv_vmerge_vvm_u16m2 (vuint16m2_t op1, vuint16m2_t op2, vbool8_t mask, size_t vl);
vuint16m4_t __riscv_vmerge_vvm_u16m4 (vuint16m4_t op1, vuint16m4_t op2, vbool4_t mask, size_t vl);
vuint16m8_t __riscv_vmerge_vvm_u16m8 (vuint16m8_t op1, vuint16m8_t op2, vbool2_t mask, size_t vl);
vuint32mf2_t __riscv_vmerge_vvm_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, vbool64_t mask, size_t vl);
vuint32m1_t __riscv_vmerge_vvm_u32m1 (vuint32m1_t op1, vuint32m1_t op2, vbool32_t mask, size_t vl);
vuint32m2_t __riscv_vmerge_vvm_u32m2 (vuint32m2_t op1, vuint32m2_t op2, vbool16_t mask, size_t vl);
vuint32m4_t __riscv_vmerge_vvm_u32m4 (vuint32m4_t op1, vuint32m4_t op2, vbool8_t mask, size_t vl);
vuint32m8_t __riscv_vmerge_vvm_u32m8 (vuint32m8_t op1, vuint32m8_t op2, vbool4_t mask, size_t vl);
vuint64m1_t __riscv_vmerge_vvm_u64m1 (vuint64m1_t op1, vuint64m1_t op2, vbool64_t mask, size_t vl);
vuint64m2_t __riscv_vmerge_vvm_u64m2 (vuint64m2_t op1, vuint64m2_t op2, vbool32_t mask, size_t vl);
vuint64m4_t __riscv_vmerge_vvm_u64m4 (vuint64m4_t op1, vuint64m4_t op2, vbool16_t mask, size_t vl);
vuint64m8_t __riscv_vmerge_vvm_u64m8 (vuint64m8_t op1, vuint64m8_t op2, vbool8_t mask, size_t vl);
vfloat16mf4_t __riscv_vmerge_vvm_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, vbool64_t mask, size_t vl);
vfloat16mf2_t __riscv_vmerge_vvm_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, vbool32_t mask, size_t vl);
vfloat16m1_t __riscv_vmerge_vvm_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, vbool16_t mask, size_t vl);
vfloat16m2_t __riscv_vmerge_vvm_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, vbool8_t mask, size_t vl);
vfloat16m4_t __riscv_vmerge_vvm_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, vbool4_t mask, size_t vl);
vfloat16m8_t __riscv_vmerge_vvm_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, vbool2_t mask, size_t vl);
vfloat32mf2_t __riscv_vmerge_vvm_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, vbool64_t mask, size_t vl);
vfloat32m1_t __riscv_vmerge_vvm_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, vbool32_t mask, size_t vl);
vfloat32m2_t __riscv_vmerge_vvm_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, vbool16_t mask, size_t vl);
vfloat32m4_t __riscv_vmerge_vvm_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, vbool8_t mask, size_t vl);
vfloat32m8_t __riscv_vmerge_vvm_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, vbool4_t mask, size_t vl);
vfloat64m1_t __riscv_vmerge_vvm_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, vbool64_t mask, size_t vl);
vfloat64m2_t __riscv_vmerge_vvm_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, vbool32_t mask, size_t vl);
vfloat64m4_t __riscv_vmerge_vvm_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, vbool16_t mask, size_t vl);
vfloat64m8_t __riscv_vmerge_vvm_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, vbool8_t mask, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmerge_vxm">20.2. vmerge.vxm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmerge.vxm vd, vs2, rs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-88f0c2a8c7865c13677ca971677add2b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = v0.mask[i] ? x[rs1] : vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmerge_vxm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmerge_vxm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmerge_vxm_i8mf8 (vint8mf8_t op1, int8_t op2, vbool64_t mask, size_t vl);
vint8mf4_t __riscv_vmerge_vxm_i8mf4 (vint8mf4_t op1, int8_t op2, vbool32_t mask, size_t vl);
vint8mf2_t __riscv_vmerge_vxm_i8mf2 (vint8mf2_t op1, int8_t op2, vbool16_t mask, size_t vl);
vint8m1_t __riscv_vmerge_vxm_i8m1 (vint8m1_t op1, int8_t op2, vbool8_t mask, size_t vl);
vint8m2_t __riscv_vmerge_vxm_i8m2 (vint8m2_t op1, int8_t op2, vbool4_t mask, size_t vl);
vint8m4_t __riscv_vmerge_vxm_i8m4 (vint8m4_t op1, int8_t op2, vbool2_t mask, size_t vl);
vint8m8_t __riscv_vmerge_vxm_i8m8 (vint8m8_t op1, int8_t op2, vbool1_t mask, size_t vl);
vint16mf4_t __riscv_vmerge_vxm_i16mf4 (vint16mf4_t op1, int16_t op2, vbool64_t mask, size_t vl);
vint16mf2_t __riscv_vmerge_vxm_i16mf2 (vint16mf2_t op1, int16_t op2, vbool32_t mask, size_t vl);
vint16m1_t __riscv_vmerge_vxm_i16m1 (vint16m1_t op1, int16_t op2, vbool16_t mask, size_t vl);
vint16m2_t __riscv_vmerge_vxm_i16m2 (vint16m2_t op1, int16_t op2, vbool8_t mask, size_t vl);
vint16m4_t __riscv_vmerge_vxm_i16m4 (vint16m4_t op1, int16_t op2, vbool4_t mask, size_t vl);
vint16m8_t __riscv_vmerge_vxm_i16m8 (vint16m8_t op1, int16_t op2, vbool2_t mask, size_t vl);
vint32mf2_t __riscv_vmerge_vxm_i32mf2 (vint32mf2_t op1, int32_t op2, vbool64_t mask, size_t vl);
vint32m1_t __riscv_vmerge_vxm_i32m1 (vint32m1_t op1, int32_t op2, vbool32_t mask, size_t vl);
vint32m2_t __riscv_vmerge_vxm_i32m2 (vint32m2_t op1, int32_t op2, vbool16_t mask, size_t vl);
vint32m4_t __riscv_vmerge_vxm_i32m4 (vint32m4_t op1, int32_t op2, vbool8_t mask, size_t vl);
vint32m8_t __riscv_vmerge_vxm_i32m8 (vint32m8_t op1, int32_t op2, vbool4_t mask, size_t vl);
vint64m1_t __riscv_vmerge_vxm_i64m1 (vint64m1_t op1, int64_t op2, vbool64_t mask, size_t vl);
vint64m2_t __riscv_vmerge_vxm_i64m2 (vint64m2_t op1, int64_t op2, vbool32_t mask, size_t vl);
vint64m4_t __riscv_vmerge_vxm_i64m4 (vint64m4_t op1, int64_t op2, vbool16_t mask, size_t vl);
vint64m8_t __riscv_vmerge_vxm_i64m8 (vint64m8_t op1, int64_t op2, vbool8_t mask, size_t vl);
vuint8mf8_t __riscv_vmerge_vxm_u8mf8 (vuint8mf8_t op1, uint8_t op2, vbool64_t mask, size_t vl);
vuint8mf4_t __riscv_vmerge_vxm_u8mf4 (vuint8mf4_t op1, uint8_t op2, vbool32_t mask, size_t vl);
vuint8mf2_t __riscv_vmerge_vxm_u8mf2 (vuint8mf2_t op1, uint8_t op2, vbool16_t mask, size_t vl);
vuint8m1_t __riscv_vmerge_vxm_u8m1 (vuint8m1_t op1, uint8_t op2, vbool8_t mask, size_t vl);
vuint8m2_t __riscv_vmerge_vxm_u8m2 (vuint8m2_t op1, uint8_t op2, vbool4_t mask, size_t vl);
vuint8m4_t __riscv_vmerge_vxm_u8m4 (vuint8m4_t op1, uint8_t op2, vbool2_t mask, size_t vl);
vuint8m8_t __riscv_vmerge_vxm_u8m8 (vuint8m8_t op1, uint8_t op2, vbool1_t mask, size_t vl);
vuint16mf4_t __riscv_vmerge_vxm_u16mf4 (vuint16mf4_t op1, uint16_t op2, vbool64_t mask, size_t vl);
vuint16mf2_t __riscv_vmerge_vxm_u16mf2 (vuint16mf2_t op1, uint16_t op2, vbool32_t mask, size_t vl);
vuint16m1_t __riscv_vmerge_vxm_u16m1 (vuint16m1_t op1, uint16_t op2, vbool16_t mask, size_t vl);
vuint16m2_t __riscv_vmerge_vxm_u16m2 (vuint16m2_t op1, uint16_t op2, vbool8_t mask, size_t vl);
vuint16m4_t __riscv_vmerge_vxm_u16m4 (vuint16m4_t op1, uint16_t op2, vbool4_t mask, size_t vl);
vuint16m8_t __riscv_vmerge_vxm_u16m8 (vuint16m8_t op1, uint16_t op2, vbool2_t mask, size_t vl);
vuint32mf2_t __riscv_vmerge_vxm_u32mf2 (vuint32mf2_t op1, uint32_t op2, vbool64_t mask, size_t vl);
vuint32m1_t __riscv_vmerge_vxm_u32m1 (vuint32m1_t op1, uint32_t op2, vbool32_t mask, size_t vl);
vuint32m2_t __riscv_vmerge_vxm_u32m2 (vuint32m2_t op1, uint32_t op2, vbool16_t mask, size_t vl);
vuint32m4_t __riscv_vmerge_vxm_u32m4 (vuint32m4_t op1, uint32_t op2, vbool8_t mask, size_t vl);
vuint32m8_t __riscv_vmerge_vxm_u32m8 (vuint32m8_t op1, uint32_t op2, vbool4_t mask, size_t vl);
vuint64m1_t __riscv_vmerge_vxm_u64m1 (vuint64m1_t op1, uint64_t op2, vbool64_t mask, size_t vl);
vuint64m2_t __riscv_vmerge_vxm_u64m2 (vuint64m2_t op1, uint64_t op2, vbool32_t mask, size_t vl);
vuint64m4_t __riscv_vmerge_vxm_u64m4 (vuint64m4_t op1, uint64_t op2, vbool16_t mask, size_t vl);
vuint64m8_t __riscv_vmerge_vxm_u64m8 (vuint64m8_t op1, uint64_t op2, vbool8_t mask, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmerge_vim">20.3. vmerge.vim</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmerge.vim vd, vs2, imm, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-14562baa2852b9df13f914c09668a78b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = v0.mask[i] ? imm    : vs2[i]</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_integer_move_instructions">21. Vector Integer Move Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmerge_vim.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmerge_vim.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vmv_v_v">21.1. vmv.v.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmv.v.v vd, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f95db143978fabe8b4bb9c58cca5e76a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = vs1[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_v_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_v_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmv_v_v_i8mf8 (vint8mf8_t src, size_t vl);
vint8mf4_t __riscv_vmv_v_v_i8mf4 (vint8mf4_t src, size_t vl);
vint8mf2_t __riscv_vmv_v_v_i8mf2 (vint8mf2_t src, size_t vl);
vint8m1_t __riscv_vmv_v_v_i8m1 (vint8m1_t src, size_t vl);
vint8m2_t __riscv_vmv_v_v_i8m2 (vint8m2_t src, size_t vl);
vint8m4_t __riscv_vmv_v_v_i8m4 (vint8m4_t src, size_t vl);
vint8m8_t __riscv_vmv_v_v_i8m8 (vint8m8_t src, size_t vl);
vint16mf4_t __riscv_vmv_v_v_i16mf4 (vint16mf4_t src, size_t vl);
vint16mf2_t __riscv_vmv_v_v_i16mf2 (vint16mf2_t src, size_t vl);
vint16m1_t __riscv_vmv_v_v_i16m1 (vint16m1_t src, size_t vl);
vint16m2_t __riscv_vmv_v_v_i16m2 (vint16m2_t src, size_t vl);
vint16m4_t __riscv_vmv_v_v_i16m4 (vint16m4_t src, size_t vl);
vint16m8_t __riscv_vmv_v_v_i16m8 (vint16m8_t src, size_t vl);
vint32mf2_t __riscv_vmv_v_v_i32mf2 (vint32mf2_t src, size_t vl);
vint32m1_t __riscv_vmv_v_v_i32m1 (vint32m1_t src, size_t vl);
vint32m2_t __riscv_vmv_v_v_i32m2 (vint32m2_t src, size_t vl);
vint32m4_t __riscv_vmv_v_v_i32m4 (vint32m4_t src, size_t vl);
vint32m8_t __riscv_vmv_v_v_i32m8 (vint32m8_t src, size_t vl);
vint64m1_t __riscv_vmv_v_v_i64m1 (vint64m1_t src, size_t vl);
vint64m2_t __riscv_vmv_v_v_i64m2 (vint64m2_t src, size_t vl);
vint64m4_t __riscv_vmv_v_v_i64m4 (vint64m4_t src, size_t vl);
vint64m8_t __riscv_vmv_v_v_i64m8 (vint64m8_t src, size_t vl);
vuint8mf8_t __riscv_vmv_v_v_u8mf8 (vuint8mf8_t src, size_t vl);
vuint8mf4_t __riscv_vmv_v_v_u8mf4 (vuint8mf4_t src, size_t vl);
vuint8mf2_t __riscv_vmv_v_v_u8mf2 (vuint8mf2_t src, size_t vl);
vuint8m1_t __riscv_vmv_v_v_u8m1 (vuint8m1_t src, size_t vl);
vuint8m2_t __riscv_vmv_v_v_u8m2 (vuint8m2_t src, size_t vl);
vuint8m4_t __riscv_vmv_v_v_u8m4 (vuint8m4_t src, size_t vl);
vuint8m8_t __riscv_vmv_v_v_u8m8 (vuint8m8_t src, size_t vl);
vuint16mf4_t __riscv_vmv_v_v_u16mf4 (vuint16mf4_t src, size_t vl);
vuint16mf2_t __riscv_vmv_v_v_u16mf2 (vuint16mf2_t src, size_t vl);
vuint16m1_t __riscv_vmv_v_v_u16m1 (vuint16m1_t src, size_t vl);
vuint16m2_t __riscv_vmv_v_v_u16m2 (vuint16m2_t src, size_t vl);
vuint16m4_t __riscv_vmv_v_v_u16m4 (vuint16m4_t src, size_t vl);
vuint16m8_t __riscv_vmv_v_v_u16m8 (vuint16m8_t src, size_t vl);
vuint32mf2_t __riscv_vmv_v_v_u32mf2 (vuint32mf2_t src, size_t vl);
vuint32m1_t __riscv_vmv_v_v_u32m1 (vuint32m1_t src, size_t vl);
vuint32m2_t __riscv_vmv_v_v_u32m2 (vuint32m2_t src, size_t vl);
vuint32m4_t __riscv_vmv_v_v_u32m4 (vuint32m4_t src, size_t vl);
vuint32m8_t __riscv_vmv_v_v_u32m8 (vuint32m8_t src, size_t vl);
vuint64m1_t __riscv_vmv_v_v_u64m1 (vuint64m1_t src, size_t vl);
vuint64m2_t __riscv_vmv_v_v_u64m2 (vuint64m2_t src, size_t vl);
vuint64m4_t __riscv_vmv_v_v_u64m4 (vuint64m4_t src, size_t vl);
vuint64m8_t __riscv_vmv_v_v_u64m8 (vuint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vmv_v_v_f16mf4 (vfloat16mf4_t src, size_t vl);
vfloat16mf2_t __riscv_vmv_v_v_f16mf2 (vfloat16mf2_t src, size_t vl);
vfloat16m1_t __riscv_vmv_v_v_f16m1 (vfloat16m1_t src, size_t vl);
vfloat16m2_t __riscv_vmv_v_v_f16m2 (vfloat16m2_t src, size_t vl);
vfloat16m4_t __riscv_vmv_v_v_f16m4 (vfloat16m4_t src, size_t vl);
vfloat16m8_t __riscv_vmv_v_v_f16m8 (vfloat16m8_t src, size_t vl);
vfloat32mf2_t __riscv_vmv_v_v_f32mf2 (vfloat32mf2_t src, size_t vl);
vfloat32m1_t __riscv_vmv_v_v_f32m1 (vfloat32m1_t src, size_t vl);
vfloat32m2_t __riscv_vmv_v_v_f32m2 (vfloat32m2_t src, size_t vl);
vfloat32m4_t __riscv_vmv_v_v_f32m4 (vfloat32m4_t src, size_t vl);
vfloat32m8_t __riscv_vmv_v_v_f32m8 (vfloat32m8_t src, size_t vl);
vfloat64m1_t __riscv_vmv_v_v_f64m1 (vfloat64m1_t src, size_t vl);
vfloat64m2_t __riscv_vmv_v_v_f64m2 (vfloat64m2_t src, size_t vl);
vfloat64m4_t __riscv_vmv_v_v_f64m4 (vfloat64m4_t src, size_t vl);
vfloat64m8_t __riscv_vmv_v_v_f64m8 (vfloat64m8_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmv_v_x">21.2. vmv.v.x</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmv.v.x vd, rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4cf7495db2a57a1e1d0f9c6a82ee95c1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = x[rs1]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_v_x.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_v_x.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vmv_v_x_i8mf8 (int8_t src, size_t vl);
vint8mf4_t __riscv_vmv_v_x_i8mf4 (int8_t src, size_t vl);
vint8mf2_t __riscv_vmv_v_x_i8mf2 (int8_t src, size_t vl);
vint8m1_t __riscv_vmv_v_x_i8m1 (int8_t src, size_t vl);
vint8m2_t __riscv_vmv_v_x_i8m2 (int8_t src, size_t vl);
vint8m4_t __riscv_vmv_v_x_i8m4 (int8_t src, size_t vl);
vint8m8_t __riscv_vmv_v_x_i8m8 (int8_t src, size_t vl);
vint16mf4_t __riscv_vmv_v_x_i16mf4 (int16_t src, size_t vl);
vint16mf2_t __riscv_vmv_v_x_i16mf2 (int16_t src, size_t vl);
vint16m1_t __riscv_vmv_v_x_i16m1 (int16_t src, size_t vl);
vint16m2_t __riscv_vmv_v_x_i16m2 (int16_t src, size_t vl);
vint16m4_t __riscv_vmv_v_x_i16m4 (int16_t src, size_t vl);
vint16m8_t __riscv_vmv_v_x_i16m8 (int16_t src, size_t vl);
vint32mf2_t __riscv_vmv_v_x_i32mf2 (int32_t src, size_t vl);
vint32m1_t __riscv_vmv_v_x_i32m1 (int32_t src, size_t vl);
vint32m2_t __riscv_vmv_v_x_i32m2 (int32_t src, size_t vl);
vint32m4_t __riscv_vmv_v_x_i32m4 (int32_t src, size_t vl);
vint32m8_t __riscv_vmv_v_x_i32m8 (int32_t src, size_t vl);
vint64m1_t __riscv_vmv_v_x_i64m1 (int64_t src, size_t vl);
vint64m2_t __riscv_vmv_v_x_i64m2 (int64_t src, size_t vl);
vint64m4_t __riscv_vmv_v_x_i64m4 (int64_t src, size_t vl);
vint64m8_t __riscv_vmv_v_x_i64m8 (int64_t src, size_t vl);
vuint8mf8_t __riscv_vmv_v_x_u8mf8 (uint8_t src, size_t vl);
vuint8mf4_t __riscv_vmv_v_x_u8mf4 (uint8_t src, size_t vl);
vuint8mf2_t __riscv_vmv_v_x_u8mf2 (uint8_t src, size_t vl);
vuint8m1_t __riscv_vmv_v_x_u8m1 (uint8_t src, size_t vl);
vuint8m2_t __riscv_vmv_v_x_u8m2 (uint8_t src, size_t vl);
vuint8m4_t __riscv_vmv_v_x_u8m4 (uint8_t src, size_t vl);
vuint8m8_t __riscv_vmv_v_x_u8m8 (uint8_t src, size_t vl);
vuint16mf4_t __riscv_vmv_v_x_u16mf4 (uint16_t src, size_t vl);
vuint16mf2_t __riscv_vmv_v_x_u16mf2 (uint16_t src, size_t vl);
vuint16m1_t __riscv_vmv_v_x_u16m1 (uint16_t src, size_t vl);
vuint16m2_t __riscv_vmv_v_x_u16m2 (uint16_t src, size_t vl);
vuint16m4_t __riscv_vmv_v_x_u16m4 (uint16_t src, size_t vl);
vuint16m8_t __riscv_vmv_v_x_u16m8 (uint16_t src, size_t vl);
vuint32mf2_t __riscv_vmv_v_x_u32mf2 (uint32_t src, size_t vl);
vuint32m1_t __riscv_vmv_v_x_u32m1 (uint32_t src, size_t vl);
vuint32m2_t __riscv_vmv_v_x_u32m2 (uint32_t src, size_t vl);
vuint32m4_t __riscv_vmv_v_x_u32m4 (uint32_t src, size_t vl);
vuint32m8_t __riscv_vmv_v_x_u32m8 (uint32_t src, size_t vl);
vuint64m1_t __riscv_vmv_v_x_u64m1 (uint64_t src, size_t vl);
vuint64m2_t __riscv_vmv_v_x_u64m2 (uint64_t src, size_t vl);
vuint64m4_t __riscv_vmv_v_x_u64m4 (uint64_t src, size_t vl);
vuint64m8_t __riscv_vmv_v_x_u64m8 (uint64_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmv_v_i">21.3. vmv.v.i</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmv.v.i vd, imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7f183d27d7773bfe4e0994ec8117b849.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = imm</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_v_i.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_v_i.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_fixed_point_arithmetic_instructions">22. Vector Fixed-Point Arithmetic Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vector_single_width_saturating_add_and_subtract">22.1. Vector Single-Width Saturating Add and Subtract</h3>

</div>
<div class="sect2">
<h3 id="_vsaddu_vv">22.2. vsaddu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsaddu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-62f530b1b773a848147f1a68fd8832dc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating adds of unsigned integers, Vector-vector</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vsaddu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsaddu_vx">22.3. vsaddu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsaddu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-39ef76a2d4450513309f4816dc5d9543.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating adds of unsigned integers, vector-scalar</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vsaddu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsaddu_vi">22.4. vsaddu.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsaddu.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9d5faaedaa1ecc34392baa0a779fd797.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating adds of unsigned integers, vector-immediate</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsadd_vv">22.5. vsadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsadd.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-fa68cd80634dcdeaf1d49960a00c3cd5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating adds of signed integers, Vector-vector</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsadd_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsadd_vx">22.6. vsadd.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsadd.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b807b8e47cce416f30a35faf1a848c26.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating adds of signed integers, vector-scalar</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsadd_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsadd_vi">22.7. vsadd.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsadd.vi vd, vs2, imm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-17ce3cbfc85f46f1e0a823a2352bbc52.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating adds of signed integers, vector-immediate</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssubu_vv">22.8. vssubu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssubu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5c49d4ba2a8c6884aafbaf9d1e749bab.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating subtract of unsigned integers, Vector-vector</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vssubu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssubu_vx">22.9. vssubu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssubu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a1ddf6db1ad33423829e0280377723bf.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating subtract of unsigned integers, vector-scalar</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vssubu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssub_vv">22.10. vssub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssub.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1f8ec7b742268fe9ae6055630562a23e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating subtract of signed integers, Vector-vector</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vssub_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssub_vx">22.11. vssub.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssub.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-80797a5cec27fa4dc56e4e7898e660fc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Saturating subtract of signed integers, vector-scalar</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vssub_vx_i8mf8 (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4 (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2 (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1 (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2 (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4 (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8 (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4 (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2 (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1 (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2 (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4 (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8 (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2 (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1 (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2 (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4 (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8 (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1 (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2 (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4 (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8 (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_single_width_averaging_add_and_subtract">22.12. Vector Single-Width Averaging Add and Subtract</h3>

</div>
<div class="sect2">
<h3 id="_vaaddu_vv">22.13. vaaddu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vaaddu.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-717681b6cc8006e2c48a618e70d3bbaf.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging adds of unsigned integers, roundoff_unsigned(vs2[i] + vs1[i], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vaaddu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vaaddu_vx">22.14. vaaddu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vaaddu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4d1ad362d183e917954d4f7f796ed56e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging adds of unsigned integers, roundoff_unsigned(vs2[i] + x[rs1], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vaaddu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vaadd_vv">22.15. vaadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vaadd.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-59f4d2c4f57098bd2f85807160624d1f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging adds of signed integers, roundoff_signed(vs2[i] + vs1[i], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vaadd_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vaadd_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vaadd_vx">22.16. vaadd.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vaadd.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-46d160e32872dce744c8aed970d670b1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging adds of signed integers, roundoff_signed(vs2[i] + x[rs1], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vaadd_vx_i8mf8 (vint8mf8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4 (vint8mf4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2 (vint8mf2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1 (vint8m1_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2 (vint8m2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4 (vint8m4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8 (vint8m8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4 (vint16mf4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2 (vint16mf2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1 (vint16m1_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2 (vint16m2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4 (vint16m4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8 (vint16m8_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2 (vint32mf2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1 (vint32m1_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2 (vint32m2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4 (vint32m4_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8 (vint32m8_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1 (vint64m1_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2 (vint64m2_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4 (vint64m4_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8 (vint64m8_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vasubu_vv">22.17. vasubu.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3b58229a8e4c813959f49f2bbefb4942.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging subtract of unsigned integers, roundoff_unsigned(vs2[i] - vs1[i], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vasubu_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1 (vuint8m1_t op1, vuint8m1_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2 (vuint8m2_t op1, vuint8m2_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4 (vuint8m4_t op1, vuint8m4_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8 (vuint8m8_t op1, vuint8m8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1 (vuint16m1_t op1, vuint16m1_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2 (vuint16m2_t op1, vuint16m2_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4 (vuint16m4_t op1, vuint16m4_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8 (vuint16m8_t op1, vuint16m8_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1 (vuint32m1_t op1, vuint32m1_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2 (vuint32m2_t op1, vuint32m2_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4 (vuint32m4_t op1, vuint32m4_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8 (vuint32m8_t op1, vuint32m8_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1 (vuint64m1_t op1, vuint64m1_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2 (vuint64m2_t op1, vuint64m2_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4 (vuint64m4_t op1, vuint64m4_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8 (vuint64m8_t op1, vuint64m8_t op2, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vasubu_vx">22.18. vasubu.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vasubu.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0622c50639fe2ad31d34ba203c87ef24.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging subtract of unsigned integers, roundoff_unsigned(vs2[i] - x[rs1], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vasubu_vx_u8mf8 (vuint8mf8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4 (vuint8mf4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2 (vuint8mf2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1 (vuint8m1_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2 (vuint8m2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4 (vuint8m4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8 (vuint8m8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4 (vuint16mf4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2 (vuint16mf2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1 (vuint16m1_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2 (vuint16m2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4 (vuint16m4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8 (vuint16m8_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2 (vuint32mf2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1 (vuint32m1_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2 (vuint32m2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4 (vuint32m4_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8 (vuint32m8_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1 (vuint64m1_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2 (vuint64m2_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4 (vuint64m4_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8 (vuint64m8_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vasub_vv">22.19. vasub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vasub.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a0d6d49ba746cc8e8f6499fe1578adb1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging subtract of signed integers, roundoff_signed(vs2[i] - vs1[i], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vasub_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vasub_vx">22.20. vasub.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vasub.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b77786183ea5a12455feb2017ac819f3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Averaging subtract of signed integers, roundoff_signed(vs2[i] - x[rs1], 1)</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vasub_vx_i8mf8 (vint8mf8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4 (vint8mf4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2 (vint8mf2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1 (vint8m1_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2 (vint8m2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4 (vint8m4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8 (vint8m8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4 (vint16mf4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2 (vint16mf2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1 (vint16m1_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2 (vint16m2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4 (vint16m4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8 (vint16m8_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2 (vint32mf2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1 (vint32m1_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2 (vint32m2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4 (vint32m4_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8 (vint32m8_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1 (vint64m1_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2 (vint64m2_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4 (vint64m4_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8 (vint64m8_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_single_width_fractional_multiply_with_rounding_and_saturation">22.21. Vector Single-Width Fractional Multiply with Rounding and Saturation</h3>

</div>
<div class="sect2">
<h3 id="_vsmul_vv">22.22. vsmul.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsmul.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9f66e76da842acae76352aff1f73ae30.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed saturating and rounding fractional multiply
vd[i] = clip(roundoff_signed(vs2[i]*vs1[i], SEW-1))</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsmul_vv_i8mf8 (vint8mf8_t op1, vint8mf8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4 (vint8mf4_t op1, vint8mf4_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2 (vint8mf2_t op1, vint8mf2_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1 (vint8m1_t op1, vint8m1_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2 (vint8m2_t op1, vint8m2_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4 (vint8m4_t op1, vint8m4_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8 (vint8m8_t op1, vint8m8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4 (vint16mf4_t op1, vint16mf4_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2 (vint16mf2_t op1, vint16mf2_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2 (vint32mf2_t op1, vint32mf2_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1 (vint64m1_t op1, vint64m1_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2 (vint64m2_t op1, vint64m2_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4 (vint64m4_t op1, vint64m4_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8 (vint64m8_t op1, vint64m8_t op2, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vsmul_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vsmul_vx">22.23. vsmul.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vsmul.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cc22c01eb632bbeb56e707d7b04ab063.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed saturating and rounding fractional multiply
vd[i] = clip(roundoff_signed(vs2[i]*x[rs1], SEW-1))</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vsmul_vx_i8mf8 (vint8mf8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4 (vint8mf4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2 (vint8mf2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1 (vint8m1_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2 (vint8m2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4 (vint8m4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8 (vint8m8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4 (vint16mf4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2 (vint16mf2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1 (vint16m1_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2 (vint16m2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4 (vint16m4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8 (vint16m8_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2 (vint32mf2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1 (vint32m1_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2 (vint32m2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4 (vint32m4_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8 (vint32m8_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1 (vint64m1_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2 (vint64m2_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4 (vint64m4_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8 (vint64m8_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, int8_t op2, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, int16_t op2, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, int32_t op2, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, int64_t op2, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, int64_t op2, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_single_width_scaling_shift_instructions">22.24. Vector Single-Width Scaling Shift Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vssrl_vv">22.25. vssrl.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssrl.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8b27c3429a1f648a6865fa44817f4511.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Scaling shift right logical.
vd[i] = roundoff_unsigned(vs2[i], vs1[i])</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vssrl_vv_u8mf8 (vuint8mf8_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4 (vuint8mf4_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2 (vuint8mf2_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1 (vuint8m1_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2 (vuint8m2_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4 (vuint8m4_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8 (vuint8m8_t op1, vuint8m8_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4 (vuint16mf4_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2 (vuint16mf2_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1 (vuint16m1_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2 (vuint16m2_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4 (vuint16m4_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8 (vuint16m8_t op1, vuint16m8_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2 (vuint32mf2_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1 (vuint32m1_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2 (vuint32m2_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4 (vuint32m4_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8 (vuint32m8_t op1, vuint32m8_t shift, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1 (vuint64m1_t op1, vuint64m1_t shift, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2 (vuint64m2_t op1, vuint64m2_t shift, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4 (vuint64m4_t op1, vuint64m4_t shift, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8 (vuint64m8_t op1, vuint64m8_t shift, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssrl_vx">22.26. vssrl.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssrl.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1fd19fde15f11d3ba496c844388395c3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Scaling shift right logical.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = roundoff_unsigned(vs2[i], x[rs1])</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vssrl_vx_u8mf8 (vuint8mf8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4 (vuint8mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2 (vuint8mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1 (vuint8m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2 (vuint8m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4 (vuint8m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8 (vuint8m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4 (vuint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2 (vuint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1 (vuint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2 (vuint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4 (vuint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8 (vuint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2 (vuint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1 (vuint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2 (vuint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4 (vuint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8 (vuint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1 (vuint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2 (vuint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4 (vuint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8 (vuint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_m (vbool8_t mask, vuint8m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_m (vbool4_t mask, vuint8m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_m (vbool2_t mask, vuint8m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_m (vbool1_t mask, vuint8m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_m (vbool16_t mask, vuint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_m (vbool8_t mask, vuint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_m (vbool4_t mask, vuint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_m (vbool2_t mask, vuint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_m (vbool32_t mask, vuint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_m (vbool16_t mask, vuint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_m (vbool8_t mask, vuint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_m (vbool4_t mask, vuint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_m (vbool64_t mask, vuint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_m (vbool32_t mask, vuint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_m (vbool16_t mask, vuint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_m (vbool8_t mask, vuint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssrl_vi">22.27. vssrl.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssrl.vi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-05d8dff31c24ee85ac44ba6f25a96415.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Scaling shift right logical.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = roundoff_unsigned(vs2[i], uimm)</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssra_vv">22.28. vssra.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssra.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6c502e2227120a674730e802a7b38896.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Scaling shift right arithmetic.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = roundoff_signed(vs2[i],vs1[i])</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vssra_vv_i8mf8 (vint8mf8_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4 (vint8mf4_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2 (vint8mf2_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1 (vint8m1_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2 (vint8m2_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4 (vint8m4_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8 (vint8m8_t op1, vuint8m8_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4 (vint16mf4_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2 (vint16mf2_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1 (vint16m1_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2 (vint16m2_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4 (vint16m4_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8 (vint16m8_t op1, vuint16m8_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2 (vint32mf2_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1 (vint32m1_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2 (vint32m2_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4 (vint32m4_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8 (vint32m8_t op1, vuint32m8_t shift, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1 (vint64m1_t op1, vuint64m1_t shift, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2 (vint64m2_t op1, vuint64m2_t shift, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4 (vint64m4_t op1, vuint64m4_t shift, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8 (vint64m8_t op1, vuint64m8_t shift, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vssra_vv_i8mf8_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssra_vx">22.29. vssra.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssra.vx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-64d5749b49b3d7a01dba011e3570e755.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Scaling shift right arithmetic.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = roundoff_signed(vs2[i], x[rs1])</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vssra_vx_i8mf8 (vint8mf8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4 (vint8mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2 (vint8mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1 (vint8m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2 (vint8m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4 (vint8m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8 (vint8m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4 (vint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2 (vint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1 (vint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2 (vint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4 (vint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8 (vint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2 (vint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1 (vint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2 (vint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4 (vint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8 (vint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1 (vint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2 (vint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4 (vint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8 (vint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_m (vbool64_t mask, vint8mf8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_m (vbool32_t mask, vint8mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_m (vbool16_t mask, vint8mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_m (vbool8_t mask, vint8m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_m (vbool4_t mask, vint8m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_m (vbool2_t mask, vint8m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_m (vbool1_t mask, vint8m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_m (vbool64_t mask, vint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_m (vbool32_t mask, vint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_m (vbool16_t mask, vint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_m (vbool8_t mask, vint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_m (vbool4_t mask, vint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_m (vbool2_t mask, vint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_m (vbool64_t mask, vint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_m (vbool32_t mask, vint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_m (vbool16_t mask, vint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_m (vbool8_t mask, vint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_m (vbool4_t mask, vint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_m (vbool64_t mask, vint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_m (vbool32_t mask, vint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_m (vbool16_t mask, vint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_m (vbool8_t mask, vint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vssra_vi">22.30. vssra.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vssra.vi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-397de5c07b187b33e7848bcb5b7fbbd7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Scaling shift right arithmetic.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = roundoff_signed(vs2[i], uimm)</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_narrowing_fixed_point_clip_instructions">22.31. Vector Narrowing Fixed-Point Clip Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vnclipu_wv">22.32. vnclipu.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnclipu.wv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-aa168064d0ffe285c336b0e4e9c8d805.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing unsigned clip.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = clip(roundoff_unsigned(vs2[i], vs1[i]))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vnclipu_wv_u8mf8 (vuint16mf4_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4 (vuint16mf2_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2 (vuint16m1_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1 (vuint16m2_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2 (vuint16m4_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4 (vuint16m8_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4 (vuint32mf2_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2 (vuint32m1_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1 (vuint32m2_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2 (vuint32m4_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4 (vuint32m8_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2 (vuint64m1_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1 (vuint64m2_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2 (vuint64m4_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4 (vuint64m8_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnclipu_wx">22.33. vnclipu.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnclipu.wx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-60a1f8de3461bf9191948a07ba19c485.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing unsigned clip.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = clip(roundoff_unsigned(vs2[i], x[rs1]))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vnclipu_wx_u8mf8 (vuint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4 (vuint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2 (vuint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1 (vuint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2 (vuint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4 (vuint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4 (vuint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2 (vuint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1 (vuint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2 (vuint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4 (vuint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2 (vuint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1 (vuint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2 (vuint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4 (vuint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_m (vbool16_t mask, vuint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_m (vbool8_t mask, vuint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_m (vbool4_t mask, vuint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_m (vbool2_t mask, vuint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_m (vbool32_t mask, vuint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_m (vbool16_t mask, vuint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_m (vbool8_t mask, vuint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_m (vbool4_t mask, vuint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_m (vbool64_t mask, vuint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_m (vbool32_t mask, vuint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_m (vbool16_t mask, vuint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_m (vbool8_t mask, vuint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnclipu_wi">22.34. vnclipu.wi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnclipu.wi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-22ce80807ed2c11e62b9bf73ba57d974.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing unsigned clip.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = clip(roundoff_unsigned(vs2[i], uimm))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnclip_wv">22.35. vnclip.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnclip.wv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b2e3028f98000fe1e38a531b1de5c29c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing signed clip.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = clip(roundoff_signed(vs2[i], vs1[i]))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnclip_wv_i8mf8 (vint16mf4_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4 (vint16mf2_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2 (vint16m1_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1 (vint16m2_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2 (vint16m4_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4 (vint16m8_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4 (vint32mf2_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2 (vint32m1_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1 (vint32m2_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2 (vint32m4_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4 (vint32m8_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2 (vint64m1_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1 (vint64m2_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2 (vint64m4_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4 (vint64m8_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vnclip_wv_i8mf8_m (vbool64_t mask, vint16mf4_t op1, vuint8mf8_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_m (vbool32_t mask, vint16mf2_t op1, vuint8mf4_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_m (vbool16_t mask, vint16m1_t op1, vuint8mf2_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_m (vbool8_t mask, vint16m2_t op1, vuint8m1_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_m (vbool4_t mask, vint16m4_t op1, vuint8m2_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_m (vbool2_t mask, vint16m8_t op1, vuint8m4_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_m (vbool64_t mask, vint32mf2_t op1, vuint16mf4_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_m (vbool32_t mask, vint32m1_t op1, vuint16mf2_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_m (vbool16_t mask, vint32m2_t op1, vuint16m1_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_m (vbool8_t mask, vint32m4_t op1, vuint16m2_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_m (vbool4_t mask, vint32m8_t op1, vuint16m4_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_m (vbool64_t mask, vint64m1_t op1, vuint32mf2_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_m (vbool32_t mask, vint64m2_t op1, vuint32m1_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_m (vbool16_t mask, vint64m4_t op1, vuint32m2_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_m (vbool8_t mask, vint64m8_t op1, vuint32m4_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnclip_wx">22.36. vnclip.wx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnclip.wx vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9dc667cf293757015c1cef9b856f0145.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing signed clip.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = clip(roundoff_signed(vs2[i], x[rs1]))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vnclip_wx_i8mf8 (vint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4 (vint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2 (vint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1 (vint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2 (vint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4 (vint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4 (vint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2 (vint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1 (vint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2 (vint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4 (vint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2 (vint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1 (vint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2 (vint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4 (vint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_m (vbool64_t mask, vint16mf4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_m (vbool32_t mask, vint16mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_m (vbool16_t mask, vint16m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_m (vbool8_t mask, vint16m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_m (vbool4_t mask, vint16m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_m (vbool2_t mask, vint16m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_m (vbool64_t mask, vint32mf2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_m (vbool32_t mask, vint32m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_m (vbool16_t mask, vint32m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_m (vbool8_t mask, vint32m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_m (vbool4_t mask, vint32m8_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_m (vbool64_t mask, vint64m1_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_m (vbool32_t mask, vint64m2_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_m (vbool16_t mask, vint64m4_t op1, size_t shift, unsigned int vxrm, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_m (vbool8_t mask, vint64m8_t op1, size_t shift, unsigned int vxrm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vnclip_wi">22.37. vnclip.wi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vnclip.wi vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9e495e4bc5a7d8caa860f9a490ce9200.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Narrowing signed clip.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>vd[i] = clip(roundoff_signed(vs2[i], uimm))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c"></code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_floating_point_instructions">23. Vector Floating-Point Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vector_single_width_floating_point_addsubtract_instructions">23.1. Vector Single-Width Floating-Point Add/Subtract Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vfadd_vv">23.2. vfadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfadd.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point add, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-bbf77b2525a684599e68f3edf15d17fe.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfadd_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfadd_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfadd_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfadd_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfadd_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfadd_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfadd_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfadd_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfadd_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfadd_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfadd_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfadd_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfadd_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfadd_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfadd_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfadd_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfadd_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfadd_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfadd_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfadd_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfadd_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfadd_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfadd_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfadd_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfadd_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfadd_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfadd_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfadd_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfadd_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfadd_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfadd_vv_f16mf4_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfadd_vv_f16mf2_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfadd_vv_f16m1_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfadd_vv_f16m2_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfadd_vv_f16m4_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfadd_vv_f16m8_rm (vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfadd_vv_f32mf2_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfadd_vv_f32m1_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfadd_vv_f32m2_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfadd_vv_f32m4_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfadd_vv_f32m8_rm (vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfadd_vv_f64m1_rm (vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfadd_vv_f64m2_rm (vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfadd_vv_f64m4_rm (vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfadd_vv_f64m8_rm (vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfadd_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfadd_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfadd_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfadd_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfadd_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfadd_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfadd_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfadd_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfadd_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfadd_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfadd_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfadd_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfadd_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfadd_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfadd_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfadd_vf">23.3. vfadd.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfadd.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-15c5c75179e2b870140837c7e30c12e0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point add, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfadd_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfadd_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfadd_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfadd_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfadd_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfadd_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfadd_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfadd_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfadd_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfadd_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfadd_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfadd_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfadd_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfadd_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfadd_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfadd_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfadd_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfadd_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfadd_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfadd_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfadd_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfadd_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfadd_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfadd_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfadd_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfadd_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfadd_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfadd_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfadd_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfadd_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfadd_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfadd_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfadd_vf_f16mf4_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfadd_vf_f16mf2_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfadd_vf_f16m1_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfadd_vf_f16m2_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfadd_vf_f16m4_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfadd_vf_f16m8_rm (vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfadd_vf_f32mf2_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfadd_vf_f32m1_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfadd_vf_f32m2_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfadd_vf_f32m4_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfadd_vf_f32m8_rm (vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfadd_vf_f64m1_rm (vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfadd_vf_f64m2_rm (vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfadd_vf_f64m4_rm (vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfadd_vf_f64m8_rm (vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfadd_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfadd_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfadd_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfadd_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfadd_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfadd_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfadd_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfadd_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfadd_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfadd_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfadd_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfadd_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfadd_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfadd_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfadd_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsub_vv">23.4. vfsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsub.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ec10b0586eb98ecc1c2da3a746381a29.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point subtract, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsub_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsub_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsub_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsub_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsub_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsub_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsub_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsub_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsub_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsub_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsub_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsub_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsub_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsub_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsub_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsub_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsub_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsub_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsub_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsub_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsub_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsub_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsub_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsub_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsub_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsub_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsub_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsub_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsub_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsub_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsub_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsub_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsub_vv_f16mf4_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfsub_vv_f16mf2_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfsub_vv_f16m1_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfsub_vv_f16m2_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfsub_vv_f16m4_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfsub_vv_f16m8_rm (vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfsub_vv_f32mf2_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfsub_vv_f32m1_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfsub_vv_f32m2_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfsub_vv_f32m4_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfsub_vv_f32m8_rm (vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfsub_vv_f64m1_rm (vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfsub_vv_f64m2_rm (vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfsub_vv_f64m4_rm (vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfsub_vv_f64m8_rm (vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfsub_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfsub_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfsub_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfsub_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfsub_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfsub_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfsub_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfsub_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfsub_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfsub_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfsub_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfsub_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfsub_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfsub_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfsub_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsub_vf">23.5. vfsub.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsub.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9bcf2bcf8784be2f2bc9594721082f46.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point subtract, Vector-scalar vd[i] = vs2[i] - f[rs1]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsub_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsub_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsub_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsub_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsub_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsub_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsub_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsub_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsub_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsub_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsub_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsub_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsub_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsub_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsub_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsub_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsub_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsub_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsub_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsub_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsub_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsub_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsub_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsub_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsub_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsub_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsub_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsub_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsub_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsub_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsub_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsub_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsub_vf_f16mf4_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfsub_vf_f16mf2_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfsub_vf_f16m1_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfsub_vf_f16m2_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfsub_vf_f16m4_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfsub_vf_f16m8_rm (vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfsub_vf_f32mf2_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfsub_vf_f32m1_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfsub_vf_f32m2_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfsub_vf_f32m4_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfsub_vf_f32m8_rm (vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfsub_vf_f64m1_rm (vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfsub_vf_f64m2_rm (vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfsub_vf_f64m4_rm (vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfsub_vf_f64m8_rm (vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfsub_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfsub_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfsub_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfsub_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfsub_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfsub_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfsub_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfsub_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfsub_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfsub_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfsub_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfsub_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfsub_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfsub_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfsub_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfrsub_vf">23.6. vfrsub.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfrsub.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a3c112b63a270b79e10987cf358f0570.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point subtract, Scalar-vector vd[i] = f[rs1] - vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrsub_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrsub_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfrsub_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfrsub_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfrsub_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfrsub_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfrsub_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfrsub_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfrsub_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfrsub_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfrsub_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfrsub_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfrsub_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfrsub_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfrsub_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfrsub_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfrsub_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfrsub_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfrsub_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfrsub_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfrsub_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfrsub_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfrsub_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfrsub_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfrsub_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfrsub_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfrsub_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfrsub_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfrsub_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfrsub_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfrsub_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfrsub_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfrsub_vf_f16mf4_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfrsub_vf_f16mf2_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfrsub_vf_f16m1_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfrsub_vf_f16m2_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfrsub_vf_f16m4_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfrsub_vf_f16m8_rm (vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfrsub_vf_f32mf2_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfrsub_vf_f32m1_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfrsub_vf_f32m2_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfrsub_vf_f32m4_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfrsub_vf_f32m8_rm (vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfrsub_vf_f64m1_rm (vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfrsub_vf_f64m2_rm (vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfrsub_vf_f64m4_rm (vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfrsub_vf_f64m8_rm (vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfrsub_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfrsub_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfrsub_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfrsub_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfrsub_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfrsub_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfrsub_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfrsub_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfrsub_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfrsub_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfrsub_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfrsub_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfrsub_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfrsub_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfrsub_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_addsubtract_instructions">23.7. Vector Widening Floating-Point Add/Subtract Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vfwadd_vv">23.8. vfwadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwadd.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1e43e39231835a9c0d5fa6b378a2045e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwadd_vv_f32mf2 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_vv_f32m1 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_vv_f32m2 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_vv_f32m4 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_vv_f32m8 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_vv_f64m1 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_vv_f64m2 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_vv_f64m4 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_vv_f64m8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_vv_f32mf2_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_vv_f32m1_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_vv_f32m2_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_vv_f32m4_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_vv_f32m8_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_vv_f64m1_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_vv_f64m2_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_vv_f64m4_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_vv_f64m8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_vv_f32mf2_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_vv_f32m1_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_vv_f32m2_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_vv_f32m4_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_vv_f32m8_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_vv_f64m1_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_vv_f64m2_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_vv_f64m4_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_vv_f64m8_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwadd_vv_f32mf2_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_vv_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_vv_f32m2_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_vv_f32m4_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_vv_f32m8_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_vv_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_vv_f64m2_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_vv_f64m4_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_vv_f64m8_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwadd_vf">23.9. vfwadd.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwadd.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-85d0b2e022c14c1a6a58ef445630b4d7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwadd_vf_f32mf2 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_vf_f32m1 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_vf_f32m2 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_vf_f32m4 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_vf_f32m8 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_vf_f64m1 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_vf_f64m2 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_vf_f64m4 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_vf_f64m8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_vf_f32mf2_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_vf_f32m1_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_vf_f32m2_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_vf_f32m4_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_vf_f32m8_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_vf_f64m1_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_vf_f64m2_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_vf_f64m4_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_vf_f64m8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_vf_f32mf2_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_vf_f32m1_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_vf_f32m2_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_vf_f32m4_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_vf_f32m8_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_vf_f64m1_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_vf_f64m2_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_vf_f64m4_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_vf_f64m8_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwadd_vf_f32mf2_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_vf_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_vf_f32m2_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_vf_f32m4_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_vf_f32m8_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_vf_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_vf_f64m2_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_vf_f64m4_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_vf_f64m8_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwsub_vv">23.10. vfwsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwsub.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-19fe751ba7693f718da0ec7c59d8de62.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsb_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsb_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwsub_vv_f32mf2 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_vv_f32m1 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_vv_f32m2 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_vv_f32m4 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_vv_f32m8 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_vv_f64m1 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_vv_f64m2 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_vv_f64m4 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_vv_f64m8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_vv_f32mf2_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_vv_f32m1_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_vv_f32m2_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_vv_f32m4_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_vv_f32m8_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_vv_f64m1_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_vv_f64m2_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_vv_f64m4_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_vv_f64m8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_vv_f32mf2_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_vv_f32m1_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_vv_f32m2_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_vv_f32m4_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_vv_f32m8_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_vv_f64m1_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_vv_f64m2_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_vv_f64m4_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_vv_f64m8_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwsub_vv_f32mf2_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_vv_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_vv_f32m2_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_vv_f32m4_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_vv_f32m8_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_vv_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_vv_f64m2_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_vv_f64m4_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_vv_f64m8_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwsub_vf">23.11. vfwsub.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwsub.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-77f64fd37c7f28126be761f3c2024d57.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsub_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsub_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwsub_vf_f32mf2 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_vf_f32m1 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_vf_f32m2 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_vf_f32m4 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_vf_f32m8 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_vf_f64m1 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_vf_f64m2 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_vf_f64m4 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_vf_f64m8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_vf_f32mf2_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_vf_f32m1_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_vf_f32m2_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_vf_f32m4_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_vf_f32m8_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_vf_f64m1_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_vf_f64m2_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_vf_f64m4_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_vf_f64m8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_vf_f32mf2_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_vf_f32m1_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_vf_f32m2_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_vf_f32m4_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_vf_f32m8_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_vf_f64m1_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_vf_f64m2_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_vf_f64m4_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_vf_f64m8_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwsub_vf_f32mf2_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_vf_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_vf_f32m2_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_vf_f32m4_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_vf_f32m8_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_vf_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_vf_f64m2_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_vf_f64m4_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_vf_f64m8_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwadd_wv">23.12. vfwadd.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwadd.wv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-40e2556446c44499d4371d046e0c8c85.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = 2*SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_wv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_wv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwadd_wv_f32mf2 (vfloat32mf2_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_wv_f32m1 (vfloat32m1_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_wv_f32m2 (vfloat32m2_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_wv_f32m4 (vfloat32m4_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_wv_f32m8 (vfloat32m8_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_wv_f64m1 (vfloat64m1_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_wv_f64m2 (vfloat64m2_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_wv_f64m4 (vfloat64m4_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_wv_f64m8 (vfloat64m8_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_wv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_wv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_wv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_wv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_wv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_wv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_wv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_wv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_wv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_wv_f32mf2_rm (vfloat32mf2_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_wv_f32m1_rm (vfloat32m1_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_wv_f32m2_rm (vfloat32m2_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_wv_f32m4_rm (vfloat32m4_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_wv_f32m8_rm (vfloat32m8_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_wv_f64m1_rm (vfloat64m1_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_wv_f64m2_rm (vfloat64m2_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_wv_f64m4_rm (vfloat64m4_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_wv_f64m8_rm (vfloat64m8_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwadd_wv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_wv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_wv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_wv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_wv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_wv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_wv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_wv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_wv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwadd_wf">23.13. vfwadd.wf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwadd.wf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-617f5b71bbd55a573e22d71f82c1d06e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = 2*SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_wf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwadd_wf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwadd_wf_f32mf2 (vfloat32mf2_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_wf_f32m1 (vfloat32m1_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_wf_f32m2 (vfloat32m2_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_wf_f32m4 (vfloat32m4_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_wf_f32m8 (vfloat32m8_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_wf_f64m1 (vfloat64m1_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_wf_f64m2 (vfloat64m2_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_wf_f64m4 (vfloat64m4_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_wf_f64m8 (vfloat64m8_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_wf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwadd_wf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwadd_wf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwadd_wf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwadd_wf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwadd_wf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwadd_wf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwadd_wf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwadd_wf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwadd_wf_f32mf2_rm (vfloat32mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_wf_f32m1_rm (vfloat32m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_wf_f32m2_rm (vfloat32m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_wf_f32m4_rm (vfloat32m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_wf_f32m8_rm (vfloat32m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_wf_f64m1_rm (vfloat64m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_wf_f64m2_rm (vfloat64m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_wf_f64m4_rm (vfloat64m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_wf_f64m8_rm (vfloat64m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwadd_wf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwadd_wf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwadd_wf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwadd_wf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwadd_wf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwadd_wf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwadd_wf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwadd_wf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwadd_wf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float32_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwsub_wv">23.14. vfwsub.wv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwsub.wv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3146c1b87e6a017eb8aa346e333d0236.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = 2*SEW +/- SEW, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsub_wf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsub_wf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwsub_wv_f32mf2 (vfloat32mf2_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_wv_f32m1 (vfloat32m1_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_wv_f32m2 (vfloat32m2_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_wv_f32m4 (vfloat32m4_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_wv_f32m8 (vfloat32m8_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_wv_f64m1 (vfloat64m1_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_wv_f64m2 (vfloat64m2_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_wv_f64m4 (vfloat64m4_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_wv_f64m8 (vfloat64m8_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_wv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_wv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_wv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_wv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_wv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_wv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_wv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_wv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_wv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_wv_f32mf2_rm (vfloat32mf2_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_wv_f32m1_rm (vfloat32m1_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_wv_f32m2_rm (vfloat32m2_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_wv_f32m4_rm (vfloat32m4_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_wv_f32m8_rm (vfloat32m8_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_wv_f64m1_rm (vfloat64m1_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_wv_f64m2_rm (vfloat64m2_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_wv_f64m4_rm (vfloat64m4_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_wv_f64m8_rm (vfloat64m8_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwsub_wv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_wv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_wv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_wv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_wv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_wv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_wv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_wv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_wv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwsub_wf">23.15. vfwsub.wf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwsub.wf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4e2616053a3034a32580f95dabe0a205.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening FP add/subtract, 2*SEW = 2*SEW +/- SEW, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsub_wf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwsub_wf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwsub_wf_f32mf2 (vfloat32mf2_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_wf_f32m1 (vfloat32m1_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_wf_f32m2 (vfloat32m2_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_wf_f32m4 (vfloat32m4_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_wf_f32m8 (vfloat32m8_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_wf_f64m1 (vfloat64m1_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_wf_f64m2 (vfloat64m2_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_wf_f64m4 (vfloat64m4_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_wf_f64m8 (vfloat64m8_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_wf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwsub_wf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwsub_wf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwsub_wf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwsub_wf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwsub_wf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwsub_wf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwsub_wf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwsub_wf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwsub_wf_f32mf2_rm (vfloat32mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_wf_f32m1_rm (vfloat32m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_wf_f32m2_rm (vfloat32m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_wf_f32m4_rm (vfloat32m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_wf_f32m8_rm (vfloat32m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_wf_f64m1_rm (vfloat64m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_wf_f64m2_rm (vfloat64m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_wf_f64m4_rm (vfloat64m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_wf_f64m8_rm (vfloat64m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwsub_wf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwsub_wf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwsub_wf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwsub_wf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwsub_wf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwsub_wf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwsub_wf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwsub_wf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwsub_wf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float32_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_single_width_floating_point_multiplydivide_instructions">23.16. Vector Single-Width Floating-Point Multiply/Divide Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vfmul_vv">23.17. vfmul.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmul.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-922ef3059532d33d61cf14404610fa08.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point multiply, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmul_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmul_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmul_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmul_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfmul_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfmul_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfmul_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfmul_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmul_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfmul_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfmul_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfmul_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfmul_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfmul_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfmul_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfmul_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfmul_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmul_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmul_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfmul_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfmul_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfmul_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfmul_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmul_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfmul_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfmul_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfmul_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfmul_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfmul_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfmul_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfmul_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfmul_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmul_vv_f16mf4_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmul_vv_f16mf2_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmul_vv_f16m1_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmul_vv_f16m2_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmul_vv_f16m4_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmul_vv_f16m8_rm (vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmul_vv_f32mf2_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmul_vv_f32m1_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmul_vv_f32m2_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmul_vv_f32m4_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmul_vv_f32m8_rm (vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmul_vv_f64m1_rm (vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmul_vv_f64m2_rm (vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmul_vv_f64m4_rm (vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmul_vv_f64m8_rm (vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmul_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmul_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmul_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmul_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmul_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmul_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmul_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmul_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmul_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmul_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmul_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmul_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmul_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmul_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmul_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmul_vf">23.18. vfmul.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmul.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c185c3a2d1eac09f6f82731f42cfd676.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point multiply, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmul_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmul_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmul_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmul_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfmul_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfmul_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfmul_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfmul_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmul_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfmul_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfmul_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfmul_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfmul_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfmul_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfmul_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfmul_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfmul_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmul_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmul_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfmul_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfmul_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfmul_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfmul_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmul_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfmul_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfmul_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfmul_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfmul_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfmul_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfmul_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfmul_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfmul_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmul_vf_f16mf4_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmul_vf_f16mf2_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmul_vf_f16m1_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmul_vf_f16m2_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmul_vf_f16m4_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmul_vf_f16m8_rm (vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmul_vf_f32mf2_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmul_vf_f32m1_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmul_vf_f32m2_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmul_vf_f32m4_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmul_vf_f32m8_rm (vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmul_vf_f64m1_rm (vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmul_vf_f64m2_rm (vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmul_vf_f64m4_rm (vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmul_vf_f64m8_rm (vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmul_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmul_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmul_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmul_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmul_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmul_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmul_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmul_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmul_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmul_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmul_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmul_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmul_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmul_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmul_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfdiv_vv">23.19. vfdiv.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfdiv.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-546df40e2adcc2540d55c9da2ad3e6cd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point divide, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfdiv_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfdiv_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfdiv_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfdiv_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfdiv_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfdiv_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfdiv_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfdiv_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfdiv_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfdiv_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfdiv_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfdiv_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfdiv_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfdiv_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfdiv_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfdiv_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfdiv_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfdiv_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfdiv_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfdiv_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfdiv_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfdiv_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfdiv_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfdiv_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfdiv_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfdiv_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfdiv_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfdiv_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfdiv_vv_f16mf4_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vv_f16mf2_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfdiv_vv_f16m1_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfdiv_vv_f16m2_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfdiv_vv_f16m4_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfdiv_vv_f16m8_rm (vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vv_f32mf2_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfdiv_vv_f32m1_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfdiv_vv_f32m2_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfdiv_vv_f32m4_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfdiv_vv_f32m8_rm (vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfdiv_vv_f64m1_rm (vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfdiv_vv_f64m2_rm (vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfdiv_vv_f64m4_rm (vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfdiv_vv_f64m8_rm (vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfdiv_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfdiv_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfdiv_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfdiv_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfdiv_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfdiv_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfdiv_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfdiv_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfdiv_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfdiv_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfdiv_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfdiv_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfdiv_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfdiv_vf">23.20. vfdiv.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfdiv.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-669a68afb1fd309e0729c7262d9e732d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point divide, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfdiv_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfdiv_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfdiv_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfdiv_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfdiv_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfdiv_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfdiv_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfdiv_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfdiv_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfdiv_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfdiv_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfdiv_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfdiv_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfdiv_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfdiv_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfdiv_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfdiv_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfdiv_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfdiv_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfdiv_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfdiv_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfdiv_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfdiv_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfdiv_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfdiv_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfdiv_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfdiv_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfdiv_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfdiv_vf_f16mf4_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vf_f16mf2_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfdiv_vf_f16m1_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfdiv_vf_f16m2_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfdiv_vf_f16m4_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfdiv_vf_f16m8_rm (vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vf_f32mf2_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfdiv_vf_f32m1_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfdiv_vf_f32m2_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfdiv_vf_f32m4_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfdiv_vf_f32m8_rm (vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfdiv_vf_f64m1_rm (vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfdiv_vf_f64m2_rm (vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfdiv_vf_f64m4_rm (vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfdiv_vf_f64m8_rm (vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfdiv_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfdiv_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfdiv_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfdiv_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfdiv_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfdiv_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfdiv_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfdiv_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfdiv_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfdiv_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfdiv_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfdiv_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfdiv_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfdiv_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfdiv_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfrdiv_vf">23.21. vfrdiv.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfrdiv.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-60f49ee7d6186794ca0a50416f7420be.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Reverse floating-point divide vector = scalar / vector, scalar-vector, vd[i] = f[rs1]/vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrdiv_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrdiv_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfrdiv_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfrdiv_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfrdiv_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfrdiv_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfrdiv_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfrdiv_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfrdiv_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfrdiv_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfrdiv_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfrdiv_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfrdiv_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfrdiv_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfrdiv_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfrdiv_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfrdiv_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfrdiv_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfrdiv_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfrdiv_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfrdiv_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfrdiv_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfrdiv_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfrdiv_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfrdiv_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfrdiv_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfrdiv_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfrdiv_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfrdiv_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfrdiv_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfrdiv_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfrdiv_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfrdiv_vf_f16mf4_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfrdiv_vf_f16mf2_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfrdiv_vf_f16m1_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfrdiv_vf_f16m2_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfrdiv_vf_f16m4_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfrdiv_vf_f16m8_rm (vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfrdiv_vf_f32mf2_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfrdiv_vf_f32m1_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfrdiv_vf_f32m2_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfrdiv_vf_f32m4_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfrdiv_vf_f32m8_rm (vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfrdiv_vf_f64m1_rm (vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfrdiv_vf_f64m2_rm (vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfrdiv_vf_f64m4_rm (vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfrdiv_vf_f64m8_rm (vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfrdiv_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfrdiv_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfrdiv_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfrdiv_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfrdiv_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfrdiv_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfrdiv_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfrdiv_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfrdiv_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfrdiv_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfrdiv_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfrdiv_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfrdiv_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfrdiv_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfrdiv_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_multiply">23.22. Vector Widening Floating-Point Multiply</h3>

</div>
<div class="sect2">
<h3 id="_vfwmul_vv">23.23. vfwmul.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwmul.vv    vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2bf5425ca0bddcb489c84e2b61aa6128.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening floating-point multiply, vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmul_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmul_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwmul_vv_f32mf2 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwmul_vv_f32m1 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwmul_vv_f32m2 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwmul_vv_f32m4 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwmul_vv_f32m8 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwmul_vv_f64m1 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwmul_vv_f64m2 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwmul_vv_f64m4 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwmul_vv_f64m8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwmul_vv_f32mf2_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat32m1_t __riscv_vfwmul_vv_f32m1_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat32m2_t __riscv_vfwmul_vv_f32m2_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat32m4_t __riscv_vfwmul_vv_f32m4_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat32m8_t __riscv_vfwmul_vv_f32m8_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat64m1_t __riscv_vfwmul_vv_f64m1_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat64m2_t __riscv_vfwmul_vv_f64m2_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat64m4_t __riscv_vfwmul_vv_f64m4_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat64m8_t __riscv_vfwmul_vv_f64m8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwmul_vv_f32mf2_rm (vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmul_vv_f32m1_rm (vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmul_vv_f32m2_rm (vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmul_vv_f32m4_rm (vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmul_vv_f32m8_rm (vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmul_vv_f64m1_rm (vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmul_vv_f64m2_rm (vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmul_vv_f64m4_rm (vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmul_vv_f64m8_rm (vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwmul_vv_f32mf2_rm_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmul_vv_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmul_vv_f32m2_rm_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmul_vv_f32m4_rm_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmul_vv_f32m8_rm_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmul_vv_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmul_vv_f64m2_rm_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmul_vv_f64m4_rm_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmul_vv_f64m8_rm_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwmul_vf">23.24. vfwmul.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwmul.vf    vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4e9211f91593ca70c4b808992c7c3800.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Widening floating-point multiply, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmul_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmul_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwmul_vf_f32mf2 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwmul_vf_f32m1 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwmul_vf_f32m2 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwmul_vf_f32m4 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwmul_vf_f32m8 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwmul_vf_f64m1 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwmul_vf_f64m2 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwmul_vf_f64m4 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwmul_vf_f64m8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwmul_vf_f32mf2_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat32m1_t __riscv_vfwmul_vf_f32m1_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat32m2_t __riscv_vfwmul_vf_f32m2_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat32m4_t __riscv_vfwmul_vf_f32m4_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat32m8_t __riscv_vfwmul_vf_f32m8_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat64m1_t __riscv_vfwmul_vf_f64m1_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat64m2_t __riscv_vfwmul_vf_f64m2_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat64m4_t __riscv_vfwmul_vf_f64m4_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat64m8_t __riscv_vfwmul_vf_f64m8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32mf2_t __riscv_vfwmul_vf_f32mf2_rm (vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmul_vf_f32m1_rm (vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmul_vf_f32m2_rm (vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmul_vf_f32m4_rm (vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmul_vf_f32m8_rm (vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmul_vf_f64m1_rm (vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmul_vf_f64m2_rm (vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmul_vf_f64m4_rm (vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmul_vf_f64m8_rm (vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwmul_vf_f32mf2_rm_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmul_vf_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmul_vf_f32m2_rm_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmul_vf_f32m4_rm_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmul_vf_f32m8_rm_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmul_vf_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmul_vf_f64m2_rm_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmul_vf_f64m4_rm_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmul_vf_f64m8_rm_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_single_width_floating_point_fused_multiply_add_instructions">23.25. Vector Single-Width Floating-Point Fused Multiply-Add Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vfmacc_vv">23.26. vfmacc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmacc.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1dc393d089600ab73b80860e1b23001d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-accumulate, overwrites addend, vd[i] = +(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmacc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmacc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmacc_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmacc_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmacc_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmacc_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmacc_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmacc_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmacc_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmacc_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmacc_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmacc_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmacc_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmacc_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmacc_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmacc_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmacc_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmacc_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmacc_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmacc_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmacc_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmacc_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmacc_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmacc_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmacc_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmacc_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmacc_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmacc_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmacc_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmacc_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmacc_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmacc_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmacc_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmacc_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmacc_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmacc_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmacc_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmacc_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmacc_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmacc_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmacc_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmacc_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmacc_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmacc_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmacc_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmacc_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmacc_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmacc_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmacc_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmacc_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmacc_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmacc_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmacc_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmacc_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmacc_vf">23.27. vfmacc.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmacc.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c6ef708607689374e998e7d03c3bf119.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-accumulate, overwrites addend, vd[i] = +(f[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmacc_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmacc_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmacc_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmacc_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmacc_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmacc_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmacc_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmacc_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmacc_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmacc_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmacc_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmacc_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmacc_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmacc_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmacc_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmacc_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmacc_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmacc_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmacc_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmacc_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmacc_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmacc_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmacc_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmacc_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmacc_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmacc_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmacc_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmacc_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmacc_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmacc_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmacc_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmacc_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmacc_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmacc_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmacc_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmacc_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmacc_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmacc_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmacc_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmacc_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmacc_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmacc_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmacc_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmacc_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmacc_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmacc_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmacc_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmacc_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmacc_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmacc_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmacc_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmacc_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmacc_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmacc_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmacc_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmacc_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmacc_vv">23.28. vfnmacc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmacc.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9ecd84a09153eac9ddba5ce273aaed92.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-accumulate), overwrites subtrahend, vd[i] = -(vs1[i] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmacc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmacc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmacc_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmacc_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmacc_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmacc_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmacc_vf">23.29. vfnmacc.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmacc.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-bdd8bd9c7546d3b8c33e882685b00dae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-accumulate), overwrites subtrahend, vd[i] = -(f[rs1] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmacc_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmacc_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmacc_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmacc_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmacc_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmacc_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmacc_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmacc_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmacc_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmacc_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmacc_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmacc_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmacc_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmacc_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmacc_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmacc_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmacc_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmacc_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmacc_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmacc_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmsac_vv">23.30. vfmsac.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmsac.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7e83145dde956f097b1b429b47f52da8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-subtract-accumulator, overwrites subtrahend, vd[i] = +(vs1[i] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsac_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsac_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmsac_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsac_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsac_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsac_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsac_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsac_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsac_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsac_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsac_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsac_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsac_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsac_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsac_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsac_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsac_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsac_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsac_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsac_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsac_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsac_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsac_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsac_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsac_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsac_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsac_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsac_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsac_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsac_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsac_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsac_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsac_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsac_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsac_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsac_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsac_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsac_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsac_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsac_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsac_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmsac_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsac_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsac_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsac_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsac_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsac_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsac_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsac_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsac_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsac_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsac_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsac_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsac_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmsac_vf">23.31. vfmsac.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmsac.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a62a349b0b7665d1bd229e5275c09641.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-subtract-accumulator, overwrites subtrahend, vd[i] = +(f[rs1] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsac_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsac_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmsac_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsac_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsac_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsac_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsac_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsac_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsac_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsac_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsac_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsac_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsac_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsac_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsac_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsac_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsac_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsac_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsac_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsac_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsac_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsac_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsac_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsac_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsac_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsac_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsac_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsac_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsac_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsac_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsac_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsac_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsac_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsac_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsac_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsac_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsac_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsac_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsac_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsac_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsac_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmsac_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsac_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsac_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsac_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsac_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsac_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsac_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsac_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsac_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsac_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsac_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsac_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsac_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsac_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsac_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmsac_vv">23.32. vfnmsac.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmsac.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6197234024bc127ae9a8b887a0798e46.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-subtract-accumulator), overwrites minuend, vd[i] = -(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsac_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsac_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmsac_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsac_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsac_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmsac_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmsac_vf">23.33. vfnmsac.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmsac.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e36aeae41ab98494aa84754007de40c0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-subtract-accumulator), overwrites minuend, vd[i] = -(f[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsac_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsac_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmsac_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsac_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsac_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmsac_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsac_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsac_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsac_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsac_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsac_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsac_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsac_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsac_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsac_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsac_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsac_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsac_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsac_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsac_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmadd_vv">23.34. vfmadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmadd.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8d81bce05e7fe727effb01215291c25c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-add, overwrites multiplicand, vd[i] = +(vs1[i] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmadd_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmadd_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmadd_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmadd_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmadd_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmadd_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmadd_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmadd_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmadd_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmadd_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmadd_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmadd_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmadd_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmadd_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmadd_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmadd_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmadd_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmadd_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmadd_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmadd_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmadd_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmadd_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmadd_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmadd_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmadd_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmadd_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmadd_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmadd_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmadd_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmadd_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmadd_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmadd_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmadd_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmadd_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmadd_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmadd_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmadd_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmadd_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmadd_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmadd_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmadd_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmadd_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmadd_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmadd_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmadd_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmadd_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmadd_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmadd_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmadd_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmadd_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmadd_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmadd_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmadd_vf">23.35. vfmadd.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmadd.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1eedf8e5f437d6c4ec736201c9a31758.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-add, overwrites multiplicand, vd[i] = +(f[rs1] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmadd_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmadd_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmadd_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmadd_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmadd_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmadd_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmadd_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmadd_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmadd_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmadd_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmadd_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmadd_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmadd_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmadd_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmadd_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmadd_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmadd_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmadd_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmadd_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmadd_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmadd_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmadd_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmadd_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmadd_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmadd_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmadd_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmadd_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmadd_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmadd_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmadd_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmadd_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmadd_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmadd_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmadd_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmadd_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmadd_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmadd_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmadd_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmadd_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmadd_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmadd_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmadd_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmadd_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmadd_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmadd_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmadd_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmadd_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmadd_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmadd_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmadd_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmadd_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmadd_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmadd_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmadd_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmadd_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmadd_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmadd_vv">23.36. vfnmadd.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmadd.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3b4eaa6dc4719ffe7c4ac4ccc5bea056.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-add), overwrites multiplicand, vd[i] = -(vs1[i] * vd[i]) - vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmadd_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmadd_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmadd_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmadd_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmadd_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmadd_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmadd_vf">23.37. vfnmadd.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmadd.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-dff4e12c3023a7d77c930e86dc730c56.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-add), overwrites multiplicand, vd[i] = -(f[rs1] * vd[i]) - vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmadd_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmadd_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmadd_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmadd_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmadd_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmadd_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmadd_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmadd_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmadd_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmadd_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmadd_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmadd_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmadd_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmadd_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmadd_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmadd_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmadd_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmadd_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmadd_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmadd_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmsub_vv">23.38. vfmsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmsub.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-138178d2324a36c408959e6af50b84d2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-sub, overwrites multiplicand, vd[i] = +(vs1[i] * vd[i]) - vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsub_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsub_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmsub_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsub_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsub_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsub_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsub_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsub_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsub_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsub_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsub_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsub_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsub_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsub_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsub_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsub_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsub_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsub_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsub_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsub_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsub_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsub_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsub_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsub_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsub_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsub_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsub_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsub_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsub_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsub_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsub_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsub_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsub_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsub_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsub_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsub_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsub_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsub_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsub_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsub_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsub_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmsub_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsub_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsub_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsub_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsub_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsub_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsub_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsub_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsub_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsub_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsub_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsub_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsub_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmsub_vf">23.39. vfmsub.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmsub.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e1c602ea6e92afb3d313320f9328defd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP multiply-sub, overwrites multiplicand, vd[i] = +(f[rs1] * vd[i]) - vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsub_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmsub_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmsub_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsub_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsub_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsub_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsub_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsub_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsub_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsub_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsub_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsub_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsub_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsub_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsub_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsub_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfmsub_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfmsub_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfmsub_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfmsub_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfmsub_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfmsub_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfmsub_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfmsub_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfmsub_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfmsub_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfmsub_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfmsub_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfmsub_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsub_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsub_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsub_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsub_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsub_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsub_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsub_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsub_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsub_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsub_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsub_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsub_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfmsub_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfmsub_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfmsub_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfmsub_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfmsub_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfmsub_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfmsub_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfmsub_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfmsub_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfmsub_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfmsub_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfmsub_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfmsub_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfmsub_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfmsub_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmsub_vv">23.40. vfnmsub.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmsub.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d2ca0fbd57d90ec7df19b9e344e6a2b0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-sub), overwrites multiplicand, vd[i] = -(vs1[i] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsub_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsub_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmsub_vv_f16mf4 (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vv_f16mf2 (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vv_f16m1 (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vv_f16m2 (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vv_f16m4 (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vv_f16m8 (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vv_f32mf2 (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vv_f32m2 (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vv_f32m4 (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vv_f32m8 (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vv_f64m1 (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vv_f64m2 (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vv_f64m4 (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vv_f64m8 (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsub_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vv_f16m1_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vv_f16m2_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vv_f16m4_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vv_f16m8_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsub_vv_f16mf4_rm (vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vv_f16mf2_rm (vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vv_f16m1_rm (vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vv_f16m2_rm (vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vv_f16m4_rm (vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vv_f16m8_rm (vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vv_f32m2_rm (vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vv_f32m4_rm (vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vv_f32m8_rm (vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vv_f64m1_rm (vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vv_f64m2_rm (vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vv_f64m4_rm (vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vv_f64m8_rm (vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmsub_vv_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vv_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vv_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vv_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vv_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vv_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfnmsub_vf">23.41. vfnmsub.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfnmsub.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-43591af87bb9dae58d6a84293f6b8701.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP negate-(multiply-sub), overwrites multiplicand, vd[i] = -(f[rs1] * vd[i]) + vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsub_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfnmsub_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfnmsub_vf_f16mf4 (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vf_f16mf2 (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vf_f16m1 (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vf_f16m2 (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vf_f16m4 (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vf_f16m8 (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vf_f32mf2 (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vf_f32m1 (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vf_f32m2 (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vf_f32m4 (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vf_f32m8 (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vf_f64m1 (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vf_f64m2 (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vf_f64m4 (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vf_f64m8 (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsub_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vf_f16m1_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vf_f16m2_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vf_f16m4_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vf_f16m8_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfnmsub_vf_f16mf4_rm (vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vf_f16mf2_rm (vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vf_f16m1_rm (vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vf_f16m2_rm (vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vf_f16m4_rm (vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vf_f16m8_rm (vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vf_f32mf2_rm (vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vf_f32m1_rm (vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vf_f32m2_rm (vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vf_f32m4_rm (vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vf_f32m8_rm (vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vf_f64m1_rm (vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vf_f64m2_rm (vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vf_f64m4_rm (vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vf_f64m8_rm (vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfnmsub_vf_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfnmsub_vf_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfnmsub_vf_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfnmsub_vf_f16m2_rm_m (vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfnmsub_vf_f16m4_rm_m (vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfnmsub_vf_f16m8_rm_m (vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfnmsub_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfnmsub_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfnmsub_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfnmsub_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfnmsub_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfnmsub_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfnmsub_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfnmsub_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfnmsub_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_fused_multiply_add_instructions">23.42. Vector Widening Floating-Point Fused Multiply-Add Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwmacc_vv">23.43. vfwmacc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwmacc.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-38835fdd80f4925d6228717f7cbe9fa3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening multiply-accumulate, overwrites addend, vd[i] = +(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmacc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmacc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwmacc_vv_f32mf2 (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vv_f32m1 (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vv_f32m2 (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vv_f32m4 (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vv_f32m8 (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vv_f64m1 (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vv_f64m2 (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vv_f64m4 (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vv_f64m8 (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmacc_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmacc_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vv_f32m1_rm (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vv_f32m2_rm (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vv_f32m4_rm (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vv_f32m8_rm (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vv_f64m1_rm (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vv_f64m2_rm (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vv_f64m4_rm (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vv_f64m8_rm (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwmacc_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwmacc_vf">23.44. vfwmacc.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwmacc.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9c73693cdacbba96d3ab49e1d046f032.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening multiply-accumulate, overwrites addend, vd[i] = +(f[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmacc_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmacc_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwmacc_vf_f32mf2 (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vf_f32m1 (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vf_f32m2 (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vf_f32m4 (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vf_f32m8 (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vf_f64m1 (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vf_f64m2 (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vf_f64m4 (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vf_f64m8 (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmacc_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmacc_vf_f32mf2_rm (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vf_f32m1_rm (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vf_f32m2_rm (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vf_f32m4_rm (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vf_f32m8_rm (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vf_f64m1_rm (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vf_f64m2_rm (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vf_f64m4_rm (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vf_f64m8_rm (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwmacc_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmacc_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmacc_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmacc_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmacc_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmacc_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmacc_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmacc_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmacc_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwnmacc_vv">23.45. vfwnmacc.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwnmacc.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-789109fa11e3ef593ea7395eea034018.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening negate-(multiply-accumulate), overwrites addend, vd[i] = -(vs1[i] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmacc_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmacc_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwnmacc_vv_f32mf2 (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vv_f32m1 (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vv_f32m2 (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vv_f32m4 (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vv_f32m8 (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vv_f64m1 (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vv_f64m2 (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vv_f64m4 (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vv_f64m8 (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmacc_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmacc_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vv_f32m1_rm (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vv_f32m2_rm (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vv_f32m4_rm (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vv_f32m8_rm (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vv_f64m1_rm (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vv_f64m2_rm (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vv_f64m4_rm (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vv_f64m8_rm (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwnmacc_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwnmacc_vf">23.46. vfwnmacc.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwnmacc.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4b0e387fa922b02738c1454b0031bcea.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening negate-(multiply-accumulate), overwrites addend, vd[i] = -(f[rs1] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmacc_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmacc_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwnmacc_vf_f32mf2 (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vf_f32m1 (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vf_f32m2 (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vf_f32m4 (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vf_f32m8 (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vf_f64m1 (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vf_f64m2 (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vf_f64m4 (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vf_f64m8 (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmacc_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmacc_vf_f32mf2_rm (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vf_f32m1_rm (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vf_f32m2_rm (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vf_f32m4_rm (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vf_f32m8_rm (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vf_f64m1_rm (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vf_f64m2_rm (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vf_f64m4_rm (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vf_f64m8_rm (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwnmacc_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmacc_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmacc_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmacc_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmacc_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmacc_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmacc_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmacc_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmacc_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwmsac_vv">23.47. vfwmsac.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwmsac.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c621bd90afd2fe37da51e2da75d54d45.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening multiply-subtract-accumulator, overwrites addend, vd[i] = +(vs1[i] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmsac_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmsac_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwmsac_vv_f32mf2 (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vv_f32m1 (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vv_f32m2 (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vv_f32m4 (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vv_f32m8 (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vv_f64m1 (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vv_f64m2 (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vv_f64m4 (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vv_f64m8 (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmsac_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmsac_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vv_f32m1_rm (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vv_f32m2_rm (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vv_f32m4_rm (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vv_f32m8_rm (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vv_f64m1_rm (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vv_f64m2_rm (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vv_f64m4_rm (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vv_f64m8_rm (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwmsac_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwmsac_vf">23.48. vfwmsac.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwmsac.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-0d8232900f01762c3302bd39b2f22ca9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening multiply-subtract-accumulator, overwrites addend, vd[i] = +(f[rs1] * vs2[i]) - vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmsac_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwmsac_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwmsac_vf_f32mf2 (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vf_f32m1 (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vf_f32m2 (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vf_f32m4 (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vf_f32m8 (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vf_f64m1 (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vf_f64m2 (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vf_f64m4 (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vf_f64m8 (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmsac_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwmsac_vf_f32mf2_rm (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vf_f32m1_rm (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vf_f32m2_rm (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vf_f32m4_rm (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vf_f32m8_rm (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vf_f64m1_rm (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vf_f64m2_rm (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vf_f64m4_rm (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vf_f64m8_rm (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwmsac_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwmsac_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwmsac_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwmsac_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwmsac_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwmsac_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwmsac_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwmsac_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwmsac_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwnmsac_vv">23.49. vfwnmsac.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwnmsac.vv vd, vs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-510a874e774cf0542475302092630555.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening negate-(multiply-subtract-accumulator), overwrites addend, vd[i] = -(vs1[i] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmsac_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmsac_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwnmsac_vv_f32mf2 (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vv_f32m1 (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vv_f32m2 (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vv_f32m4 (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vv_f32m8 (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vv_f64m1 (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vv_f64m2 (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vv_f64m4 (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vv_f64m8 (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmsac_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vv_f32m2_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vv_f32m4_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vv_f32m8_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vv_f64m1_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vv_f64m2_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vv_f64m4_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vv_f64m8_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmsac_vv_f32mf2_rm (vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vv_f32m1_rm (vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vv_f32m2_rm (vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vv_f32m4_rm (vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vv_f32m8_rm (vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vv_f64m1_rm (vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vv_f64m2_rm (vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vv_f64m4_rm (vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vv_f64m8_rm (vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwnmsac_vv_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vv_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vv_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vv_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vv_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vv_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vv_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vv_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwnmsac_vf">23.50. vfwnmsac.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwnmsac.vf vd, rs1, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a3f6220857cbf231971a67bb217c0e2f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>FP widening negate-(multiply-subtract-accumulator), overwrites addend, vd[i] = -(f[rs1] * vs2[i]) + vd[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmsac_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwnmsac_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwnmsac_vf_f32mf2 (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vf_f32m1 (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vf_f32m2 (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vf_f32m4 (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vf_f32m8 (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vf_f64m1 (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vf_f64m2 (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vf_f64m4 (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vf_f64m8 (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmsac_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vf_f32m1_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vf_f32m2_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vf_f32m4_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vf_f32m8_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vf_f64m1_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vf_f64m2_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vf_f64m4_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vf_f64m8_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, size_t vl);
vfloat32mf2_t __riscv_vfwnmsac_vf_f32mf2_rm (vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vf_f32m1_rm (vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vf_f32m2_rm (vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vf_f32m4_rm (vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vf_f32m8_rm (vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vf_f64m1_rm (vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vf_f64m2_rm (vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vf_f64m4_rm (vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vf_f64m8_rm (vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfwnmsac_vf_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t vd, float16_t vs1, vfloat16mf4_t vs2, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwnmsac_vf_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, float16_t vs1, vfloat16mf2_t vs2, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfwnmsac_vf_f32m2_rm_m (vbool16_t mask, vfloat32m2_t vd, float16_t vs1, vfloat16m1_t vs2, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfwnmsac_vf_f32m4_rm_m (vbool8_t mask, vfloat32m4_t vd, float16_t vs1, vfloat16m2_t vs2, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfwnmsac_vf_f32m8_rm_m (vbool4_t mask, vfloat32m8_t vd, float16_t vs1, vfloat16m4_t vs2, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwnmsac_vf_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vd, float32_t vs1, vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfwnmsac_vf_f64m2_rm_m (vbool32_t mask, vfloat64m2_t vd, float32_t vs1, vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfwnmsac_vf_f64m4_rm_m (vbool16_t mask, vfloat64m4_t vd, float32_t vs1, vfloat32m2_t vs2, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfwnmsac_vf_f64m8_rm_m (vbool8_t mask, vfloat64m8_t vd, float32_t vs1, vfloat32m4_t vs2, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_square_root_instruction">23.51. Vector Floating-Point Square-Root Instruction</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsqrt_v">23.52. vfsqrt.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsqrt.v vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c6abb36746e3fc8d42562098b59c485f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point square root, Vector-vector square root</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsqrt_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsqrt_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsqrt_v_f16mf4 (vfloat16mf4_t op1, size_t vl);
vfloat16mf2_t __riscv_vfsqrt_v_f16mf2 (vfloat16mf2_t op1, size_t vl);
vfloat16m1_t __riscv_vfsqrt_v_f16m1 (vfloat16m1_t op1, size_t vl);
vfloat16m2_t __riscv_vfsqrt_v_f16m2 (vfloat16m2_t op1, size_t vl);
vfloat16m4_t __riscv_vfsqrt_v_f16m4 (vfloat16m4_t op1, size_t vl);
vfloat16m8_t __riscv_vfsqrt_v_f16m8 (vfloat16m8_t op1, size_t vl);
vfloat32mf2_t __riscv_vfsqrt_v_f32mf2 (vfloat32mf2_t op1, size_t vl);
vfloat32m1_t __riscv_vfsqrt_v_f32m1 (vfloat32m1_t op1, size_t vl);
vfloat32m2_t __riscv_vfsqrt_v_f32m2 (vfloat32m2_t op1, size_t vl);
vfloat32m4_t __riscv_vfsqrt_v_f32m4 (vfloat32m4_t op1, size_t vl);
vfloat32m8_t __riscv_vfsqrt_v_f32m8 (vfloat32m8_t op1, size_t vl);
vfloat64m1_t __riscv_vfsqrt_v_f64m1 (vfloat64m1_t op1, size_t vl);
vfloat64m2_t __riscv_vfsqrt_v_f64m2 (vfloat64m2_t op1, size_t vl);
vfloat64m4_t __riscv_vfsqrt_v_f64m4 (vfloat64m4_t op1, size_t vl);
vfloat64m8_t __riscv_vfsqrt_v_f64m8 (vfloat64m8_t op1, size_t vl);
vfloat16mf4_t __riscv_vfsqrt_v_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, size_t vl);
vfloat16mf2_t __riscv_vfsqrt_v_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, size_t vl);
vfloat16m1_t __riscv_vfsqrt_v_f16m1_m (vbool16_t mask, vfloat16m1_t op1, size_t vl);
vfloat16m2_t __riscv_vfsqrt_v_f16m2_m (vbool8_t mask, vfloat16m2_t op1, size_t vl);
vfloat16m4_t __riscv_vfsqrt_v_f16m4_m (vbool4_t mask, vfloat16m4_t op1, size_t vl);
vfloat16m8_t __riscv_vfsqrt_v_f16m8_m (vbool2_t mask, vfloat16m8_t op1, size_t vl);
vfloat32mf2_t __riscv_vfsqrt_v_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, size_t vl);
vfloat32m1_t __riscv_vfsqrt_v_f32m1_m (vbool32_t mask, vfloat32m1_t op1, size_t vl);
vfloat32m2_t __riscv_vfsqrt_v_f32m2_m (vbool16_t mask, vfloat32m2_t op1, size_t vl);
vfloat32m4_t __riscv_vfsqrt_v_f32m4_m (vbool8_t mask, vfloat32m4_t op1, size_t vl);
vfloat32m8_t __riscv_vfsqrt_v_f32m8_m (vbool4_t mask, vfloat32m8_t op1, size_t vl);
vfloat64m1_t __riscv_vfsqrt_v_f64m1_m (vbool64_t mask, vfloat64m1_t op1, size_t vl);
vfloat64m2_t __riscv_vfsqrt_v_f64m2_m (vbool32_t mask, vfloat64m2_t op1, size_t vl);
vfloat64m4_t __riscv_vfsqrt_v_f64m4_m (vbool16_t mask, vfloat64m4_t op1, size_t vl);
vfloat64m8_t __riscv_vfsqrt_v_f64m8_m (vbool8_t mask, vfloat64m8_t op1, size_t vl);
vfloat16mf4_t __riscv_vfsqrt_v_f16mf4_rm (vfloat16mf4_t op1, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfsqrt_v_f16mf2_rm (vfloat16mf2_t op1, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfsqrt_v_f16m1_rm (vfloat16m1_t op1, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfsqrt_v_f16m2_rm (vfloat16m2_t op1, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfsqrt_v_f16m4_rm (vfloat16m4_t op1, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfsqrt_v_f16m8_rm (vfloat16m8_t op1, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfsqrt_v_f32mf2_rm (vfloat32mf2_t op1, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfsqrt_v_f32m1_rm (vfloat32m1_t op1, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfsqrt_v_f32m2_rm (vfloat32m2_t op1, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfsqrt_v_f32m4_rm (vfloat32m4_t op1, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfsqrt_v_f32m8_rm (vfloat32m8_t op1, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfsqrt_v_f64m1_rm (vfloat64m1_t op1, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfsqrt_v_f64m2_rm (vfloat64m2_t op1, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfsqrt_v_f64m4_rm (vfloat64m4_t op1, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfsqrt_v_f64m8_rm (vfloat64m8_t op1, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfsqrt_v_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfsqrt_v_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfsqrt_v_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfsqrt_v_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfsqrt_v_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfsqrt_v_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfsqrt_v_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfsqrt_v_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfsqrt_v_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfsqrt_v_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfsqrt_v_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfsqrt_v_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfsqrt_v_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfsqrt_v_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfsqrt_v_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_reciprocal_square_root_estimate_instruction">23.53. Vector Floating-Point Reciprocal Square-Root Estimate Instruction</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfrsqrt7_v">23.54. vfrsqrt7.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfrsqrt7.v vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-61b061f3eff6699159ff7dc79ac2d66f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point reciprocal square-root estimate to 7 bits.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrsqrt7_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrsqrt7_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfrsqrt7_v_f16mf4 (vfloat16mf4_t op1, size_t vl);
vfloat16mf2_t __riscv_vfrsqrt7_v_f16mf2 (vfloat16mf2_t op1, size_t vl);
vfloat16m1_t __riscv_vfrsqrt7_v_f16m1 (vfloat16m1_t op1, size_t vl);
vfloat16m2_t __riscv_vfrsqrt7_v_f16m2 (vfloat16m2_t op1, size_t vl);
vfloat16m4_t __riscv_vfrsqrt7_v_f16m4 (vfloat16m4_t op1, size_t vl);
vfloat16m8_t __riscv_vfrsqrt7_v_f16m8 (vfloat16m8_t op1, size_t vl);
vfloat32mf2_t __riscv_vfrsqrt7_v_f32mf2 (vfloat32mf2_t op1, size_t vl);
vfloat32m1_t __riscv_vfrsqrt7_v_f32m1 (vfloat32m1_t op1, size_t vl);
vfloat32m2_t __riscv_vfrsqrt7_v_f32m2 (vfloat32m2_t op1, size_t vl);
vfloat32m4_t __riscv_vfrsqrt7_v_f32m4 (vfloat32m4_t op1, size_t vl);
vfloat32m8_t __riscv_vfrsqrt7_v_f32m8 (vfloat32m8_t op1, size_t vl);
vfloat64m1_t __riscv_vfrsqrt7_v_f64m1 (vfloat64m1_t op1, size_t vl);
vfloat64m2_t __riscv_vfrsqrt7_v_f64m2 (vfloat64m2_t op1, size_t vl);
vfloat64m4_t __riscv_vfrsqrt7_v_f64m4 (vfloat64m4_t op1, size_t vl);
vfloat64m8_t __riscv_vfrsqrt7_v_f64m8 (vfloat64m8_t op1, size_t vl);
vfloat16mf4_t __riscv_vfrsqrt7_v_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, size_t vl);
vfloat16mf2_t __riscv_vfrsqrt7_v_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, size_t vl);
vfloat16m1_t __riscv_vfrsqrt7_v_f16m1_m (vbool16_t mask, vfloat16m1_t op1, size_t vl);
vfloat16m2_t __riscv_vfrsqrt7_v_f16m2_m (vbool8_t mask, vfloat16m2_t op1, size_t vl);
vfloat16m4_t __riscv_vfrsqrt7_v_f16m4_m (vbool4_t mask, vfloat16m4_t op1, size_t vl);
vfloat16m8_t __riscv_vfrsqrt7_v_f16m8_m (vbool2_t mask, vfloat16m8_t op1, size_t vl);
vfloat32mf2_t __riscv_vfrsqrt7_v_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, size_t vl);
vfloat32m1_t __riscv_vfrsqrt7_v_f32m1_m (vbool32_t mask, vfloat32m1_t op1, size_t vl);
vfloat32m2_t __riscv_vfrsqrt7_v_f32m2_m (vbool16_t mask, vfloat32m2_t op1, size_t vl);
vfloat32m4_t __riscv_vfrsqrt7_v_f32m4_m (vbool8_t mask, vfloat32m4_t op1, size_t vl);
vfloat32m8_t __riscv_vfrsqrt7_v_f32m8_m (vbool4_t mask, vfloat32m8_t op1, size_t vl);
vfloat64m1_t __riscv_vfrsqrt7_v_f64m1_m (vbool64_t mask, vfloat64m1_t op1, size_t vl);
vfloat64m2_t __riscv_vfrsqrt7_v_f64m2_m (vbool32_t mask, vfloat64m2_t op1, size_t vl);
vfloat64m4_t __riscv_vfrsqrt7_v_f64m4_m (vbool16_t mask, vfloat64m4_t op1, size_t vl);
vfloat64m8_t __riscv_vfrsqrt7_v_f64m8_m (vbool8_t mask, vfloat64m8_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_reciprocal_estimate_instruction">23.55. Vector Floating-Point Reciprocal Estimate Instruction</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfrec7_v">23.56. vfrec7.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfrec7.v vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point reciprocal estimate to 7 bits.</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-497e5cf972e4574a951aa2b33b789e67.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrec7_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfrec7_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfrec7_v_f16mf4 (vfloat16mf4_t op1, size_t vl);
vfloat16mf2_t __riscv_vfrec7_v_f16mf2 (vfloat16mf2_t op1, size_t vl);
vfloat16m1_t __riscv_vfrec7_v_f16m1 (vfloat16m1_t op1, size_t vl);
vfloat16m2_t __riscv_vfrec7_v_f16m2 (vfloat16m2_t op1, size_t vl);
vfloat16m4_t __riscv_vfrec7_v_f16m4 (vfloat16m4_t op1, size_t vl);
vfloat16m8_t __riscv_vfrec7_v_f16m8 (vfloat16m8_t op1, size_t vl);
vfloat32mf2_t __riscv_vfrec7_v_f32mf2 (vfloat32mf2_t op1, size_t vl);
vfloat32m1_t __riscv_vfrec7_v_f32m1 (vfloat32m1_t op1, size_t vl);
vfloat32m2_t __riscv_vfrec7_v_f32m2 (vfloat32m2_t op1, size_t vl);
vfloat32m4_t __riscv_vfrec7_v_f32m4 (vfloat32m4_t op1, size_t vl);
vfloat32m8_t __riscv_vfrec7_v_f32m8 (vfloat32m8_t op1, size_t vl);
vfloat64m1_t __riscv_vfrec7_v_f64m1 (vfloat64m1_t op1, size_t vl);
vfloat64m2_t __riscv_vfrec7_v_f64m2 (vfloat64m2_t op1, size_t vl);
vfloat64m4_t __riscv_vfrec7_v_f64m4 (vfloat64m4_t op1, size_t vl);
vfloat64m8_t __riscv_vfrec7_v_f64m8 (vfloat64m8_t op1, size_t vl);
vfloat16mf4_t __riscv_vfrec7_v_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, size_t vl);
vfloat16mf2_t __riscv_vfrec7_v_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, size_t vl);
vfloat16m1_t __riscv_vfrec7_v_f16m1_m (vbool16_t mask, vfloat16m1_t op1, size_t vl);
vfloat16m2_t __riscv_vfrec7_v_f16m2_m (vbool8_t mask, vfloat16m2_t op1, size_t vl);
vfloat16m4_t __riscv_vfrec7_v_f16m4_m (vbool4_t mask, vfloat16m4_t op1, size_t vl);
vfloat16m8_t __riscv_vfrec7_v_f16m8_m (vbool2_t mask, vfloat16m8_t op1, size_t vl);
vfloat32mf2_t __riscv_vfrec7_v_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, size_t vl);
vfloat32m1_t __riscv_vfrec7_v_f32m1_m (vbool32_t mask, vfloat32m1_t op1, size_t vl);
vfloat32m2_t __riscv_vfrec7_v_f32m2_m (vbool16_t mask, vfloat32m2_t op1, size_t vl);
vfloat32m4_t __riscv_vfrec7_v_f32m4_m (vbool8_t mask, vfloat32m4_t op1, size_t vl);
vfloat32m8_t __riscv_vfrec7_v_f32m8_m (vbool4_t mask, vfloat32m8_t op1, size_t vl);
vfloat64m1_t __riscv_vfrec7_v_f64m1_m (vbool64_t mask, vfloat64m1_t op1, size_t vl);
vfloat64m2_t __riscv_vfrec7_v_f64m2_m (vbool32_t mask, vfloat64m2_t op1, size_t vl);
vfloat64m4_t __riscv_vfrec7_v_f64m4_m (vbool16_t mask, vfloat64m4_t op1, size_t vl);
vfloat64m8_t __riscv_vfrec7_v_f64m8_m (vbool8_t mask, vfloat64m8_t op1, size_t vl);
vfloat16mf4_t __riscv_vfrec7_v_f16mf4_rm (vfloat16mf4_t op1, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfrec7_v_f16mf2_rm (vfloat16mf2_t op1, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfrec7_v_f16m1_rm (vfloat16m1_t op1, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfrec7_v_f16m2_rm (vfloat16m2_t op1, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfrec7_v_f16m4_rm (vfloat16m4_t op1, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfrec7_v_f16m8_rm (vfloat16m8_t op1, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfrec7_v_f32mf2_rm (vfloat32mf2_t op1, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfrec7_v_f32m1_rm (vfloat32m1_t op1, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfrec7_v_f32m2_rm (vfloat32m2_t op1, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfrec7_v_f32m4_rm (vfloat32m4_t op1, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfrec7_v_f32m8_rm (vfloat32m8_t op1, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfrec7_v_f64m1_rm (vfloat64m1_t op1, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfrec7_v_f64m2_rm (vfloat64m2_t op1, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfrec7_v_f64m4_rm (vfloat64m4_t op1, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfrec7_v_f64m8_rm (vfloat64m8_t op1, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfrec7_v_f16mf4_rm_m (vbool64_t mask, vfloat16mf4_t op1, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfrec7_v_f16mf2_rm_m (vbool32_t mask, vfloat16mf2_t op1, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfrec7_v_f16m1_rm_m (vbool16_t mask, vfloat16m1_t op1, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfrec7_v_f16m2_rm_m (vbool8_t mask, vfloat16m2_t op1, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfrec7_v_f16m4_rm_m (vbool4_t mask, vfloat16m4_t op1, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfrec7_v_f16m8_rm_m (vbool2_t mask, vfloat16m8_t op1, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfrec7_v_f32mf2_rm_m (vbool64_t mask, vfloat32mf2_t op1, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfrec7_v_f32m1_rm_m (vbool32_t mask, vfloat32m1_t op1, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfrec7_v_f32m2_rm_m (vbool16_t mask, vfloat32m2_t op1, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfrec7_v_f32m4_rm_m (vbool8_t mask, vfloat32m4_t op1, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfrec7_v_f32m8_rm_m (vbool4_t mask, vfloat32m8_t op1, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfrec7_v_f64m1_rm_m (vbool64_t mask, vfloat64m1_t op1, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfrec7_v_f64m2_rm_m (vbool32_t mask, vfloat64m2_t op1, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfrec7_v_f64m4_rm_m (vbool16_t mask, vfloat64m4_t op1, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfrec7_v_f64m8_rm_m (vbool8_t mask, vfloat64m8_t op1, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_minmax_instructions">23.57. Vector Floating-Point MIN/MAX Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmin_vv">23.58. vfmin.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmin.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7bd6db5281fa833496a8466bc1d1c9b1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point minimum, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmin_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmin_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmin_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmin_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfmin_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfmin_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfmin_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfmin_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmin_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfmin_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfmin_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfmin_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfmin_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfmin_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfmin_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfmin_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfmin_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmin_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmin_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfmin_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfmin_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfmin_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfmin_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmin_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfmin_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfmin_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfmin_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfmin_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfmin_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfmin_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfmin_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfmin_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmin_vf">23.59. vfmin.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmin.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4817a2e5d30acb763c724f9ab2bd4e3f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmin_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmin_vf.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point minimum, vector-scalar</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmin_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmin_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfmin_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfmin_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfmin_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfmin_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmin_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfmin_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfmin_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfmin_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfmin_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfmin_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfmin_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfmin_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfmin_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmin_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmin_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfmin_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfmin_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfmin_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfmin_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmin_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfmin_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfmin_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfmin_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfmin_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfmin_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfmin_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfmin_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfmin_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmax_vv">23.60. vfmax.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmax.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f91a3c8f32e0f168682175cf2e82a40a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point maximum, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmax_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmax_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmax_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmax_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfmax_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfmax_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfmax_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfmax_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmax_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfmax_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfmax_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfmax_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfmax_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfmax_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfmax_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfmax_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfmax_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmax_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmax_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfmax_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfmax_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfmax_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfmax_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmax_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfmax_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfmax_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfmax_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfmax_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfmax_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfmax_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfmax_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfmax_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmax_vf">23.61. vfmax.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmax.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-287097b8e1881a61f31c56ec0d6de54d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Floating-point maximum, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmax_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmax_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmax_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmax_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfmax_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfmax_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfmax_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfmax_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmax_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfmax_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfmax_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfmax_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfmax_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfmax_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfmax_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfmax_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfmax_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfmax_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfmax_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfmax_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfmax_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfmax_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfmax_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfmax_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfmax_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfmax_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfmax_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfmax_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfmax_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfmax_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfmax_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfmax_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_sign_injection_instructions">23.62. Vector Floating-Point Sign-Injection Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsgnj_vv">23.63. vfsgnj.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsgnj.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f28d7559d21e0b7f9cf8e809a89b8155.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnj_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnj_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsgnj_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnj_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnj_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnj_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnj_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnj_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnj_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnj_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnj_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnj_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnj_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnj_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnj_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnj_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnj_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsgnj_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnj_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnj_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnj_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnj_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnj_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnj_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnj_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnj_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnj_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnj_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnj_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnj_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnj_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnj_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsgnj_vf">23.64. vfsgnj.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsgnj.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8b5dae1ed9273c05a6da20e7a9d56e71.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnj_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnj_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsgnj_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnj_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnj_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnj_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnj_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnj_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnj_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnj_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnj_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnj_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnj_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnj_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnj_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnj_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnj_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsgnj_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnj_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnj_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnj_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnj_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnj_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnj_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnj_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnj_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnj_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnj_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnj_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnj_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnj_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnj_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsgnjn_vv">23.65. vfsgnjn.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsgnjn.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-592ee71ae20b2efb83e90761e5d74dd6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjn_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjn_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsgnjn_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjn_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjn_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjn_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjn_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjn_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjn_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjn_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjn_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjn_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjn_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjn_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjn_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjn_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjn_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsgnjn_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjn_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjn_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjn_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjn_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjn_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjn_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjn_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjn_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjn_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjn_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjn_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjn_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjn_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjn_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsgnjn_vf">23.66. vfsgnjn.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsgnjn.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-975f201e70c0e2b1b16e858d445040f8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjn_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjn_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsgnjn_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjn_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjn_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjn_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjn_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjn_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjn_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjn_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjn_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjn_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjn_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjn_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjn_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjn_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjn_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsgnjn_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjn_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjn_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjn_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjn_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjn_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjn_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjn_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjn_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjn_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjn_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjn_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjn_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjn_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjn_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsgnjx_vv">23.67. vfsgnjx.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsgnjx.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-931fe1bbc3a07e1cec48b5457b2cb3f7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjx_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjx_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsgnjx_vv_f16mf4 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjx_vv_f16mf2 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjx_vv_f16m1 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjx_vv_f16m2 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjx_vv_f16m4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjx_vv_f16m8 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjx_vv_f32mf2 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjx_vv_f32m1 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjx_vv_f32m2 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjx_vv_f32m4 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjx_vv_f32m8 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjx_vv_f64m1 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjx_vv_f64m2 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjx_vv_f64m4 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjx_vv_f64m8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsgnjx_vv_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjx_vv_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjx_vv_f16m1_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjx_vv_f16m2_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjx_vv_f16m4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjx_vv_f16m8_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjx_vv_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjx_vv_f32m1_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjx_vv_f32m2_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjx_vv_f32m4_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjx_vv_f32m8_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjx_vv_f64m1_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjx_vv_f64m2_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjx_vv_f64m4_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjx_vv_f64m8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfsgnjx_vf">23.68. vfsgnjx.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfsgnjx.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5110fc69e13e3da794d2716c20f3b84b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjx_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfsgnjx_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfsgnjx_vf_f16mf4 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjx_vf_f16mf2 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjx_vf_f16m1 (vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjx_vf_f16m2 (vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjx_vf_f16m4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjx_vf_f16m8 (vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjx_vf_f32mf2 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjx_vf_f32m1 (vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjx_vf_f32m2 (vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjx_vf_f32m4 (vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjx_vf_f32m8 (vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjx_vf_f64m1 (vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjx_vf_f64m2 (vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjx_vf_f64m4 (vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjx_vf_f64m8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vfloat16mf4_t __riscv_vfsgnjx_vf_f16mf4_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vfloat16mf2_t __riscv_vfsgnjx_vf_f16mf2_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vfloat16m1_t __riscv_vfsgnjx_vf_f16m1_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vfloat16m2_t __riscv_vfsgnjx_vf_f16m2_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vfloat16m4_t __riscv_vfsgnjx_vf_f16m4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vfloat16m8_t __riscv_vfsgnjx_vf_f16m8_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vfloat32mf2_t __riscv_vfsgnjx_vf_f32mf2_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vfloat32m1_t __riscv_vfsgnjx_vf_f32m1_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vfloat32m2_t __riscv_vfsgnjx_vf_f32m2_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vfloat32m4_t __riscv_vfsgnjx_vf_f32m4_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vfloat32m8_t __riscv_vfsgnjx_vf_f32m8_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vfloat64m1_t __riscv_vfsgnjx_vf_f64m1_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vfloat64m2_t __riscv_vfsgnjx_vf_f64m2_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vfloat64m4_t __riscv_vfsgnjx_vf_f64m4_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vfloat64m8_t __riscv_vfsgnjx_vf_f64m8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_compare_instructions">23.69. Vector Floating-Point Compare Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfeq_vv">23.70. vmfeq.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfeq.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a02faa74ea2eb1beba0e112520ed7035.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare equal, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfeq_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfeq_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfeq_vv_f16mf4_b64 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vv_f16mf2_b32 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vv_f16m1_b16 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vv_f16m2_b8 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vv_f16m4_b4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmfeq_vv_f16m8_b2 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vv_f32mf2_b64 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vv_f32m1_b32 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vv_f32m2_b16 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vv_f32m4_b8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vv_f32m8_b4 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vv_f64m1_b64 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vv_f64m2_b32 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vv_f64m4_b16 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vv_f64m8_b8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vv_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vv_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vv_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vv_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vv_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmfeq_vv_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vv_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vv_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vv_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vv_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vv_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vv_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vv_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vv_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vv_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfeq_vf">23.71. vmfeq.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfeq.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-86fea5c36ee0fc7312af4ffe9b8cfc03.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare equal, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmeq_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmeq_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfeq_vf_f16mf4_b64 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vf_f16mf2_b32 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vf_f16m1_b16 (vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vf_f16m2_b8 (vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vf_f16m4_b4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfeq_vf_f16m8_b2 (vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vf_f32mf2_b64 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vf_f32m1_b32 (vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vf_f32m2_b16 (vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vf_f32m4_b8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vf_f32m8_b4 (vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vf_f64m1_b64 (vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vf_f64m2_b32 (vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vf_f64m4_b16 (vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vf_f64m8_b8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vf_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vf_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vf_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vf_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vf_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfeq_vf_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vf_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vf_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vf_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vf_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfeq_vf_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfeq_vf_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfeq_vf_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfeq_vf_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfeq_vf_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfne_vv">23.72. vmfne.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfne.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6a8b083634482f2f359fd6621be040a0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare not equal, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfne_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfne_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfne_vv_f16mf4_b64 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmfne_vv_f16mf2_b32 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmfne_vv_f16m1_b16 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmfne_vv_f16m2_b8 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmfne_vv_f16m4_b4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmfne_vv_f16m8_b2 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmfne_vv_f32mf2_b64 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmfne_vv_f32m1_b32 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmfne_vv_f32m2_b16 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmfne_vv_f32m4_b8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmfne_vv_f32m8_b4 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmfne_vv_f64m1_b64 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmfne_vv_f64m2_b32 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmfne_vv_f64m4_b16 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmfne_vv_f64m8_b8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vbool64_t __riscv_vmfne_vv_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmfne_vv_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmfne_vv_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmfne_vv_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmfne_vv_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmfne_vv_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmfne_vv_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmfne_vv_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmfne_vv_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmfne_vv_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmfne_vv_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmfne_vv_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmfne_vv_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmfne_vv_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmfne_vv_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfne_vf">23.73. vmfne.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfne.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8aed7fd7e481ec3defe0b75087f71d3d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare not equal, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfne_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfne_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfne_vf_f16mf4_b64 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfne_vf_f16mf2_b32 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfne_vf_f16m1_b16 (vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfne_vf_f16m2_b8 (vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfne_vf_f16m4_b4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfne_vf_f16m8_b2 (vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfne_vf_f32mf2_b64 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfne_vf_f32m1_b32 (vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfne_vf_f32m2_b16 (vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfne_vf_f32m4_b8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfne_vf_f32m8_b4 (vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfne_vf_f64m1_b64 (vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfne_vf_f64m2_b32 (vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfne_vf_f64m4_b16 (vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfne_vf_f64m8_b8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vbool64_t __riscv_vmfne_vf_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfne_vf_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfne_vf_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfne_vf_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfne_vf_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfne_vf_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfne_vf_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfne_vf_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfne_vf_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfne_vf_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfne_vf_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfne_vf_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfne_vf_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfne_vf_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfne_vf_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmflt_vv">23.74. vmflt.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmflt.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5157e38e48cb6196b5c2ce565bf76cfa.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare less than, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmflt_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmflt_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmflt_vv_f16mf4_b64 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmflt_vv_f16mf2_b32 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmflt_vv_f16m1_b16 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmflt_vv_f16m2_b8 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmflt_vv_f16m4_b4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmflt_vv_f16m8_b2 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmflt_vv_f32mf2_b64 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmflt_vv_f32m1_b32 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmflt_vv_f32m2_b16 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmflt_vv_f32m4_b8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmflt_vv_f32m8_b4 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmflt_vv_f64m1_b64 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmflt_vv_f64m2_b32 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmflt_vv_f64m4_b16 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmflt_vv_f64m8_b8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vbool64_t __riscv_vmflt_vv_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmflt_vv_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmflt_vv_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmflt_vv_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmflt_vv_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmflt_vv_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmflt_vv_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmflt_vv_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmflt_vv_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmflt_vv_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmflt_vv_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmflt_vv_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmflt_vv_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmflt_vv_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmflt_vv_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmflt_vf">23.75. vmflt.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmflt.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2d0fac7abe14b378af674fbb73591057.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare less than, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmflt_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmflt_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmflt_vf_f16mf4_b64 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmflt_vf_f16mf2_b32 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmflt_vf_f16m1_b16 (vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmflt_vf_f16m2_b8 (vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmflt_vf_f16m4_b4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmflt_vf_f16m8_b2 (vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmflt_vf_f32mf2_b64 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmflt_vf_f32m1_b32 (vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmflt_vf_f32m2_b16 (vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmflt_vf_f32m4_b8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmflt_vf_f32m8_b4 (vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmflt_vf_f64m1_b64 (vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmflt_vf_f64m2_b32 (vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmflt_vf_f64m4_b16 (vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmflt_vf_f64m8_b8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vbool64_t __riscv_vmflt_vf_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmflt_vf_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmflt_vf_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmflt_vf_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmflt_vf_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmflt_vf_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmflt_vf_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmflt_vf_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmflt_vf_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmflt_vf_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmflt_vf_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmflt_vf_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmflt_vf_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmflt_vf_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmflt_vf_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfle_vv">23.76. vmfle.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfle.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d7bbfab0ae390c2d3e0251f1ee8d2905.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare less than or equal, Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfle_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfle_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfle_vv_f16mf4_b64 (vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmfle_vv_f16mf2_b32 (vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmfle_vv_f16m1_b16 (vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmfle_vv_f16m2_b8 (vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmfle_vv_f16m4_b4 (vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmfle_vv_f16m8_b2 (vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmfle_vv_f32mf2_b64 (vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmfle_vv_f32m1_b32 (vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmfle_vv_f32m2_b16 (vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmfle_vv_f32m4_b8 (vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmfle_vv_f32m8_b4 (vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmfle_vv_f64m1_b64 (vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmfle_vv_f64m2_b32 (vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmfle_vv_f64m4_b16 (vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmfle_vv_f64m8_b8 (vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);
vbool64_t __riscv_vmfle_vv_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, vfloat16mf4_t op2, size_t vl);
vbool32_t __riscv_vmfle_vv_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, vfloat16mf2_t op2, size_t vl);
vbool16_t __riscv_vmfle_vv_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, vfloat16m1_t op2, size_t vl);
vbool8_t __riscv_vmfle_vv_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, vfloat16m2_t op2, size_t vl);
vbool4_t __riscv_vmfle_vv_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, vfloat16m4_t op2, size_t vl);
vbool2_t __riscv_vmfle_vv_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, vfloat16m8_t op2, size_t vl);
vbool64_t __riscv_vmfle_vv_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, vfloat32mf2_t op2, size_t vl);
vbool32_t __riscv_vmfle_vv_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, vfloat32m1_t op2, size_t vl);
vbool16_t __riscv_vmfle_vv_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, vfloat32m2_t op2, size_t vl);
vbool8_t __riscv_vmfle_vv_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, vfloat32m4_t op2, size_t vl);
vbool4_t __riscv_vmfle_vv_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, vfloat32m8_t op2, size_t vl);
vbool64_t __riscv_vmfle_vv_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, vfloat64m1_t op2, size_t vl);
vbool32_t __riscv_vmfle_vv_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, vfloat64m2_t op2, size_t vl);
vbool16_t __riscv_vmfle_vv_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, vfloat64m4_t op2, size_t vl);
vbool8_t __riscv_vmfle_vv_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, vfloat64m8_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfle_vf">23.77. vmfle.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfle.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2139699af58595db405feddd79205d84.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare less than or equal, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfle_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfle_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfle_vf_f16mf4_b64 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfle_vf_f16mf2_b32 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfle_vf_f16m1_b16 (vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfle_vf_f16m2_b8 (vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfle_vf_f16m4_b4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfle_vf_f16m8_b2 (vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfle_vf_f32mf2_b64 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfle_vf_f32m1_b32 (vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfle_vf_f32m2_b16 (vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfle_vf_f32m4_b8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfle_vf_f32m8_b4 (vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfle_vf_f64m1_b64 (vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfle_vf_f64m2_b32 (vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfle_vf_f64m4_b16 (vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfle_vf_f64m8_b8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vbool64_t __riscv_vmfle_vf_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfle_vf_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfle_vf_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfle_vf_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfle_vf_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfle_vf_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfle_vf_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfle_vf_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfle_vf_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfle_vf_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfle_vf_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfle_vf_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfle_vf_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfle_vf_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfle_vf_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfgt_vf">23.78. vmfgt.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfgt.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-aa933461dc7ebd738acdaceaf524cd52.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare greater than, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfgt_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfgt_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfgt_vf_f16mf4_b64 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfgt_vf_f16mf2_b32 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfgt_vf_f16m1_b16 (vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfgt_vf_f16m2_b8 (vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfgt_vf_f16m4_b4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfgt_vf_f16m8_b2 (vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfgt_vf_f32mf2_b64 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfgt_vf_f32m1_b32 (vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfgt_vf_f32m2_b16 (vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfgt_vf_f32m4_b8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfgt_vf_f32m8_b4 (vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfgt_vf_f64m1_b64 (vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfgt_vf_f64m2_b32 (vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfgt_vf_f64m4_b16 (vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfgt_vf_f64m8_b8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vbool64_t __riscv_vmfgt_vf_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfgt_vf_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfgt_vf_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfgt_vf_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfgt_vf_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfgt_vf_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfgt_vf_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfgt_vf_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfgt_vf_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfgt_vf_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfgt_vf_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfgt_vf_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfgt_vf_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfgt_vf_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfgt_vf_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmfge_vf">23.79. vmfge.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmfge.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-818e262a2b36dc36187b5b31b2bef3e1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compare greater than or equal, vector-scalar</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfge_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmfge_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool64_t __riscv_vmfge_vf_f16mf4_b64 (vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfge_vf_f16mf2_b32 (vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfge_vf_f16m1_b16 (vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfge_vf_f16m2_b8 (vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfge_vf_f16m4_b4 (vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfge_vf_f16m8_b2 (vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfge_vf_f32mf2_b64 (vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfge_vf_f32m1_b32 (vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfge_vf_f32m2_b16 (vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfge_vf_f32m4_b8 (vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfge_vf_f32m8_b4 (vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfge_vf_f64m1_b64 (vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfge_vf_f64m2_b32 (vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfge_vf_f64m4_b16 (vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfge_vf_f64m8_b8 (vfloat64m8_t op1, float64_t op2, size_t vl);
vbool64_t __riscv_vmfge_vf_f16mf4_b64_m (vbool64_t mask, vfloat16mf4_t op1, float16_t op2, size_t vl);
vbool32_t __riscv_vmfge_vf_f16mf2_b32_m (vbool32_t mask, vfloat16mf2_t op1, float16_t op2, size_t vl);
vbool16_t __riscv_vmfge_vf_f16m1_b16_m (vbool16_t mask, vfloat16m1_t op1, float16_t op2, size_t vl);
vbool8_t __riscv_vmfge_vf_f16m2_b8_m (vbool8_t mask, vfloat16m2_t op1, float16_t op2, size_t vl);
vbool4_t __riscv_vmfge_vf_f16m4_b4_m (vbool4_t mask, vfloat16m4_t op1, float16_t op2, size_t vl);
vbool2_t __riscv_vmfge_vf_f16m8_b2_m (vbool2_t mask, vfloat16m8_t op1, float16_t op2, size_t vl);
vbool64_t __riscv_vmfge_vf_f32mf2_b64_m (vbool64_t mask, vfloat32mf2_t op1, float32_t op2, size_t vl);
vbool32_t __riscv_vmfge_vf_f32m1_b32_m (vbool32_t mask, vfloat32m1_t op1, float32_t op2, size_t vl);
vbool16_t __riscv_vmfge_vf_f32m2_b16_m (vbool16_t mask, vfloat32m2_t op1, float32_t op2, size_t vl);
vbool8_t __riscv_vmfge_vf_f32m4_b8_m (vbool8_t mask, vfloat32m4_t op1, float32_t op2, size_t vl);
vbool4_t __riscv_vmfge_vf_f32m8_b4_m (vbool4_t mask, vfloat32m8_t op1, float32_t op2, size_t vl);
vbool64_t __riscv_vmfge_vf_f64m1_b64_m (vbool64_t mask, vfloat64m1_t op1, float64_t op2, size_t vl);
vbool32_t __riscv_vmfge_vf_f64m2_b32_m (vbool32_t mask, vfloat64m2_t op1, float64_t op2, size_t vl);
vbool16_t __riscv_vmfge_vf_f64m4_b16_m (vbool16_t mask, vfloat64m4_t op1, float64_t op2, size_t vl);
vbool8_t __riscv_vmfge_vf_f64m8_b8_m (vbool8_t mask, vfloat64m8_t op1, float64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_classify_instruction">23.80. Vector Floating-Point Classify Instruction</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfclass_v">23.81. vfclass.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfclass.v vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6e811a0d876d4a87ed792149b525c569.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector-vector</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfclass_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfclass_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vfclass_v_u16mf4 (vfloat16mf4_t op1, size_t vl);
vuint16mf2_t __riscv_vfclass_v_u16mf2 (vfloat16mf2_t op1, size_t vl);
vuint16m1_t __riscv_vfclass_v_u16m1 (vfloat16m1_t op1, size_t vl);
vuint16m2_t __riscv_vfclass_v_u16m2 (vfloat16m2_t op1, size_t vl);
vuint16m4_t __riscv_vfclass_v_u16m4 (vfloat16m4_t op1, size_t vl);
vuint16m8_t __riscv_vfclass_v_u16m8 (vfloat16m8_t op1, size_t vl);
vuint32mf2_t __riscv_vfclass_v_u32mf2 (vfloat32mf2_t op1, size_t vl);
vuint32m1_t __riscv_vfclass_v_u32m1 (vfloat32m1_t op1, size_t vl);
vuint32m2_t __riscv_vfclass_v_u32m2 (vfloat32m2_t op1, size_t vl);
vuint32m4_t __riscv_vfclass_v_u32m4 (vfloat32m4_t op1, size_t vl);
vuint32m8_t __riscv_vfclass_v_u32m8 (vfloat32m8_t op1, size_t vl);
vuint64m1_t __riscv_vfclass_v_u64m1 (vfloat64m1_t op1, size_t vl);
vuint64m2_t __riscv_vfclass_v_u64m2 (vfloat64m2_t op1, size_t vl);
vuint64m4_t __riscv_vfclass_v_u64m4 (vfloat64m4_t op1, size_t vl);
vuint64m8_t __riscv_vfclass_v_u64m8 (vfloat64m8_t op1, size_t vl);
vuint16mf4_t __riscv_vfclass_v_u16mf4_m (vbool64_t mask, vfloat16mf4_t op1, size_t vl);
vuint16mf2_t __riscv_vfclass_v_u16mf2_m (vbool32_t mask, vfloat16mf2_t op1, size_t vl);
vuint16m1_t __riscv_vfclass_v_u16m1_m (vbool16_t mask, vfloat16m1_t op1, size_t vl);
vuint16m2_t __riscv_vfclass_v_u16m2_m (vbool8_t mask, vfloat16m2_t op1, size_t vl);
vuint16m4_t __riscv_vfclass_v_u16m4_m (vbool4_t mask, vfloat16m4_t op1, size_t vl);
vuint16m8_t __riscv_vfclass_v_u16m8_m (vbool2_t mask, vfloat16m8_t op1, size_t vl);
vuint32mf2_t __riscv_vfclass_v_u32mf2_m (vbool64_t mask, vfloat32mf2_t op1, size_t vl);
vuint32m1_t __riscv_vfclass_v_u32m1_m (vbool32_t mask, vfloat32m1_t op1, size_t vl);
vuint32m2_t __riscv_vfclass_v_u32m2_m (vbool16_t mask, vfloat32m2_t op1, size_t vl);
vuint32m4_t __riscv_vfclass_v_u32m4_m (vbool8_t mask, vfloat32m4_t op1, size_t vl);
vuint32m8_t __riscv_vfclass_v_u32m8_m (vbool4_t mask, vfloat32m8_t op1, size_t vl);
vuint64m1_t __riscv_vfclass_v_u64m1_m (vbool64_t mask, vfloat64m1_t op1, size_t vl);
vuint64m2_t __riscv_vfclass_v_u64m2_m (vbool32_t mask, vfloat64m2_t op1, size_t vl);
vuint64m4_t __riscv_vfclass_v_u64m4_m (vbool16_t mask, vfloat64m4_t op1, size_t vl);
vuint64m8_t __riscv_vfclass_v_u64m8_m (vbool8_t mask, vfloat64m8_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_merge_instruction">23.82. Vector Floating-Point Merge Instruction</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmerge_vfm">23.83. vfmerge.vfm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmerge.vfm vd, vs2, rs1, v0</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-da6f89cccb200847c4cb11385eb767bb.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = v0.mask[i] ? f[rs1] : vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmerge_vfm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmerge_vfm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmerge_vfm_f16mf4 (vfloat16mf4_t op1, float16_t op2, vbool64_t mask, size_t vl);
vfloat16mf2_t __riscv_vfmerge_vfm_f16mf2 (vfloat16mf2_t op1, float16_t op2, vbool32_t mask, size_t vl);
vfloat16m1_t __riscv_vfmerge_vfm_f16m1 (vfloat16m1_t op1, float16_t op2, vbool16_t mask, size_t vl);
vfloat16m2_t __riscv_vfmerge_vfm_f16m2 (vfloat16m2_t op1, float16_t op2, vbool8_t mask, size_t vl);
vfloat16m4_t __riscv_vfmerge_vfm_f16m4 (vfloat16m4_t op1, float16_t op2, vbool4_t mask, size_t vl);
vfloat16m8_t __riscv_vfmerge_vfm_f16m8 (vfloat16m8_t op1, float16_t op2, vbool2_t mask, size_t vl);
vfloat32mf2_t __riscv_vfmerge_vfm_f32mf2 (vfloat32mf2_t op1, float32_t op2, vbool64_t mask, size_t vl);
vfloat32m1_t __riscv_vfmerge_vfm_f32m1 (vfloat32m1_t op1, float32_t op2, vbool32_t mask, size_t vl);
vfloat32m2_t __riscv_vfmerge_vfm_f32m2 (vfloat32m2_t op1, float32_t op2, vbool16_t mask, size_t vl);
vfloat32m4_t __riscv_vfmerge_vfm_f32m4 (vfloat32m4_t op1, float32_t op2, vbool8_t mask, size_t vl);
vfloat32m8_t __riscv_vfmerge_vfm_f32m8 (vfloat32m8_t op1, float32_t op2, vbool4_t mask, size_t vl);
vfloat64m1_t __riscv_vfmerge_vfm_f64m1 (vfloat64m1_t op1, float64_t op2, vbool64_t mask, size_t vl);
vfloat64m2_t __riscv_vfmerge_vfm_f64m2 (vfloat64m2_t op1, float64_t op2, vbool32_t mask, size_t vl);
vfloat64m4_t __riscv_vfmerge_vfm_f64m4 (vfloat64m4_t op1, float64_t op2, vbool16_t mask, size_t vl);
vfloat64m8_t __riscv_vfmerge_vfm_f64m8 (vfloat64m8_t op1, float64_t op2, vbool8_t mask, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_move_instruction">23.84. Vector Floating-Point Move Instruction</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">== Vector Loads and Stores Intrinsics
=== Vector Unit-Stride Load Intrinsics
=== Vector Unit-Stride Store Intrinsics
=== Vector Mask Load/Store Intrinsics
=== Vector Strided Load Intrinsics
=== Vector Strided Store Intrinsics
=== Vector Indexed Load Intrinsics
=== Vector Indexed Store Intrinsics
== Vector Loads and Stores Segment Instructions
=== Vector Unit-Stride Segment Load Intrinsics
=== Vector Unit-Stride Segment Store Intrinsics
=== Vector Strided Segment Load Intrinsics
=== Vector Strided Segment Store Intrinsics
=== Vector Indexed Segment Load Intrinsics
=== Vector Indexed Segment Store Intrinsics
== Vector Integer Arithmetic Instructions
=== Vector Single-Width Integer Add and Subtract Intrinsics
=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Integer Extension Intrinsics
=== Vector Integer Add-with-Carry / Subtract-with-Borrow Intrinsics
=== Vector Bitwise Binary Logical Intrinsics
=== Vector Bitwise Unary Logical Intrinsics
=== Vector Single-Width Bit Shift Intrinsics
=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Integer Compare Intrinsics
=== Vector Integer Min/Max Intrinsics
=== Vector Single-Width Integer Multiply Intrinsics
=== Vector Integer Divide Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Single-Width Integer Multiply-Add Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Integer Merge Intrinsics
=== Vector Integer Move Intrinsics
== Vector Fixed-Point Arithmetic Instructions
=== Vector Single-Width Saturating Add and Subtract Intrinsics
=== Vector Single-Width Averaging Add and Subtract Intrinsics
=== Vector Single-Width Fractional Multiply with Rounding and SaturationIntrinsics
=== Vector Single-Width Scaling Shift Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
== Vector Floating-Point Instructions
=== Vector Single-Width Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Single-Width Floating-Point Multiply/Divide Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Single-Width Floating-Point Fused Multiply-Add Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Vector Floating-Point Square-Root Intrinsics
=== Vector Floating-Point Reciprocal Square-Root Estimate Intrinsics
=== Vector Floating-Point Reciprocal Estimate Intrinsics
=== Vector Floating-Point MIN/MAX Intrinsics
=== Vector Floating-Point Sign-Injection Intrinsics
=== Vector Floating-Point Absolute Value Intrinsics
=== Vector Floating-Point Compare Intrinsics
=== Vector Floating-Point Classify Intrinsics
=== Vector Floating-Point Merge Intrinsics
=== Vector Floating-Point Move Intrinsics
== Vector Reduction Operations
=== Vector Single-Width Integer Reduction Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Single-Width Floating-Point Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics
== Vector Mask Instructions
=== Vector Mask-Register Logical
=== Vector count population in mask `vcpop.m`
=== Vector Iota Intrinsics
=== Vector Element Index Intrinsics
== Vector Permutation Instructions
=== Vector Slideup Intrinsics
=== Vector Slidedown Intrinsics
=== Vector Slide1up and Slide1down Intrinsics
=== Vector Register Gather Intrinsics
=== Vector Compress Intrinsics
== Miscellaneous Vector Utility Intrinsics
=== Vector LMUL Extension Intrinsics
=== Vector LMUL Truncation Intrinsics
=== Vector Initialization Intrinsics
=== Vector Insertion Intrinsics
=== Vector Extraction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfmv_v_f">23.85. vfmv.v.f</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmv.v.f vd, rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-374a69bd044d0d95ea1b4ad1e6dcc474.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = f[rs1]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmv_v_f.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmv_v_f.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfmv_v_f_f16mf4 (float16_t src, size_t vl);
vfloat16mf2_t __riscv_vfmv_v_f_f16mf2 (float16_t src, size_t vl);
vfloat16m1_t __riscv_vfmv_v_f_f16m1 (float16_t src, size_t vl);
vfloat16m2_t __riscv_vfmv_v_f_f16m2 (float16_t src, size_t vl);
vfloat16m4_t __riscv_vfmv_v_f_f16m4 (float16_t src, size_t vl);
vfloat16m8_t __riscv_vfmv_v_f_f16m8 (float16_t src, size_t vl);
vfloat32mf2_t __riscv_vfmv_v_f_f32mf2 (float32_t src, size_t vl);
vfloat32m1_t __riscv_vfmv_v_f_f32m1 (float32_t src, size_t vl);
vfloat32m2_t __riscv_vfmv_v_f_f32m2 (float32_t src, size_t vl);
vfloat32m4_t __riscv_vfmv_v_f_f32m4 (float32_t src, size_t vl);
vfloat32m8_t __riscv_vfmv_v_f_f32m8 (float32_t src, size_t vl);
vfloat64m1_t __riscv_vfmv_v_f_f64m1 (float64_t src, size_t vl);
vfloat64m2_t __riscv_vfmv_v_f_f64m2 (float64_t src, size_t vl);
vfloat64m4_t __riscv_vfmv_v_f_f64m4 (float64_t src, size_t vl);
vfloat64m8_t __riscv_vfmv_v_f_f64m8 (float64_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_single_width_floating_pointinteger_type_convert_instructions">23.86. Single-Width Floating-Point/Integer Type-Convert Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vfcvt_xu_f_v">23.87. vfcvt.xu.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfcvt.xu.f.v     vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to unsigned integer.</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8dd94382c084ea555514c3206d1755c6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_xu_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_xu_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vfcvt_xu_f_v_u16mf4 (vfloat16mf4_t src, size_t vl);
vuint16mf2_t __riscv_vfcvt_xu_f_v_u16mf2 (vfloat16mf2_t src, size_t vl);
vuint16m1_t __riscv_vfcvt_xu_f_v_u16m1 (vfloat16m1_t src, size_t vl);
vuint16m2_t __riscv_vfcvt_xu_f_v_u16m2 (vfloat16m2_t src, size_t vl);
vuint16m4_t __riscv_vfcvt_xu_f_v_u16m4 (vfloat16m4_t src, size_t vl);
vuint16m8_t __riscv_vfcvt_xu_f_v_u16m8 (vfloat16m8_t src, size_t vl);
vuint32mf2_t __riscv_vfcvt_xu_f_v_u32mf2 (vfloat32mf2_t src, size_t vl);
vuint32m1_t __riscv_vfcvt_xu_f_v_u32m1 (vfloat32m1_t src, size_t vl);
vuint32m2_t __riscv_vfcvt_xu_f_v_u32m2 (vfloat32m2_t src, size_t vl);
vuint32m4_t __riscv_vfcvt_xu_f_v_u32m4 (vfloat32m4_t src, size_t vl);
vuint32m8_t __riscv_vfcvt_xu_f_v_u32m8 (vfloat32m8_t src, size_t vl);
vuint64m1_t __riscv_vfcvt_xu_f_v_u64m1 (vfloat64m1_t src, size_t vl);
vuint64m2_t __riscv_vfcvt_xu_f_v_u64m2 (vfloat64m2_t src, size_t vl);
vuint64m4_t __riscv_vfcvt_xu_f_v_u64m4 (vfloat64m4_t src, size_t vl);
vuint64m8_t __riscv_vfcvt_xu_f_v_u64m8 (vfloat64m8_t src, size_t vl);
vuint16mf4_t __riscv_vfcvt_xu_f_v_u16mf4_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vuint16mf2_t __riscv_vfcvt_xu_f_v_u16mf2_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vuint16m1_t __riscv_vfcvt_xu_f_v_u16m1_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vuint16m2_t __riscv_vfcvt_xu_f_v_u16m2_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vuint16m4_t __riscv_vfcvt_xu_f_v_u16m4_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vuint16m8_t __riscv_vfcvt_xu_f_v_u16m8_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vuint32mf2_t __riscv_vfcvt_xu_f_v_u32mf2_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vuint32m1_t __riscv_vfcvt_xu_f_v_u32m1_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vuint32m2_t __riscv_vfcvt_xu_f_v_u32m2_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vuint32m4_t __riscv_vfcvt_xu_f_v_u32m4_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vuint32m8_t __riscv_vfcvt_xu_f_v_u32m8_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vuint64m1_t __riscv_vfcvt_xu_f_v_u64m1_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vuint64m2_t __riscv_vfcvt_xu_f_v_u64m2_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vuint64m4_t __riscv_vfcvt_xu_f_v_u64m4_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vuint64m8_t __riscv_vfcvt_xu_f_v_u64m8_m (vbool8_t mask, vfloat64m8_t src, size_t vl);
vuint16mf4_t __riscv_vfcvt_xu_f_v_u16mf4_rm (vfloat16mf4_t src, unsigned int frm, size_t vl);
vuint16mf2_t __riscv_vfcvt_xu_f_v_u16mf2_rm (vfloat16mf2_t src, unsigned int frm, size_t vl);
vuint16m1_t __riscv_vfcvt_xu_f_v_u16m1_rm (vfloat16m1_t src, unsigned int frm, size_t vl);
vuint16m2_t __riscv_vfcvt_xu_f_v_u16m2_rm (vfloat16m2_t src, unsigned int frm, size_t vl);
vuint16m4_t __riscv_vfcvt_xu_f_v_u16m4_rm (vfloat16m4_t src, unsigned int frm, size_t vl);
vuint16m8_t __riscv_vfcvt_xu_f_v_u16m8_rm (vfloat16m8_t src, unsigned int frm, size_t vl);
vuint32mf2_t __riscv_vfcvt_xu_f_v_u32mf2_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vuint32m1_t __riscv_vfcvt_xu_f_v_u32m1_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vuint32m2_t __riscv_vfcvt_xu_f_v_u32m2_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vuint32m4_t __riscv_vfcvt_xu_f_v_u32m4_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vuint32m8_t __riscv_vfcvt_xu_f_v_u32m8_rm (vfloat32m8_t src, unsigned int frm, size_t vl);
vuint64m1_t __riscv_vfcvt_xu_f_v_u64m1_rm (vfloat64m1_t src, unsigned int frm, size_t vl);
vuint64m2_t __riscv_vfcvt_xu_f_v_u64m2_rm (vfloat64m2_t src, unsigned int frm, size_t vl);
vuint64m4_t __riscv_vfcvt_xu_f_v_u64m4_rm (vfloat64m4_t src, unsigned int frm, size_t vl);
vuint64m8_t __riscv_vfcvt_xu_f_v_u64m8_rm (vfloat64m8_t src, unsigned int frm, size_t vl);
vuint16mf4_t __riscv_vfcvt_xu_f_v_u16mf4_rm_m (vbool64_t mask, vfloat16mf4_t src, unsigned int frm, size_t vl);
vuint16mf2_t __riscv_vfcvt_xu_f_v_u16mf2_rm_m (vbool32_t mask, vfloat16mf2_t src, unsigned int frm, size_t vl);
vuint16m1_t __riscv_vfcvt_xu_f_v_u16m1_rm_m (vbool16_t mask, vfloat16m1_t src, unsigned int frm, size_t vl);
vuint16m2_t __riscv_vfcvt_xu_f_v_u16m2_rm_m (vbool8_t mask, vfloat16m2_t src, unsigned int frm, size_t vl);
vuint16m4_t __riscv_vfcvt_xu_f_v_u16m4_rm_m (vbool4_t mask, vfloat16m4_t src, unsigned int frm, size_t vl);
vuint16m8_t __riscv_vfcvt_xu_f_v_u16m8_rm_m (vbool2_t mask, vfloat16m8_t src, unsigned int frm, size_t vl);
vuint32mf2_t __riscv_vfcvt_xu_f_v_u32mf2_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vuint32m1_t __riscv_vfcvt_xu_f_v_u32m1_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vuint32m2_t __riscv_vfcvt_xu_f_v_u32m2_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vuint32m4_t __riscv_vfcvt_xu_f_v_u32m4_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);
vuint32m8_t __riscv_vfcvt_xu_f_v_u32m8_rm_m (vbool4_t mask, vfloat32m8_t src, unsigned int frm, size_t vl);
vuint64m1_t __riscv_vfcvt_xu_f_v_u64m1_rm_m (vbool64_t mask, vfloat64m1_t src, unsigned int frm, size_t vl);
vuint64m2_t __riscv_vfcvt_xu_f_v_u64m2_rm_m (vbool32_t mask, vfloat64m2_t src, unsigned int frm, size_t vl);
vuint64m4_t __riscv_vfcvt_xu_f_v_u64m4_rm_m (vbool16_t mask, vfloat64m4_t src, unsigned int frm, size_t vl);
vuint64m8_t __riscv_vfcvt_xu_f_v_u64m8_rm_m (vbool8_t mask, vfloat64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfcvt_x_f_v">23.88. vfcvt.x.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfcvt.x.f.v      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e98a4f2380deb47defb9723d4eb11ad5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to signed integer.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_x_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_x_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vfcvt_x_f_v_i16mf4 (vfloat16mf4_t src, size_t vl);
vint16mf2_t __riscv_vfcvt_x_f_v_i16mf2 (vfloat16mf2_t src, size_t vl);
vint16m1_t __riscv_vfcvt_x_f_v_i16m1 (vfloat16m1_t src, size_t vl);
vint16m2_t __riscv_vfcvt_x_f_v_i16m2 (vfloat16m2_t src, size_t vl);
vint16m4_t __riscv_vfcvt_x_f_v_i16m4 (vfloat16m4_t src, size_t vl);
vint16m8_t __riscv_vfcvt_x_f_v_i16m8 (vfloat16m8_t src, size_t vl);
vint32mf2_t __riscv_vfcvt_x_f_v_i32mf2 (vfloat32mf2_t src, size_t vl);
vint32m1_t __riscv_vfcvt_x_f_v_i32m1 (vfloat32m1_t src, size_t vl);
vint32m2_t __riscv_vfcvt_x_f_v_i32m2 (vfloat32m2_t src, size_t vl);
vint32m4_t __riscv_vfcvt_x_f_v_i32m4 (vfloat32m4_t src, size_t vl);
vint32m8_t __riscv_vfcvt_x_f_v_i32m8 (vfloat32m8_t src, size_t vl);
vint64m1_t __riscv_vfcvt_x_f_v_i64m1 (vfloat64m1_t src, size_t vl);
vint64m2_t __riscv_vfcvt_x_f_v_i64m2 (vfloat64m2_t src, size_t vl);
vint64m4_t __riscv_vfcvt_x_f_v_i64m4 (vfloat64m4_t src, size_t vl);
vint64m8_t __riscv_vfcvt_x_f_v_i64m8 (vfloat64m8_t src, size_t vl);
vint16mf4_t __riscv_vfcvt_x_f_v_i16mf4_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vint16mf2_t __riscv_vfcvt_x_f_v_i16mf2_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vint16m1_t __riscv_vfcvt_x_f_v_i16m1_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vint16m2_t __riscv_vfcvt_x_f_v_i16m2_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vint16m4_t __riscv_vfcvt_x_f_v_i16m4_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vint16m8_t __riscv_vfcvt_x_f_v_i16m8_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vint32mf2_t __riscv_vfcvt_x_f_v_i32mf2_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vint32m1_t __riscv_vfcvt_x_f_v_i32m1_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vint32m2_t __riscv_vfcvt_x_f_v_i32m2_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vint32m4_t __riscv_vfcvt_x_f_v_i32m4_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vint32m8_t __riscv_vfcvt_x_f_v_i32m8_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vint64m1_t __riscv_vfcvt_x_f_v_i64m1_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vint64m2_t __riscv_vfcvt_x_f_v_i64m2_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vint64m4_t __riscv_vfcvt_x_f_v_i64m4_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vint64m8_t __riscv_vfcvt_x_f_v_i64m8_m (vbool8_t mask, vfloat64m8_t src, size_t vl);
vint16mf4_t __riscv_vfcvt_x_f_v_i16mf4_rm (vfloat16mf4_t src, unsigned int frm, size_t vl);
vint16mf2_t __riscv_vfcvt_x_f_v_i16mf2_rm (vfloat16mf2_t src, unsigned int frm, size_t vl);
vint16m1_t __riscv_vfcvt_x_f_v_i16m1_rm (vfloat16m1_t src, unsigned int frm, size_t vl);
vint16m2_t __riscv_vfcvt_x_f_v_i16m2_rm (vfloat16m2_t src, unsigned int frm, size_t vl);
vint16m4_t __riscv_vfcvt_x_f_v_i16m4_rm (vfloat16m4_t src, unsigned int frm, size_t vl);
vint16m8_t __riscv_vfcvt_x_f_v_i16m8_rm (vfloat16m8_t src, unsigned int frm, size_t vl);
vint32mf2_t __riscv_vfcvt_x_f_v_i32mf2_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vint32m1_t __riscv_vfcvt_x_f_v_i32m1_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vint32m2_t __riscv_vfcvt_x_f_v_i32m2_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vint32m4_t __riscv_vfcvt_x_f_v_i32m4_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vint32m8_t __riscv_vfcvt_x_f_v_i32m8_rm (vfloat32m8_t src, unsigned int frm, size_t vl);
vint64m1_t __riscv_vfcvt_x_f_v_i64m1_rm (vfloat64m1_t src, unsigned int frm, size_t vl);
vint64m2_t __riscv_vfcvt_x_f_v_i64m2_rm (vfloat64m2_t src, unsigned int frm, size_t vl);
vint64m4_t __riscv_vfcvt_x_f_v_i64m4_rm (vfloat64m4_t src, unsigned int frm, size_t vl);
vint64m8_t __riscv_vfcvt_x_f_v_i64m8_rm (vfloat64m8_t src, unsigned int frm, size_t vl);
vint16mf4_t __riscv_vfcvt_x_f_v_i16mf4_rm_m (vbool64_t mask, vfloat16mf4_t src, unsigned int frm, size_t vl);
vint16mf2_t __riscv_vfcvt_x_f_v_i16mf2_rm_m (vbool32_t mask, vfloat16mf2_t src, unsigned int frm, size_t vl);
vint16m1_t __riscv_vfcvt_x_f_v_i16m1_rm_m (vbool16_t mask, vfloat16m1_t src, unsigned int frm, size_t vl);
vint16m2_t __riscv_vfcvt_x_f_v_i16m2_rm_m (vbool8_t mask, vfloat16m2_t src, unsigned int frm, size_t vl);
vint16m4_t __riscv_vfcvt_x_f_v_i16m4_rm_m (vbool4_t mask, vfloat16m4_t src, unsigned int frm, size_t vl);
vint16m8_t __riscv_vfcvt_x_f_v_i16m8_rm_m (vbool2_t mask, vfloat16m8_t src, unsigned int frm, size_t vl);
vint32mf2_t __riscv_vfcvt_x_f_v_i32mf2_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vint32m1_t __riscv_vfcvt_x_f_v_i32m1_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vint32m2_t __riscv_vfcvt_x_f_v_i32m2_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vint32m4_t __riscv_vfcvt_x_f_v_i32m4_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);
vint32m8_t __riscv_vfcvt_x_f_v_i32m8_rm_m (vbool4_t mask, vfloat32m8_t src, unsigned int frm, size_t vl);
vint64m1_t __riscv_vfcvt_x_f_v_i64m1_rm_m (vbool64_t mask, vfloat64m1_t src, unsigned int frm, size_t vl);
vint64m2_t __riscv_vfcvt_x_f_v_i64m2_rm_m (vbool32_t mask, vfloat64m2_t src, unsigned int frm, size_t vl);
vint64m4_t __riscv_vfcvt_x_f_v_i64m4_rm_m (vbool16_t mask, vfloat64m4_t src, unsigned int frm, size_t vl);
vint64m8_t __riscv_vfcvt_x_f_v_i64m8_rm_m (vbool8_t mask, vfloat64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfcvt_rtz_xu_f_v">23.89. vfcvt.rtz.xu.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfcvt.rtz.xu.f.v vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4bfe724646a2d6dc24aeea61033952a7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to unsigned integer, truncating.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_rtz_xu_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_rtz_xu_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16mf4_t __riscv_vfcvt_rtz_xu_f_v_u16mf4 (vfloat16mf4_t src, size_t vl);
vuint16mf2_t __riscv_vfcvt_rtz_xu_f_v_u16mf2 (vfloat16mf2_t src, size_t vl);
vuint16m1_t __riscv_vfcvt_rtz_xu_f_v_u16m1 (vfloat16m1_t src, size_t vl);
vuint16m2_t __riscv_vfcvt_rtz_xu_f_v_u16m2 (vfloat16m2_t src, size_t vl);
vuint16m4_t __riscv_vfcvt_rtz_xu_f_v_u16m4 (vfloat16m4_t src, size_t vl);
vuint16m8_t __riscv_vfcvt_rtz_xu_f_v_u16m8 (vfloat16m8_t src, size_t vl);
vuint32mf2_t __riscv_vfcvt_rtz_xu_f_v_u32mf2 (vfloat32mf2_t src, size_t vl);
vuint32m1_t __riscv_vfcvt_rtz_xu_f_v_u32m1 (vfloat32m1_t src, size_t vl);
vuint32m2_t __riscv_vfcvt_rtz_xu_f_v_u32m2 (vfloat32m2_t src, size_t vl);
vuint32m4_t __riscv_vfcvt_rtz_xu_f_v_u32m4 (vfloat32m4_t src, size_t vl);
vuint32m8_t __riscv_vfcvt_rtz_xu_f_v_u32m8 (vfloat32m8_t src, size_t vl);
vuint64m1_t __riscv_vfcvt_rtz_xu_f_v_u64m1 (vfloat64m1_t src, size_t vl);
vuint64m2_t __riscv_vfcvt_rtz_xu_f_v_u64m2 (vfloat64m2_t src, size_t vl);
vuint64m4_t __riscv_vfcvt_rtz_xu_f_v_u64m4 (vfloat64m4_t src, size_t vl);
vuint64m8_t __riscv_vfcvt_rtz_xu_f_v_u64m8 (vfloat64m8_t src, size_t vl);
vuint16mf4_t __riscv_vfcvt_rtz_xu_f_v_u16mf4_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vuint16mf2_t __riscv_vfcvt_rtz_xu_f_v_u16mf2_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vuint16m1_t __riscv_vfcvt_rtz_xu_f_v_u16m1_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vuint16m2_t __riscv_vfcvt_rtz_xu_f_v_u16m2_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vuint16m4_t __riscv_vfcvt_rtz_xu_f_v_u16m4_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vuint16m8_t __riscv_vfcvt_rtz_xu_f_v_u16m8_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vuint32mf2_t __riscv_vfcvt_rtz_xu_f_v_u32mf2_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vuint32m1_t __riscv_vfcvt_rtz_xu_f_v_u32m1_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vuint32m2_t __riscv_vfcvt_rtz_xu_f_v_u32m2_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vuint32m4_t __riscv_vfcvt_rtz_xu_f_v_u32m4_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vuint32m8_t __riscv_vfcvt_rtz_xu_f_v_u32m8_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vuint64m1_t __riscv_vfcvt_rtz_xu_f_v_u64m1_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vuint64m2_t __riscv_vfcvt_rtz_xu_f_v_u64m2_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vuint64m4_t __riscv_vfcvt_rtz_xu_f_v_u64m4_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vuint64m8_t __riscv_vfcvt_rtz_xu_f_v_u64m8_m (vbool8_t mask, vfloat64m8_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfcvt_rtz_x_f_v">23.90. vfcvt.rtz.x.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfcvt.rtz.x.f.v  vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-37e1fb60ca78178dc94af2429f0d532e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to signed integer, truncating.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_rtz_x_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_rtz_x_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16mf4_t __riscv_vfcvt_rtz_x_f_v_i16mf4 (vfloat16mf4_t src, size_t vl);
vint16mf2_t __riscv_vfcvt_rtz_x_f_v_i16mf2 (vfloat16mf2_t src, size_t vl);
vint16m1_t __riscv_vfcvt_rtz_x_f_v_i16m1 (vfloat16m1_t src, size_t vl);
vint16m2_t __riscv_vfcvt_rtz_x_f_v_i16m2 (vfloat16m2_t src, size_t vl);
vint16m4_t __riscv_vfcvt_rtz_x_f_v_i16m4 (vfloat16m4_t src, size_t vl);
vint16m8_t __riscv_vfcvt_rtz_x_f_v_i16m8 (vfloat16m8_t src, size_t vl);
vint32mf2_t __riscv_vfcvt_rtz_x_f_v_i32mf2 (vfloat32mf2_t src, size_t vl);
vint32m1_t __riscv_vfcvt_rtz_x_f_v_i32m1 (vfloat32m1_t src, size_t vl);
vint32m2_t __riscv_vfcvt_rtz_x_f_v_i32m2 (vfloat32m2_t src, size_t vl);
vint32m4_t __riscv_vfcvt_rtz_x_f_v_i32m4 (vfloat32m4_t src, size_t vl);
vint32m8_t __riscv_vfcvt_rtz_x_f_v_i32m8 (vfloat32m8_t src, size_t vl);
vint64m1_t __riscv_vfcvt_rtz_x_f_v_i64m1 (vfloat64m1_t src, size_t vl);
vint64m2_t __riscv_vfcvt_rtz_x_f_v_i64m2 (vfloat64m2_t src, size_t vl);
vint64m4_t __riscv_vfcvt_rtz_x_f_v_i64m4 (vfloat64m4_t src, size_t vl);
vint64m8_t __riscv_vfcvt_rtz_x_f_v_i64m8 (vfloat64m8_t src, size_t vl);
vint16mf4_t __riscv_vfcvt_rtz_x_f_v_i16mf4_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vint16mf2_t __riscv_vfcvt_rtz_x_f_v_i16mf2_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vint16m1_t __riscv_vfcvt_rtz_x_f_v_i16m1_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vint16m2_t __riscv_vfcvt_rtz_x_f_v_i16m2_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vint16m4_t __riscv_vfcvt_rtz_x_f_v_i16m4_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vint16m8_t __riscv_vfcvt_rtz_x_f_v_i16m8_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vint32mf2_t __riscv_vfcvt_rtz_x_f_v_i32mf2_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vint32m1_t __riscv_vfcvt_rtz_x_f_v_i32m1_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vint32m2_t __riscv_vfcvt_rtz_x_f_v_i32m2_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vint32m4_t __riscv_vfcvt_rtz_x_f_v_i32m4_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vint32m8_t __riscv_vfcvt_rtz_x_f_v_i32m8_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vint64m1_t __riscv_vfcvt_rtz_x_f_v_i64m1_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vint64m2_t __riscv_vfcvt_rtz_x_f_v_i64m2_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vint64m4_t __riscv_vfcvt_rtz_x_f_v_i64m4_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vint64m8_t __riscv_vfcvt_rtz_x_f_v_i64m8_m (vbool8_t mask, vfloat64m8_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfcvt_f_xu_v">23.91. vfcvt.f.xu.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfcvt.f.xu.v     vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-10d841ba29d0834900a28c558224fe6c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert unsigned integer to float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_f_xu_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_f_xu_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfcvt_f_xu_v_f16mf4 (vuint16mf4_t src, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_xu_v_f16mf2 (vuint16mf2_t src, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_xu_v_f16m1 (vuint16m1_t src, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_xu_v_f16m2 (vuint16m2_t src, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_xu_v_f16m4 (vuint16m4_t src, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_xu_v_f16m8 (vuint16m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_xu_v_f32mf2 (vuint32mf2_t src, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_xu_v_f32m1 (vuint32m1_t src, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_xu_v_f32m2 (vuint32m2_t src, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_xu_v_f32m4 (vuint32m4_t src, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_xu_v_f32m8 (vuint32m8_t src, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_xu_v_f64m1 (vuint64m1_t src, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_xu_v_f64m2 (vuint64m2_t src, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_xu_v_f64m4 (vuint64m4_t src, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_xu_v_f64m8 (vuint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfcvt_f_xu_v_f16mf4_m (vbool64_t mask, vuint16mf4_t src, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_xu_v_f16mf2_m (vbool32_t mask, vuint16mf2_t src, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_xu_v_f16m1_m (vbool16_t mask, vuint16m1_t src, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_xu_v_f16m2_m (vbool8_t mask, vuint16m2_t src, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_xu_v_f16m4_m (vbool4_t mask, vuint16m4_t src, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_xu_v_f16m8_m (vbool2_t mask, vuint16m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_xu_v_f32mf2_m (vbool64_t mask, vuint32mf2_t src, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_xu_v_f32m1_m (vbool32_t mask, vuint32m1_t src, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_xu_v_f32m2_m (vbool16_t mask, vuint32m2_t src, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_xu_v_f32m4_m (vbool8_t mask, vuint32m4_t src, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_xu_v_f32m8_m (vbool4_t mask, vuint32m8_t src, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_xu_v_f64m1_m (vbool64_t mask, vuint64m1_t src, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_xu_v_f64m2_m (vbool32_t mask, vuint64m2_t src, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_xu_v_f64m4_m (vbool16_t mask, vuint64m4_t src, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_xu_v_f64m8_m (vbool8_t mask, vuint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfcvt_f_xu_v_f16mf4_rm (vuint16mf4_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_xu_v_f16mf2_rm (vuint16mf2_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_xu_v_f16m1_rm (vuint16m1_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_xu_v_f16m2_rm (vuint16m2_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_xu_v_f16m4_rm (vuint16m4_t src, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_xu_v_f16m8_rm (vuint16m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_xu_v_f32mf2_rm (vuint32mf2_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_xu_v_f32m1_rm (vuint32m1_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_xu_v_f32m2_rm (vuint32m2_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_xu_v_f32m4_rm (vuint32m4_t src, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_xu_v_f32m8_rm (vuint32m8_t src, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_xu_v_f64m1_rm (vuint64m1_t src, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_xu_v_f64m2_rm (vuint64m2_t src, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_xu_v_f64m4_rm (vuint64m4_t src, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_xu_v_f64m8_rm (vuint64m8_t src, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfcvt_f_xu_v_f16mf4_rm_m (vbool64_t mask, vuint16mf4_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_xu_v_f16mf2_rm_m (vbool32_t mask, vuint16mf2_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_xu_v_f16m1_rm_m (vbool16_t mask, vuint16m1_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_xu_v_f16m2_rm_m (vbool8_t mask, vuint16m2_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_xu_v_f16m4_rm_m (vbool4_t mask, vuint16m4_t src, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_xu_v_f16m8_rm_m (vbool2_t mask, vuint16m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_xu_v_f32mf2_rm_m (vbool64_t mask, vuint32mf2_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_xu_v_f32m1_rm_m (vbool32_t mask, vuint32m1_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_xu_v_f32m2_rm_m (vbool16_t mask, vuint32m2_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_xu_v_f32m4_rm_m (vbool8_t mask, vuint32m4_t src, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_xu_v_f32m8_rm_m (vbool4_t mask, vuint32m8_t src, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_xu_v_f64m1_rm_m (vbool64_t mask, vuint64m1_t src, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_xu_v_f64m2_rm_m (vbool32_t mask, vuint64m2_t src, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_xu_v_f64m4_rm_m (vbool16_t mask, vuint64m4_t src, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_xu_v_f64m8_rm_m (vbool8_t mask, vuint64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfcvt_f_x_v">23.92. vfcvt.f.x.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfcvt.f.x.v      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a5d18e150830137761be46c13ade044c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert signed integer to float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_f_x_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfcvt_f_x_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfcvt_f_x_v_f16mf4 (vint16mf4_t src, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_x_v_f16mf2 (vint16mf2_t src, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_x_v_f16m1 (vint16m1_t src, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_x_v_f16m2 (vint16m2_t src, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_x_v_f16m4 (vint16m4_t src, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_x_v_f16m8 (vint16m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_x_v_f32mf2 (vint32mf2_t src, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_x_v_f32m1 (vint32m1_t src, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_x_v_f32m2 (vint32m2_t src, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_x_v_f32m4 (vint32m4_t src, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_x_v_f32m8 (vint32m8_t src, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_x_v_f64m1 (vint64m1_t src, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_x_v_f64m2 (vint64m2_t src, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_x_v_f64m4 (vint64m4_t src, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_x_v_f64m8 (vint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfcvt_f_x_v_f16mf4_m (vbool64_t mask, vint16mf4_t src, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_x_v_f16mf2_m (vbool32_t mask, vint16mf2_t src, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_x_v_f16m1_m (vbool16_t mask, vint16m1_t src, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_x_v_f16m2_m (vbool8_t mask, vint16m2_t src, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_x_v_f16m4_m (vbool4_t mask, vint16m4_t src, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_x_v_f16m8_m (vbool2_t mask, vint16m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_x_v_f32mf2_m (vbool64_t mask, vint32mf2_t src, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_x_v_f32m1_m (vbool32_t mask, vint32m1_t src, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_x_v_f32m2_m (vbool16_t mask, vint32m2_t src, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_x_v_f32m4_m (vbool8_t mask, vint32m4_t src, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_x_v_f32m8_m (vbool4_t mask, vint32m8_t src, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_x_v_f64m1_m (vbool64_t mask, vint64m1_t src, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_x_v_f64m2_m (vbool32_t mask, vint64m2_t src, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_x_v_f64m4_m (vbool16_t mask, vint64m4_t src, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_x_v_f64m8_m (vbool8_t mask, vint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfcvt_f_x_v_f16mf4_rm (vint16mf4_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_x_v_f16mf2_rm (vint16mf2_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_x_v_f16m1_rm (vint16m1_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_x_v_f16m2_rm (vint16m2_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_x_v_f16m4_rm (vint16m4_t src, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_x_v_f16m8_rm (vint16m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_x_v_f32mf2_rm (vint32mf2_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_x_v_f32m1_rm (vint32m1_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_x_v_f32m2_rm (vint32m2_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_x_v_f32m4_rm (vint32m4_t src, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_x_v_f32m8_rm (vint32m8_t src, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_x_v_f64m1_rm (vint64m1_t src, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_x_v_f64m2_rm (vint64m2_t src, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_x_v_f64m4_rm (vint64m4_t src, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_x_v_f64m8_rm (vint64m8_t src, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfcvt_f_x_v_f16mf4_rm_m (vbool64_t mask, vint16mf4_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfcvt_f_x_v_f16mf2_rm_m (vbool32_t mask, vint16mf2_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfcvt_f_x_v_f16m1_rm_m (vbool16_t mask, vint16m1_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfcvt_f_x_v_f16m2_rm_m (vbool8_t mask, vint16m2_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfcvt_f_x_v_f16m4_rm_m (vbool4_t mask, vint16m4_t src, unsigned int frm, size_t vl);
vfloat16m8_t __riscv_vfcvt_f_x_v_f16m8_rm_m (vbool2_t mask, vint16m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfcvt_f_x_v_f32mf2_rm_m (vbool64_t mask, vint32mf2_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfcvt_f_x_v_f32m1_rm_m (vbool32_t mask, vint32m1_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfcvt_f_x_v_f32m2_rm_m (vbool16_t mask, vint32m2_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfcvt_f_x_v_f32m4_rm_m (vbool8_t mask, vint32m4_t src, unsigned int frm, size_t vl);
vfloat32m8_t __riscv_vfcvt_f_x_v_f32m8_rm_m (vbool4_t mask, vint32m8_t src, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfcvt_f_x_v_f64m1_rm_m (vbool64_t mask, vint64m1_t src, unsigned int frm, size_t vl);
vfloat64m2_t __riscv_vfcvt_f_x_v_f64m2_rm_m (vbool32_t mask, vint64m2_t src, unsigned int frm, size_t vl);
vfloat64m4_t __riscv_vfcvt_f_x_v_f64m4_rm_m (vbool16_t mask, vint64m4_t src, unsigned int frm, size_t vl);
vfloat64m8_t __riscv_vfcvt_f_x_v_f64m8_rm_m (vbool8_t mask, vint64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_widening_floating_pointinteger_type_convert_instructions">23.93. Widening Floating-Point/Integer Type-Convert Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">=== Vector Widening Integer Add/Subtract Intrinsics
=== Vector Integer Widening Intrinsics
=== Vector Widening Integer Multiply Intrinsics
=== Vector Widening Integer Multiply-Add Intrinsics
=== Vector Widening Floating-Point Add/Subtract Intrinsics
=== Vector Widening Floating-Point Multiply Intrinsics
=== Vector Widening Floating-Point Fused Multiply-Add Intrinsics
=== Widening Floating-Point/Integer Type-Convert Intrinsics
=== Vector Widening Integer Reduction Intrinsics
=== Vector Widening Floating-Point Reduction Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_xu_f_v">23.94. vfwcvt.xu.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.xu.f.v     vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b4f6f1121aaeb01a93dc12a0776dd5fa.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to double-width unsigned integer.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_xu_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_xu_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint32mf2_t __riscv_vfwcvt_xu_f_v_u32mf2 (vfloat16mf4_t src, size_t vl);
vuint32m1_t __riscv_vfwcvt_xu_f_v_u32m1 (vfloat16mf2_t src, size_t vl);
vuint32m2_t __riscv_vfwcvt_xu_f_v_u32m2 (vfloat16m1_t src, size_t vl);
vuint32m4_t __riscv_vfwcvt_xu_f_v_u32m4 (vfloat16m2_t src, size_t vl);
vuint32m8_t __riscv_vfwcvt_xu_f_v_u32m8 (vfloat16m4_t src, size_t vl);
vuint64m1_t __riscv_vfwcvt_xu_f_v_u64m1 (vfloat32mf2_t src, size_t vl);
vuint64m2_t __riscv_vfwcvt_xu_f_v_u64m2 (vfloat32m1_t src, size_t vl);
vuint64m4_t __riscv_vfwcvt_xu_f_v_u64m4 (vfloat32m2_t src, size_t vl);
vuint64m8_t __riscv_vfwcvt_xu_f_v_u64m8 (vfloat32m4_t src, size_t vl);
vuint32mf2_t __riscv_vfwcvt_xu_f_v_u32mf2_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vuint32m1_t __riscv_vfwcvt_xu_f_v_u32m1_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vuint32m2_t __riscv_vfwcvt_xu_f_v_u32m2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vuint32m4_t __riscv_vfwcvt_xu_f_v_u32m4_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vuint32m8_t __riscv_vfwcvt_xu_f_v_u32m8_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vuint64m1_t __riscv_vfwcvt_xu_f_v_u64m1_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vuint64m2_t __riscv_vfwcvt_xu_f_v_u64m2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vuint64m4_t __riscv_vfwcvt_xu_f_v_u64m4_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vuint64m8_t __riscv_vfwcvt_xu_f_v_u64m8_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vuint32mf2_t __riscv_vfwcvt_xu_f_v_u32mf2_rm (vfloat16mf4_t src, unsigned int frm, size_t vl);
vuint32m1_t __riscv_vfwcvt_xu_f_v_u32m1_rm (vfloat16mf2_t src, unsigned int frm, size_t vl);
vuint32m2_t __riscv_vfwcvt_xu_f_v_u32m2_rm (vfloat16m1_t src, unsigned int frm, size_t vl);
vuint32m4_t __riscv_vfwcvt_xu_f_v_u32m4_rm (vfloat16m2_t src, unsigned int frm, size_t vl);
vuint32m8_t __riscv_vfwcvt_xu_f_v_u32m8_rm (vfloat16m4_t src, unsigned int frm, size_t vl);
vuint64m1_t __riscv_vfwcvt_xu_f_v_u64m1_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vuint64m2_t __riscv_vfwcvt_xu_f_v_u64m2_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vuint64m4_t __riscv_vfwcvt_xu_f_v_u64m4_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vuint64m8_t __riscv_vfwcvt_xu_f_v_u64m8_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vuint32mf2_t __riscv_vfwcvt_xu_f_v_u32mf2_rm_m (vbool64_t mask, vfloat16mf4_t src, unsigned int frm, size_t vl);
vuint32m1_t __riscv_vfwcvt_xu_f_v_u32m1_rm_m (vbool32_t mask, vfloat16mf2_t src, unsigned int frm, size_t vl);
vuint32m2_t __riscv_vfwcvt_xu_f_v_u32m2_rm_m (vbool16_t mask, vfloat16m1_t src, unsigned int frm, size_t vl);
vuint32m4_t __riscv_vfwcvt_xu_f_v_u32m4_rm_m (vbool8_t mask, vfloat16m2_t src, unsigned int frm, size_t vl);
vuint32m8_t __riscv_vfwcvt_xu_f_v_u32m8_rm_m (vbool4_t mask, vfloat16m4_t src, unsigned int frm, size_t vl);
vuint64m1_t __riscv_vfwcvt_xu_f_v_u64m1_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vuint64m2_t __riscv_vfwcvt_xu_f_v_u64m2_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vuint64m4_t __riscv_vfwcvt_xu_f_v_u64m4_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vuint64m8_t __riscv_vfwcvt_xu_f_v_u64m8_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_x_f_v">23.95. vfwcvt.x.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.x.f.v      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b840f0d5e15b1f0bcafbaf68bdb2fec0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to double-width signed integer.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_x_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_x_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint32mf2_t __riscv_vfwcvt_x_f_v_i32mf2 (vfloat16mf4_t src, size_t vl);
vint32m1_t __riscv_vfwcvt_x_f_v_i32m1 (vfloat16mf2_t src, size_t vl);
vint32m2_t __riscv_vfwcvt_x_f_v_i32m2 (vfloat16m1_t src, size_t vl);
vint32m4_t __riscv_vfwcvt_x_f_v_i32m4 (vfloat16m2_t src, size_t vl);
vint32m8_t __riscv_vfwcvt_x_f_v_i32m8 (vfloat16m4_t src, size_t vl);
vint64m1_t __riscv_vfwcvt_x_f_v_i64m1 (vfloat32mf2_t src, size_t vl);
vint64m2_t __riscv_vfwcvt_x_f_v_i64m2 (vfloat32m1_t src, size_t vl);
vint64m4_t __riscv_vfwcvt_x_f_v_i64m4 (vfloat32m2_t src, size_t vl);
vint64m8_t __riscv_vfwcvt_x_f_v_i64m8 (vfloat32m4_t src, size_t vl);
vint32mf2_t __riscv_vfwcvt_x_f_v_i32mf2_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vint32m1_t __riscv_vfwcvt_x_f_v_i32m1_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vint32m2_t __riscv_vfwcvt_x_f_v_i32m2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vint32m4_t __riscv_vfwcvt_x_f_v_i32m4_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vint32m8_t __riscv_vfwcvt_x_f_v_i32m8_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vint64m1_t __riscv_vfwcvt_x_f_v_i64m1_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vint64m2_t __riscv_vfwcvt_x_f_v_i64m2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vint64m4_t __riscv_vfwcvt_x_f_v_i64m4_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vint64m8_t __riscv_vfwcvt_x_f_v_i64m8_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vint32mf2_t __riscv_vfwcvt_x_f_v_i32mf2_rm (vfloat16mf4_t src, unsigned int frm, size_t vl);
vint32m1_t __riscv_vfwcvt_x_f_v_i32m1_rm (vfloat16mf2_t src, unsigned int frm, size_t vl);
vint32m2_t __riscv_vfwcvt_x_f_v_i32m2_rm (vfloat16m1_t src, unsigned int frm, size_t vl);
vint32m4_t __riscv_vfwcvt_x_f_v_i32m4_rm (vfloat16m2_t src, unsigned int frm, size_t vl);
vint32m8_t __riscv_vfwcvt_x_f_v_i32m8_rm (vfloat16m4_t src, unsigned int frm, size_t vl);
vint64m1_t __riscv_vfwcvt_x_f_v_i64m1_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vint64m2_t __riscv_vfwcvt_x_f_v_i64m2_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vint64m4_t __riscv_vfwcvt_x_f_v_i64m4_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vint64m8_t __riscv_vfwcvt_x_f_v_i64m8_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vint32mf2_t __riscv_vfwcvt_x_f_v_i32mf2_rm_m (vbool64_t mask, vfloat16mf4_t src, unsigned int frm, size_t vl);
vint32m1_t __riscv_vfwcvt_x_f_v_i32m1_rm_m (vbool32_t mask, vfloat16mf2_t src, unsigned int frm, size_t vl);
vint32m2_t __riscv_vfwcvt_x_f_v_i32m2_rm_m (vbool16_t mask, vfloat16m1_t src, unsigned int frm, size_t vl);
vint32m4_t __riscv_vfwcvt_x_f_v_i32m4_rm_m (vbool8_t mask, vfloat16m2_t src, unsigned int frm, size_t vl);
vint32m8_t __riscv_vfwcvt_x_f_v_i32m8_rm_m (vbool4_t mask, vfloat16m4_t src, unsigned int frm, size_t vl);
vint64m1_t __riscv_vfwcvt_x_f_v_i64m1_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vint64m2_t __riscv_vfwcvt_x_f_v_i64m2_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vint64m4_t __riscv_vfwcvt_x_f_v_i64m4_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vint64m8_t __riscv_vfwcvt_x_f_v_i64m8_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_rtz_xu_f_v">23.96. vfwcvt.rtz.xu.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.rtz.xu.f.v vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e1070f17f5b6930aac3115a77c271192.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to double-width unsigned integer, truncating.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_rtz_xu_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_rtz_xu_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint32mf2_t __riscv_vfwcvt_rtz_xu_f_v_u32mf2 (vfloat16mf4_t src, size_t vl);
vuint32m1_t __riscv_vfwcvt_rtz_xu_f_v_u32m1 (vfloat16mf2_t src, size_t vl);
vuint32m2_t __riscv_vfwcvt_rtz_xu_f_v_u32m2 (vfloat16m1_t src, size_t vl);
vuint32m4_t __riscv_vfwcvt_rtz_xu_f_v_u32m4 (vfloat16m2_t src, size_t vl);
vuint32m8_t __riscv_vfwcvt_rtz_xu_f_v_u32m8 (vfloat16m4_t src, size_t vl);
vuint64m1_t __riscv_vfwcvt_rtz_xu_f_v_u64m1 (vfloat32mf2_t src, size_t vl);
vuint64m2_t __riscv_vfwcvt_rtz_xu_f_v_u64m2 (vfloat32m1_t src, size_t vl);
vuint64m4_t __riscv_vfwcvt_rtz_xu_f_v_u64m4 (vfloat32m2_t src, size_t vl);
vuint64m8_t __riscv_vfwcvt_rtz_xu_f_v_u64m8 (vfloat32m4_t src, size_t vl);
vuint32mf2_t __riscv_vfwcvt_rtz_xu_f_v_u32mf2_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vuint32m1_t __riscv_vfwcvt_rtz_xu_f_v_u32m1_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vuint32m2_t __riscv_vfwcvt_rtz_xu_f_v_u32m2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vuint32m4_t __riscv_vfwcvt_rtz_xu_f_v_u32m4_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vuint32m8_t __riscv_vfwcvt_rtz_xu_f_v_u32m8_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vuint64m1_t __riscv_vfwcvt_rtz_xu_f_v_u64m1_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vuint64m2_t __riscv_vfwcvt_rtz_xu_f_v_u64m2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vuint64m4_t __riscv_vfwcvt_rtz_xu_f_v_u64m4_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vuint64m8_t __riscv_vfwcvt_rtz_xu_f_v_u64m8_m (vbool8_t mask, vfloat32m4_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_rtz_x_f_v">23.97. vfwcvt.rtz.x.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.rtz.x.f.v  vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4688bbe2cb787468b7161104cdb46bd7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert float to double-width signed integer, truncating.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_rtz_x_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_rtz_x_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint32mf2_t __riscv_vfwcvt_rtz_x_f_v_i32mf2 (vfloat16mf4_t src, size_t vl);
vint32m1_t __riscv_vfwcvt_rtz_x_f_v_i32m1 (vfloat16mf2_t src, size_t vl);
vint32m2_t __riscv_vfwcvt_rtz_x_f_v_i32m2 (vfloat16m1_t src, size_t vl);
vint32m4_t __riscv_vfwcvt_rtz_x_f_v_i32m4 (vfloat16m2_t src, size_t vl);
vint32m8_t __riscv_vfwcvt_rtz_x_f_v_i32m8 (vfloat16m4_t src, size_t vl);
vint64m1_t __riscv_vfwcvt_rtz_x_f_v_i64m1 (vfloat32mf2_t src, size_t vl);
vint64m2_t __riscv_vfwcvt_rtz_x_f_v_i64m2 (vfloat32m1_t src, size_t vl);
vint64m4_t __riscv_vfwcvt_rtz_x_f_v_i64m4 (vfloat32m2_t src, size_t vl);
vint64m8_t __riscv_vfwcvt_rtz_x_f_v_i64m8 (vfloat32m4_t src, size_t vl);
vint32mf2_t __riscv_vfwcvt_rtz_x_f_v_i32mf2_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vint32m1_t __riscv_vfwcvt_rtz_x_f_v_i32m1_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vint32m2_t __riscv_vfwcvt_rtz_x_f_v_i32m2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vint32m4_t __riscv_vfwcvt_rtz_x_f_v_i32m4_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vint32m8_t __riscv_vfwcvt_rtz_x_f_v_i32m8_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vint64m1_t __riscv_vfwcvt_rtz_x_f_v_i64m1_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vint64m2_t __riscv_vfwcvt_rtz_x_f_v_i64m2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vint64m4_t __riscv_vfwcvt_rtz_x_f_v_i64m4_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vint64m8_t __riscv_vfwcvt_rtz_x_f_v_i64m8_m (vbool8_t mask, vfloat32m4_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_f_xu_v">23.98. vfwcvt.f.xu.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.f.xu.v     vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ede693f740553d12d885dda1e76bb6d9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert unsigned integer to double-width float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_f_xu_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_f_xu_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfwcvt_f_xu_v_f16mf4 (vuint8mf8_t src, size_t vl);
vfloat16mf2_t __riscv_vfwcvt_f_xu_v_f16mf2 (vuint8mf4_t src, size_t vl);
vfloat16m1_t __riscv_vfwcvt_f_xu_v_f16m1 (vuint8mf2_t src, size_t vl);
vfloat16m2_t __riscv_vfwcvt_f_xu_v_f16m2 (vuint8m1_t src, size_t vl);
vfloat16m4_t __riscv_vfwcvt_f_xu_v_f16m4 (vuint8m2_t src, size_t vl);
vfloat16m8_t __riscv_vfwcvt_f_xu_v_f16m8 (vuint8m4_t src, size_t vl);
vfloat32mf2_t __riscv_vfwcvt_f_xu_v_f32mf2 (vuint16mf4_t src, size_t vl);
vfloat32m1_t __riscv_vfwcvt_f_xu_v_f32m1 (vuint16mf2_t src, size_t vl);
vfloat32m2_t __riscv_vfwcvt_f_xu_v_f32m2 (vuint16m1_t src, size_t vl);
vfloat32m4_t __riscv_vfwcvt_f_xu_v_f32m4 (vuint16m2_t src, size_t vl);
vfloat32m8_t __riscv_vfwcvt_f_xu_v_f32m8 (vuint16m4_t src, size_t vl);
vfloat64m1_t __riscv_vfwcvt_f_xu_v_f64m1 (vuint32mf2_t src, size_t vl);
vfloat64m2_t __riscv_vfwcvt_f_xu_v_f64m2 (vuint32m1_t src, size_t vl);
vfloat64m4_t __riscv_vfwcvt_f_xu_v_f64m4 (vuint32m2_t src, size_t vl);
vfloat64m8_t __riscv_vfwcvt_f_xu_v_f64m8 (vuint32m4_t src, size_t vl);
vfloat16mf4_t __riscv_vfwcvt_f_xu_v_f16mf4_m (vbool64_t mask, vuint8mf8_t src, size_t vl);
vfloat16mf2_t __riscv_vfwcvt_f_xu_v_f16mf2_m (vbool32_t mask, vuint8mf4_t src, size_t vl);
vfloat16m1_t __riscv_vfwcvt_f_xu_v_f16m1_m (vbool16_t mask, vuint8mf2_t src, size_t vl);
vfloat16m2_t __riscv_vfwcvt_f_xu_v_f16m2_m (vbool8_t mask, vuint8m1_t src, size_t vl);
vfloat16m4_t __riscv_vfwcvt_f_xu_v_f16m4_m (vbool4_t mask, vuint8m2_t src, size_t vl);
vfloat16m8_t __riscv_vfwcvt_f_xu_v_f16m8_m (vbool2_t mask, vuint8m4_t src, size_t vl);
vfloat32mf2_t __riscv_vfwcvt_f_xu_v_f32mf2_m (vbool64_t mask, vuint16mf4_t src, size_t vl);
vfloat32m1_t __riscv_vfwcvt_f_xu_v_f32m1_m (vbool32_t mask, vuint16mf2_t src, size_t vl);
vfloat32m2_t __riscv_vfwcvt_f_xu_v_f32m2_m (vbool16_t mask, vuint16m1_t src, size_t vl);
vfloat32m4_t __riscv_vfwcvt_f_xu_v_f32m4_m (vbool8_t mask, vuint16m2_t src, size_t vl);
vfloat32m8_t __riscv_vfwcvt_f_xu_v_f32m8_m (vbool4_t mask, vuint16m4_t src, size_t vl);
vfloat64m1_t __riscv_vfwcvt_f_xu_v_f64m1_m (vbool64_t mask, vuint32mf2_t src, size_t vl);
vfloat64m2_t __riscv_vfwcvt_f_xu_v_f64m2_m (vbool32_t mask, vuint32m1_t src, size_t vl);
vfloat64m4_t __riscv_vfwcvt_f_xu_v_f64m4_m (vbool16_t mask, vuint32m2_t src, size_t vl);
vfloat64m8_t __riscv_vfwcvt_f_xu_v_f64m8_m (vbool8_t mask, vuint32m4_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_f_x_v">23.99. vfwcvt.f.x.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.f.x.v      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-fcc51c2f4b78a21c7b186654d89bea77.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert signed integer to double-width float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_f_x_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_f_x_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfwcvt_f_x_v_f16mf4 (vint8mf8_t src, size_t vl);
vfloat16mf2_t __riscv_vfwcvt_f_x_v_f16mf2 (vint8mf4_t src, size_t vl);
vfloat16m1_t __riscv_vfwcvt_f_x_v_f16m1 (vint8mf2_t src, size_t vl);
vfloat16m2_t __riscv_vfwcvt_f_x_v_f16m2 (vint8m1_t src, size_t vl);
vfloat16m4_t __riscv_vfwcvt_f_x_v_f16m4 (vint8m2_t src, size_t vl);
vfloat16m8_t __riscv_vfwcvt_f_x_v_f16m8 (vint8m4_t src, size_t vl);
vfloat32mf2_t __riscv_vfwcvt_f_x_v_f32mf2 (vint16mf4_t src, size_t vl);
vfloat32m1_t __riscv_vfwcvt_f_x_v_f32m1 (vint16mf2_t src, size_t vl);
vfloat32m2_t __riscv_vfwcvt_f_x_v_f32m2 (vint16m1_t src, size_t vl);
vfloat32m4_t __riscv_vfwcvt_f_x_v_f32m4 (vint16m2_t src, size_t vl);
vfloat32m8_t __riscv_vfwcvt_f_x_v_f32m8 (vint16m4_t src, size_t vl);
vfloat64m1_t __riscv_vfwcvt_f_x_v_f64m1 (vint32mf2_t src, size_t vl);
vfloat64m2_t __riscv_vfwcvt_f_x_v_f64m2 (vint32m1_t src, size_t vl);
vfloat64m4_t __riscv_vfwcvt_f_x_v_f64m4 (vint32m2_t src, size_t vl);
vfloat64m8_t __riscv_vfwcvt_f_x_v_f64m8 (vint32m4_t src, size_t vl);
vfloat16mf4_t __riscv_vfwcvt_f_x_v_f16mf4_m (vbool64_t mask, vint8mf8_t src, size_t vl);
vfloat16mf2_t __riscv_vfwcvt_f_x_v_f16mf2_m (vbool32_t mask, vint8mf4_t src, size_t vl);
vfloat16m1_t __riscv_vfwcvt_f_x_v_f16m1_m (vbool16_t mask, vint8mf2_t src, size_t vl);
vfloat16m2_t __riscv_vfwcvt_f_x_v_f16m2_m (vbool8_t mask, vint8m1_t src, size_t vl);
vfloat16m4_t __riscv_vfwcvt_f_x_v_f16m4_m (vbool4_t mask, vint8m2_t src, size_t vl);
vfloat16m8_t __riscv_vfwcvt_f_x_v_f16m8_m (vbool2_t mask, vint8m4_t src, size_t vl);
vfloat32mf2_t __riscv_vfwcvt_f_x_v_f32mf2_m (vbool64_t mask, vint16mf4_t src, size_t vl);
vfloat32m1_t __riscv_vfwcvt_f_x_v_f32m1_m (vbool32_t mask, vint16mf2_t src, size_t vl);
vfloat32m2_t __riscv_vfwcvt_f_x_v_f32m2_m (vbool16_t mask, vint16m1_t src, size_t vl);
vfloat32m4_t __riscv_vfwcvt_f_x_v_f32m4_m (vbool8_t mask, vint16m2_t src, size_t vl);
vfloat32m8_t __riscv_vfwcvt_f_x_v_f32m8_m (vbool4_t mask, vint16m4_t src, size_t vl);
vfloat64m1_t __riscv_vfwcvt_f_x_v_f64m1_m (vbool64_t mask, vint32mf2_t src, size_t vl);
vfloat64m2_t __riscv_vfwcvt_f_x_v_f64m2_m (vbool32_t mask, vint32m1_t src, size_t vl);
vfloat64m4_t __riscv_vfwcvt_f_x_v_f64m4_m (vbool16_t mask, vint32m2_t src, size_t vl);
vfloat64m8_t __riscv_vfwcvt_f_x_v_f64m8_m (vbool8_t mask, vint32m4_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwcvt_f_f_v">23.100. vfwcvt.f.f.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwcvt.f.f.v      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-99508c5203205ca0593dccacfe16f4c4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert single-width float to double-width float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_f_f_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwcvt_f_f_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32mf2_t __riscv_vfwcvt_f_f_v_f32mf2 (vfloat16mf4_t src, size_t vl);
vfloat32m1_t __riscv_vfwcvt_f_f_v_f32m1 (vfloat16mf2_t src, size_t vl);
vfloat32m2_t __riscv_vfwcvt_f_f_v_f32m2 (vfloat16m1_t src, size_t vl);
vfloat32m4_t __riscv_vfwcvt_f_f_v_f32m4 (vfloat16m2_t src, size_t vl);
vfloat32m8_t __riscv_vfwcvt_f_f_v_f32m8 (vfloat16m4_t src, size_t vl);
vfloat64m1_t __riscv_vfwcvt_f_f_v_f64m1 (vfloat32mf2_t src, size_t vl);
vfloat64m2_t __riscv_vfwcvt_f_f_v_f64m2 (vfloat32m1_t src, size_t vl);
vfloat64m4_t __riscv_vfwcvt_f_f_v_f64m4 (vfloat32m2_t src, size_t vl);
vfloat64m8_t __riscv_vfwcvt_f_f_v_f64m8 (vfloat32m4_t src, size_t vl);
vfloat32mf2_t __riscv_vfwcvt_f_f_v_f32mf2_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vfloat32m1_t __riscv_vfwcvt_f_f_v_f32m1_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vfloat32m2_t __riscv_vfwcvt_f_f_v_f32m2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vfloat32m4_t __riscv_vfwcvt_f_f_v_f32m4_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vfloat32m8_t __riscv_vfwcvt_f_f_v_f32m8_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vfloat64m1_t __riscv_vfwcvt_f_f_v_f64m1_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vfloat64m2_t __riscv_vfwcvt_f_f_v_f64m2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vfloat64m4_t __riscv_vfwcvt_f_f_v_f64m4_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vfloat64m8_t __riscv_vfwcvt_f_f_v_f64m8_m (vbool8_t mask, vfloat32m4_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_narrowing_floating_pointinteger_type_convert_instructions">23.101. Narrowing Floating-Point/Integer Type-Convert Instructions</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">=== Vector Narrowing Integer Right Shift Intrinsics
=== Vector Integer Narrowing Intrinsics
=== Vector Narrowing Fixed-Point Clip Intrinsics
=== Narrowing Floating-Point/Integer Type-Convert Intrinsics</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_xu_f_w">23.102. vfncvt.xu.f.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.xu.f.w     vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-821b42ee6b931f7b4a1637298df3e32d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width float to unsigned integer.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_xu_f_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_xu_f_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vfncvt_xu_f_w_u8mf8 (vfloat16mf4_t src, size_t vl);
vuint8mf4_t __riscv_vfncvt_xu_f_w_u8mf4 (vfloat16mf2_t src, size_t vl);
vuint8mf2_t __riscv_vfncvt_xu_f_w_u8mf2 (vfloat16m1_t src, size_t vl);
vuint8m1_t __riscv_vfncvt_xu_f_w_u8m1 (vfloat16m2_t src, size_t vl);
vuint8m2_t __riscv_vfncvt_xu_f_w_u8m2 (vfloat16m4_t src, size_t vl);
vuint8m4_t __riscv_vfncvt_xu_f_w_u8m4 (vfloat16m8_t src, size_t vl);
vuint16mf4_t __riscv_vfncvt_xu_f_w_u16mf4 (vfloat32mf2_t src, size_t vl);
vuint16mf2_t __riscv_vfncvt_xu_f_w_u16mf2 (vfloat32m1_t src, size_t vl);
vuint16m1_t __riscv_vfncvt_xu_f_w_u16m1 (vfloat32m2_t src, size_t vl);
vuint16m2_t __riscv_vfncvt_xu_f_w_u16m2 (vfloat32m4_t src, size_t vl);
vuint16m4_t __riscv_vfncvt_xu_f_w_u16m4 (vfloat32m8_t src, size_t vl);
vuint32mf2_t __riscv_vfncvt_xu_f_w_u32mf2 (vfloat64m1_t src, size_t vl);
vuint32m1_t __riscv_vfncvt_xu_f_w_u32m1 (vfloat64m2_t src, size_t vl);
vuint32m2_t __riscv_vfncvt_xu_f_w_u32m2 (vfloat64m4_t src, size_t vl);
vuint32m4_t __riscv_vfncvt_xu_f_w_u32m4 (vfloat64m8_t src, size_t vl);
vuint8mf8_t __riscv_vfncvt_xu_f_w_u8mf8_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vuint8mf4_t __riscv_vfncvt_xu_f_w_u8mf4_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vuint8mf2_t __riscv_vfncvt_xu_f_w_u8mf2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vuint8m1_t __riscv_vfncvt_xu_f_w_u8m1_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vuint8m2_t __riscv_vfncvt_xu_f_w_u8m2_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vuint8m4_t __riscv_vfncvt_xu_f_w_u8m4_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vuint16mf4_t __riscv_vfncvt_xu_f_w_u16mf4_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vuint16mf2_t __riscv_vfncvt_xu_f_w_u16mf2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vuint16m1_t __riscv_vfncvt_xu_f_w_u16m1_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vuint16m2_t __riscv_vfncvt_xu_f_w_u16m2_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vuint16m4_t __riscv_vfncvt_xu_f_w_u16m4_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vuint32mf2_t __riscv_vfncvt_xu_f_w_u32mf2_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vuint32m1_t __riscv_vfncvt_xu_f_w_u32m1_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vuint32m2_t __riscv_vfncvt_xu_f_w_u32m2_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vuint32m4_t __riscv_vfncvt_xu_f_w_u32m4_m (vbool8_t mask, vfloat64m8_t src, size_t vl);
vuint8mf8_t __riscv_vfncvt_xu_f_w_u8mf8_rm (vfloat16mf4_t src, unsigned int frm, size_t vl);
vuint8mf4_t __riscv_vfncvt_xu_f_w_u8mf4_rm (vfloat16mf2_t src, unsigned int frm, size_t vl);
vuint8mf2_t __riscv_vfncvt_xu_f_w_u8mf2_rm (vfloat16m1_t src, unsigned int frm, size_t vl);
vuint8m1_t __riscv_vfncvt_xu_f_w_u8m1_rm (vfloat16m2_t src, unsigned int frm, size_t vl);
vuint8m2_t __riscv_vfncvt_xu_f_w_u8m2_rm (vfloat16m4_t src, unsigned int frm, size_t vl);
vuint8m4_t __riscv_vfncvt_xu_f_w_u8m4_rm (vfloat16m8_t src, unsigned int frm, size_t vl);
vuint16mf4_t __riscv_vfncvt_xu_f_w_u16mf4_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vuint16mf2_t __riscv_vfncvt_xu_f_w_u16mf2_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vuint16m1_t __riscv_vfncvt_xu_f_w_u16m1_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vuint16m2_t __riscv_vfncvt_xu_f_w_u16m2_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vuint16m4_t __riscv_vfncvt_xu_f_w_u16m4_rm (vfloat32m8_t src, unsigned int frm, size_t vl);
vuint32mf2_t __riscv_vfncvt_xu_f_w_u32mf2_rm (vfloat64m1_t src, unsigned int frm, size_t vl);
vuint32m1_t __riscv_vfncvt_xu_f_w_u32m1_rm (vfloat64m2_t src, unsigned int frm, size_t vl);
vuint32m2_t __riscv_vfncvt_xu_f_w_u32m2_rm (vfloat64m4_t src, unsigned int frm, size_t vl);
vuint32m4_t __riscv_vfncvt_xu_f_w_u32m4_rm (vfloat64m8_t src, unsigned int frm, size_t vl);
vuint8mf8_t __riscv_vfncvt_xu_f_w_u8mf8_rm_m (vbool64_t mask, vfloat16mf4_t src, unsigned int frm, size_t vl);
vuint8mf4_t __riscv_vfncvt_xu_f_w_u8mf4_rm_m (vbool32_t mask, vfloat16mf2_t src, unsigned int frm, size_t vl);
vuint8mf2_t __riscv_vfncvt_xu_f_w_u8mf2_rm_m (vbool16_t mask, vfloat16m1_t src, unsigned int frm, size_t vl);
vuint8m1_t __riscv_vfncvt_xu_f_w_u8m1_rm_m (vbool8_t mask, vfloat16m2_t src, unsigned int frm, size_t vl);
vuint8m2_t __riscv_vfncvt_xu_f_w_u8m2_rm_m (vbool4_t mask, vfloat16m4_t src, unsigned int frm, size_t vl);
vuint8m4_t __riscv_vfncvt_xu_f_w_u8m4_rm_m (vbool2_t mask, vfloat16m8_t src, unsigned int frm, size_t vl);
vuint16mf4_t __riscv_vfncvt_xu_f_w_u16mf4_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vuint16mf2_t __riscv_vfncvt_xu_f_w_u16mf2_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vuint16m1_t __riscv_vfncvt_xu_f_w_u16m1_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vuint16m2_t __riscv_vfncvt_xu_f_w_u16m2_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);
vuint16m4_t __riscv_vfncvt_xu_f_w_u16m4_rm_m (vbool4_t mask, vfloat32m8_t src, unsigned int frm, size_t vl);
vuint32mf2_t __riscv_vfncvt_xu_f_w_u32mf2_rm_m (vbool64_t mask, vfloat64m1_t src, unsigned int frm, size_t vl);
vuint32m1_t __riscv_vfncvt_xu_f_w_u32m1_rm_m (vbool32_t mask, vfloat64m2_t src, unsigned int frm, size_t vl);
vuint32m2_t __riscv_vfncvt_xu_f_w_u32m2_rm_m (vbool16_t mask, vfloat64m4_t src, unsigned int frm, size_t vl);
vuint32m4_t __riscv_vfncvt_xu_f_w_u32m4_rm_m (vbool8_t mask, vfloat64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_x_f_w">23.103. vfncvt.x.f.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.x.f.w      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-5a29e5901d2abdafdbb43948caed7cd3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width float to signed integer.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_x_f_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_x_f_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vfncvt_x_f_w_i8mf8 (vfloat16mf4_t src, size_t vl);
vint8mf4_t __riscv_vfncvt_x_f_w_i8mf4 (vfloat16mf2_t src, size_t vl);
vint8mf2_t __riscv_vfncvt_x_f_w_i8mf2 (vfloat16m1_t src, size_t vl);
vint8m1_t __riscv_vfncvt_x_f_w_i8m1 (vfloat16m2_t src, size_t vl);
vint8m2_t __riscv_vfncvt_x_f_w_i8m2 (vfloat16m4_t src, size_t vl);
vint8m4_t __riscv_vfncvt_x_f_w_i8m4 (vfloat16m8_t src, size_t vl);
vint16mf4_t __riscv_vfncvt_x_f_w_i16mf4 (vfloat32mf2_t src, size_t vl);
vint16mf2_t __riscv_vfncvt_x_f_w_i16mf2 (vfloat32m1_t src, size_t vl);
vint16m1_t __riscv_vfncvt_x_f_w_i16m1 (vfloat32m2_t src, size_t vl);
vint16m2_t __riscv_vfncvt_x_f_w_i16m2 (vfloat32m4_t src, size_t vl);
vint16m4_t __riscv_vfncvt_x_f_w_i16m4 (vfloat32m8_t src, size_t vl);
vint32mf2_t __riscv_vfncvt_x_f_w_i32mf2 (vfloat64m1_t src, size_t vl);
vint32m1_t __riscv_vfncvt_x_f_w_i32m1 (vfloat64m2_t src, size_t vl);
vint32m2_t __riscv_vfncvt_x_f_w_i32m2 (vfloat64m4_t src, size_t vl);
vint32m4_t __riscv_vfncvt_x_f_w_i32m4 (vfloat64m8_t src, size_t vl);
vint8mf8_t __riscv_vfncvt_x_f_w_i8mf8_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vint8mf4_t __riscv_vfncvt_x_f_w_i8mf4_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vint8mf2_t __riscv_vfncvt_x_f_w_i8mf2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vint8m1_t __riscv_vfncvt_x_f_w_i8m1_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vint8m2_t __riscv_vfncvt_x_f_w_i8m2_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vint8m4_t __riscv_vfncvt_x_f_w_i8m4_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vint16mf4_t __riscv_vfncvt_x_f_w_i16mf4_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vint16mf2_t __riscv_vfncvt_x_f_w_i16mf2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vint16m1_t __riscv_vfncvt_x_f_w_i16m1_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vint16m2_t __riscv_vfncvt_x_f_w_i16m2_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vint16m4_t __riscv_vfncvt_x_f_w_i16m4_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vint32mf2_t __riscv_vfncvt_x_f_w_i32mf2_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vint32m1_t __riscv_vfncvt_x_f_w_i32m1_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vint32m2_t __riscv_vfncvt_x_f_w_i32m2_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vint32m4_t __riscv_vfncvt_x_f_w_i32m4_m (vbool8_t mask, vfloat64m8_t src, size_t vl);
vint8mf8_t __riscv_vfncvt_x_f_w_i8mf8_rm (vfloat16mf4_t src, unsigned int frm, size_t vl);
vint8mf4_t __riscv_vfncvt_x_f_w_i8mf4_rm (vfloat16mf2_t src, unsigned int frm, size_t vl);
vint8mf2_t __riscv_vfncvt_x_f_w_i8mf2_rm (vfloat16m1_t src, unsigned int frm, size_t vl);
vint8m1_t __riscv_vfncvt_x_f_w_i8m1_rm (vfloat16m2_t src, unsigned int frm, size_t vl);
vint8m2_t __riscv_vfncvt_x_f_w_i8m2_rm (vfloat16m4_t src, unsigned int frm, size_t vl);
vint8m4_t __riscv_vfncvt_x_f_w_i8m4_rm (vfloat16m8_t src, unsigned int frm, size_t vl);
vint16mf4_t __riscv_vfncvt_x_f_w_i16mf4_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vint16mf2_t __riscv_vfncvt_x_f_w_i16mf2_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vint16m1_t __riscv_vfncvt_x_f_w_i16m1_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vint16m2_t __riscv_vfncvt_x_f_w_i16m2_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vint16m4_t __riscv_vfncvt_x_f_w_i16m4_rm (vfloat32m8_t src, unsigned int frm, size_t vl);
vint32mf2_t __riscv_vfncvt_x_f_w_i32mf2_rm (vfloat64m1_t src, unsigned int frm, size_t vl);
vint32m1_t __riscv_vfncvt_x_f_w_i32m1_rm (vfloat64m2_t src, unsigned int frm, size_t vl);
vint32m2_t __riscv_vfncvt_x_f_w_i32m2_rm (vfloat64m4_t src, unsigned int frm, size_t vl);
vint32m4_t __riscv_vfncvt_x_f_w_i32m4_rm (vfloat64m8_t src, unsigned int frm, size_t vl);
vint8mf8_t __riscv_vfncvt_x_f_w_i8mf8_rm_m (vbool64_t mask, vfloat16mf4_t src, unsigned int frm, size_t vl);
vint8mf4_t __riscv_vfncvt_x_f_w_i8mf4_rm_m (vbool32_t mask, vfloat16mf2_t src, unsigned int frm, size_t vl);
vint8mf2_t __riscv_vfncvt_x_f_w_i8mf2_rm_m (vbool16_t mask, vfloat16m1_t src, unsigned int frm, size_t vl);
vint8m1_t __riscv_vfncvt_x_f_w_i8m1_rm_m (vbool8_t mask, vfloat16m2_t src, unsigned int frm, size_t vl);
vint8m2_t __riscv_vfncvt_x_f_w_i8m2_rm_m (vbool4_t mask, vfloat16m4_t src, unsigned int frm, size_t vl);
vint8m4_t __riscv_vfncvt_x_f_w_i8m4_rm_m (vbool2_t mask, vfloat16m8_t src, unsigned int frm, size_t vl);
vint16mf4_t __riscv_vfncvt_x_f_w_i16mf4_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vint16mf2_t __riscv_vfncvt_x_f_w_i16mf2_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vint16m1_t __riscv_vfncvt_x_f_w_i16m1_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vint16m2_t __riscv_vfncvt_x_f_w_i16m2_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);
vint16m4_t __riscv_vfncvt_x_f_w_i16m4_rm_m (vbool4_t mask, vfloat32m8_t src, unsigned int frm, size_t vl);
vint32mf2_t __riscv_vfncvt_x_f_w_i32mf2_rm_m (vbool64_t mask, vfloat64m1_t src, unsigned int frm, size_t vl);
vint32m1_t __riscv_vfncvt_x_f_w_i32m1_rm_m (vbool32_t mask, vfloat64m2_t src, unsigned int frm, size_t vl);
vint32m2_t __riscv_vfncvt_x_f_w_i32m2_rm_m (vbool16_t mask, vfloat64m4_t src, unsigned int frm, size_t vl);
vint32m4_t __riscv_vfncvt_x_f_w_i32m4_rm_m (vbool8_t mask, vfloat64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_rtz_xu_f_w">23.104. vfncvt.rtz.xu.f.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.rtz.xu.f.w vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8ef6d16d77a23d65d87291cb0c177e41.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width float to unsigned integer, truncating.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_rtz_xu_f_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_rtz_xu_f_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vfncvt_rtz_xu_f_w_u8mf8 (vfloat16mf4_t src, size_t vl);
vuint8mf4_t __riscv_vfncvt_rtz_xu_f_w_u8mf4 (vfloat16mf2_t src, size_t vl);
vuint8mf2_t __riscv_vfncvt_rtz_xu_f_w_u8mf2 (vfloat16m1_t src, size_t vl);
vuint8m1_t __riscv_vfncvt_rtz_xu_f_w_u8m1 (vfloat16m2_t src, size_t vl);
vuint8m2_t __riscv_vfncvt_rtz_xu_f_w_u8m2 (vfloat16m4_t src, size_t vl);
vuint8m4_t __riscv_vfncvt_rtz_xu_f_w_u8m4 (vfloat16m8_t src, size_t vl);
vuint16mf4_t __riscv_vfncvt_rtz_xu_f_w_u16mf4 (vfloat32mf2_t src, size_t vl);
vuint16mf2_t __riscv_vfncvt_rtz_xu_f_w_u16mf2 (vfloat32m1_t src, size_t vl);
vuint16m1_t __riscv_vfncvt_rtz_xu_f_w_u16m1 (vfloat32m2_t src, size_t vl);
vuint16m2_t __riscv_vfncvt_rtz_xu_f_w_u16m2 (vfloat32m4_t src, size_t vl);
vuint16m4_t __riscv_vfncvt_rtz_xu_f_w_u16m4 (vfloat32m8_t src, size_t vl);
vuint32mf2_t __riscv_vfncvt_rtz_xu_f_w_u32mf2 (vfloat64m1_t src, size_t vl);
vuint32m1_t __riscv_vfncvt_rtz_xu_f_w_u32m1 (vfloat64m2_t src, size_t vl);
vuint32m2_t __riscv_vfncvt_rtz_xu_f_w_u32m2 (vfloat64m4_t src, size_t vl);
vuint32m4_t __riscv_vfncvt_rtz_xu_f_w_u32m4 (vfloat64m8_t src, size_t vl);
vuint8mf8_t __riscv_vfncvt_rtz_xu_f_w_u8mf8_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vuint8mf4_t __riscv_vfncvt_rtz_xu_f_w_u8mf4_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vuint8mf2_t __riscv_vfncvt_rtz_xu_f_w_u8mf2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vuint8m1_t __riscv_vfncvt_rtz_xu_f_w_u8m1_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vuint8m2_t __riscv_vfncvt_rtz_xu_f_w_u8m2_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vuint8m4_t __riscv_vfncvt_rtz_xu_f_w_u8m4_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vuint16mf4_t __riscv_vfncvt_rtz_xu_f_w_u16mf4_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vuint16mf2_t __riscv_vfncvt_rtz_xu_f_w_u16mf2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vuint16m1_t __riscv_vfncvt_rtz_xu_f_w_u16m1_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vuint16m2_t __riscv_vfncvt_rtz_xu_f_w_u16m2_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vuint16m4_t __riscv_vfncvt_rtz_xu_f_w_u16m4_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vuint32mf2_t __riscv_vfncvt_rtz_xu_f_w_u32mf2_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vuint32m1_t __riscv_vfncvt_rtz_xu_f_w_u32m1_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vuint32m2_t __riscv_vfncvt_rtz_xu_f_w_u32m2_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vuint32m4_t __riscv_vfncvt_rtz_xu_f_w_u32m4_m (vbool8_t mask, vfloat64m8_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_rtz_x_f_w">23.105. vfncvt.rtz.x.f.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.rtz.x.f.w  vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2aa8ac02fe09af026707f7a1ddfa8663.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width float to signed integer, truncating.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_rtz_x_f_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_rtz_x_f_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8mf8_t __riscv_vfncvt_rtz_x_f_w_i8mf8 (vfloat16mf4_t src, size_t vl);
vint8mf4_t __riscv_vfncvt_rtz_x_f_w_i8mf4 (vfloat16mf2_t src, size_t vl);
vint8mf2_t __riscv_vfncvt_rtz_x_f_w_i8mf2 (vfloat16m1_t src, size_t vl);
vint8m1_t __riscv_vfncvt_rtz_x_f_w_i8m1 (vfloat16m2_t src, size_t vl);
vint8m2_t __riscv_vfncvt_rtz_x_f_w_i8m2 (vfloat16m4_t src, size_t vl);
vint8m4_t __riscv_vfncvt_rtz_x_f_w_i8m4 (vfloat16m8_t src, size_t vl);
vint16mf4_t __riscv_vfncvt_rtz_x_f_w_i16mf4 (vfloat32mf2_t src, size_t vl);
vint16mf2_t __riscv_vfncvt_rtz_x_f_w_i16mf2 (vfloat32m1_t src, size_t vl);
vint16m1_t __riscv_vfncvt_rtz_x_f_w_i16m1 (vfloat32m2_t src, size_t vl);
vint16m2_t __riscv_vfncvt_rtz_x_f_w_i16m2 (vfloat32m4_t src, size_t vl);
vint16m4_t __riscv_vfncvt_rtz_x_f_w_i16m4 (vfloat32m8_t src, size_t vl);
vint32mf2_t __riscv_vfncvt_rtz_x_f_w_i32mf2 (vfloat64m1_t src, size_t vl);
vint32m1_t __riscv_vfncvt_rtz_x_f_w_i32m1 (vfloat64m2_t src, size_t vl);
vint32m2_t __riscv_vfncvt_rtz_x_f_w_i32m2 (vfloat64m4_t src, size_t vl);
vint32m4_t __riscv_vfncvt_rtz_x_f_w_i32m4 (vfloat64m8_t src, size_t vl);
vint8mf8_t __riscv_vfncvt_rtz_x_f_w_i8mf8_m (vbool64_t mask, vfloat16mf4_t src, size_t vl);
vint8mf4_t __riscv_vfncvt_rtz_x_f_w_i8mf4_m (vbool32_t mask, vfloat16mf2_t src, size_t vl);
vint8mf2_t __riscv_vfncvt_rtz_x_f_w_i8mf2_m (vbool16_t mask, vfloat16m1_t src, size_t vl);
vint8m1_t __riscv_vfncvt_rtz_x_f_w_i8m1_m (vbool8_t mask, vfloat16m2_t src, size_t vl);
vint8m2_t __riscv_vfncvt_rtz_x_f_w_i8m2_m (vbool4_t mask, vfloat16m4_t src, size_t vl);
vint8m4_t __riscv_vfncvt_rtz_x_f_w_i8m4_m (vbool2_t mask, vfloat16m8_t src, size_t vl);
vint16mf4_t __riscv_vfncvt_rtz_x_f_w_i16mf4_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vint16mf2_t __riscv_vfncvt_rtz_x_f_w_i16mf2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vint16m1_t __riscv_vfncvt_rtz_x_f_w_i16m1_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vint16m2_t __riscv_vfncvt_rtz_x_f_w_i16m2_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vint16m4_t __riscv_vfncvt_rtz_x_f_w_i16m4_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vint32mf2_t __riscv_vfncvt_rtz_x_f_w_i32mf2_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vint32m1_t __riscv_vfncvt_rtz_x_f_w_i32m1_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vint32m2_t __riscv_vfncvt_rtz_x_f_w_i32m2_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vint32m4_t __riscv_vfncvt_rtz_x_f_w_i32m4_m (vbool8_t mask, vfloat64m8_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_f_xu_w">23.106. vfncvt.f.xu.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.f.xu.w     vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-38572f205b5a60631cb6d2117df02627.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width unsigned integer to float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_f_xu_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_f_xu_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfncvt_f_xu_w_f16mf4 (vuint32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_xu_w_f16mf2 (vuint32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_xu_w_f16m1 (vuint32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_xu_w_f16m2 (vuint32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_xu_w_f16m4 (vuint32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_xu_w_f32mf2 (vuint64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_xu_w_f32m1 (vuint64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_xu_w_f32m2 (vuint64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_xu_w_f32m4 (vuint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_xu_w_f16mf4_m (vbool64_t mask, vuint32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_xu_w_f16mf2_m (vbool32_t mask, vuint32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_xu_w_f16m1_m (vbool16_t mask, vuint32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_xu_w_f16m2_m (vbool8_t mask, vuint32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_xu_w_f16m4_m (vbool4_t mask, vuint32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_xu_w_f32mf2_m (vbool64_t mask, vuint64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_xu_w_f32m1_m (vbool32_t mask, vuint64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_xu_w_f32m2_m (vbool16_t mask, vuint64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_xu_w_f32m4_m (vbool8_t mask, vuint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_xu_w_f16mf4_rm (vuint32mf2_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_xu_w_f16mf2_rm (vuint32m1_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_xu_w_f16m1_rm (vuint32m2_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_xu_w_f16m2_rm (vuint32m4_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_xu_w_f16m4_rm (vuint32m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_xu_w_f32mf2_rm (vuint64m1_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_xu_w_f32m1_rm (vuint64m2_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_xu_w_f32m2_rm (vuint64m4_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_xu_w_f32m4_rm (vuint64m8_t src, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_xu_w_f16mf4_rm_m (vbool64_t mask, vuint32mf2_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_xu_w_f16mf2_rm_m (vbool32_t mask, vuint32m1_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_xu_w_f16m1_rm_m (vbool16_t mask, vuint32m2_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_xu_w_f16m2_rm_m (vbool8_t mask, vuint32m4_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_xu_w_f16m4_rm_m (vbool4_t mask, vuint32m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_xu_w_f32mf2_rm_m (vbool64_t mask, vuint64m1_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_xu_w_f32m1_rm_m (vbool32_t mask, vuint64m2_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_xu_w_f32m2_rm_m (vbool16_t mask, vuint64m4_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_xu_w_f32m4_rm_m (vbool8_t mask, vuint64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_f_x_w">23.107. vfncvt.f.x.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.f.x.w      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-481606ae48b360e6abbb65d346e0266b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width signed integer to float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_f_x_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_f_x_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfncvt_f_x_w_f16mf4 (vint32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_x_w_f16mf2 (vint32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_x_w_f16m1 (vint32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_x_w_f16m2 (vint32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_x_w_f16m4 (vint32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_x_w_f32mf2 (vint64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_x_w_f32m1 (vint64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_x_w_f32m2 (vint64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_x_w_f32m4 (vint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_x_w_f16mf4_m (vbool64_t mask, vint32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_x_w_f16mf2_m (vbool32_t mask, vint32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_x_w_f16m1_m (vbool16_t mask, vint32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_x_w_f16m2_m (vbool8_t mask, vint32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_x_w_f16m4_m (vbool4_t mask, vint32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_x_w_f32mf2_m (vbool64_t mask, vint64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_x_w_f32m1_m (vbool32_t mask, vint64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_x_w_f32m2_m (vbool16_t mask, vint64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_x_w_f32m4_m (vbool8_t mask, vint64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_x_w_f16mf4_rm (vint32mf2_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_x_w_f16mf2_rm (vint32m1_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_x_w_f16m1_rm (vint32m2_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_x_w_f16m2_rm (vint32m4_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_x_w_f16m4_rm (vint32m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_x_w_f32mf2_rm (vint64m1_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_x_w_f32m1_rm (vint64m2_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_x_w_f32m2_rm (vint64m4_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_x_w_f32m4_rm (vint64m8_t src, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_x_w_f16mf4_rm_m (vbool64_t mask, vint32mf2_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_x_w_f16mf2_rm_m (vbool32_t mask, vint32m1_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_x_w_f16m1_rm_m (vbool16_t mask, vint32m2_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_x_w_f16m2_rm_m (vbool8_t mask, vint32m4_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_x_w_f16m4_rm_m (vbool4_t mask, vint32m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_x_w_f32mf2_rm_m (vbool64_t mask, vint64m1_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_x_w_f32m1_rm_m (vbool32_t mask, vint64m2_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_x_w_f32m2_rm_m (vbool16_t mask, vint64m4_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_x_w_f32m4_rm_m (vbool8_t mask, vint64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_f_f_w">23.108. vfncvt.f.f.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.f.f.w      vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-450fa6f83bec039ddb11ca9f4061f011.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width float to single-width float.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_f_f_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_f_f_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4 (vfloat32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2 (vfloat32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1 (vfloat32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2 (vfloat32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4 (vfloat32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_f_w_f32mf2 (vfloat64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_f_w_f32m1 (vfloat64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_f_w_f32m2 (vfloat64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_f_w_f32m4 (vfloat64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_f_w_f32mf2_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_f_w_f32m1_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_f_w_f32m2_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_f_w_f32m4_m (vbool8_t mask, vfloat64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_rm (vfloat32mf2_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_rm (vfloat32m1_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1_rm (vfloat32m2_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2_rm (vfloat32m4_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4_rm (vfloat32m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_f_w_f32mf2_rm (vfloat64m1_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_f_w_f32m1_rm (vfloat64m2_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_f_w_f32m2_rm (vfloat64m4_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_f_w_f32m4_rm (vfloat64m8_t src, unsigned int frm, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_rm_m (vbool64_t mask, vfloat32mf2_t src, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_rm_m (vbool32_t mask, vfloat32m1_t src, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1_rm_m (vbool16_t mask, vfloat32m2_t src, unsigned int frm, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2_rm_m (vbool8_t mask, vfloat32m4_t src, unsigned int frm, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4_rm_m (vbool4_t mask, vfloat32m8_t src, unsigned int frm, size_t vl);
vfloat32mf2_t __riscv_vfncvt_f_f_w_f32mf2_rm_m (vbool64_t mask, vfloat64m1_t src, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfncvt_f_f_w_f32m1_rm_m (vbool32_t mask, vfloat64m2_t src, unsigned int frm, size_t vl);
vfloat32m2_t __riscv_vfncvt_f_f_w_f32m2_rm_m (vbool16_t mask, vfloat64m4_t src, unsigned int frm, size_t vl);
vfloat32m4_t __riscv_vfncvt_f_f_w_f32m4_rm_m (vbool8_t mask, vfloat64m8_t src, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfncvt_rod_f_f_w">23.109. vfncvt.rod.f.f.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfncvt.rod.f.f.w  vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-721744ef5d4c7aef5ef35a4d50acb282.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert double-width float to single-width float, rounding towards odd.</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_rod_f_f_w.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfncvt_rod_f_f_w.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16mf4_t __riscv_vfncvt_rod_f_f_w_f16mf4 (vfloat32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f_f_w_f16mf2 (vfloat32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f_f_w_f16m1 (vfloat32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f_f_w_f16m2 (vfloat32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f_f_w_f16m4 (vfloat32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_rod_f_f_w_f32mf2 (vfloat64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_rod_f_f_w_f32m1 (vfloat64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_rod_f_f_w_f32m2 (vfloat64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_rod_f_f_w_f32m4 (vfloat64m8_t src, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f_f_w_f16mf4_m (vbool64_t mask, vfloat32mf2_t src, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f_f_w_f16mf2_m (vbool32_t mask, vfloat32m1_t src, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f_f_w_f16m1_m (vbool16_t mask, vfloat32m2_t src, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f_f_w_f16m2_m (vbool8_t mask, vfloat32m4_t src, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f_f_w_f16m4_m (vbool4_t mask, vfloat32m8_t src, size_t vl);
vfloat32mf2_t __riscv_vfncvt_rod_f_f_w_f32mf2_m (vbool64_t mask, vfloat64m1_t src, size_t vl);
vfloat32m1_t __riscv_vfncvt_rod_f_f_w_f32m1_m (vbool32_t mask, vfloat64m2_t src, size_t vl);
vfloat32m2_t __riscv_vfncvt_rod_f_f_w_f32m2_m (vbool16_t mask, vfloat64m4_t src, size_t vl);
vfloat32m4_t __riscv_vfncvt_rod_f_f_w_f32m4_m (vbool8_t mask, vfloat64m8_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_reduction_operations">24. Vector Reduction Operations</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_vector_single_width_integer_reduction_instructions">25. Vector Single-Width Integer Reduction Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vredsum_vs">25.1. vredsum.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredsum.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-a0f837d79a06361958e7e84ee3c0c036.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredsum_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredsum_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] =  sum( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8m1_t __riscv_vredsum_vs_i8mf8_i8m1 (vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8mf4_i8m1 (vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8mf2_i8m1 (vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m1_i8m1 (vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m2_i8m1 (vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m4_i8m1 (vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m8_i8m1 (vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16mf4_i16m1 (vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16mf2_i16m1 (vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m1_i16m1 (vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m2_i16m1 (vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m4_i16m1 (vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m8_i16m1 (vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32mf2_i32m1 (vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m1_i32m1 (vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m2_i32m1 (vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m4_i32m1 (vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m8_i32m1 (vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m1_i64m1 (vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m2_i64m1 (vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m4_i64m1 (vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m8_i64m1 (vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8mf8_u8m1 (vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8mf4_u8m1 (vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8mf2_u8m1 (vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m1_u8m1 (vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m2_u8m1 (vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m4_u8m1 (vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m8_u8m1 (vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16mf4_u16m1 (vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16mf2_u16m1 (vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m1_u16m1 (vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m2_u16m1 (vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m4_u16m1 (vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m8_u16m1 (vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32mf2_u32m1 (vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m1_u32m1 (vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m2_u32m1 (vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m4_u32m1 (vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m8_u32m1 (vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m1_u64m1 (vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m2_u64m1 (vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m4_u64m1 (vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m8_u64m1 (vuint64m8_t vector, vuint64m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8mf8_i8m1_m (vbool64_t mask, vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8mf4_i8m1_m (vbool32_t mask, vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8mf2_i8m1_m (vbool16_t mask, vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m1_i8m1_m (vbool8_t mask, vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m2_i8m1_m (vbool4_t mask, vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m4_i8m1_m (vbool2_t mask, vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredsum_vs_i8m8_i8m1_m (vbool1_t mask, vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16mf4_i16m1_m (vbool64_t mask, vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16mf2_i16m1_m (vbool32_t mask, vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m1_i16m1_m (vbool16_t mask, vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m2_i16m1_m (vbool8_t mask, vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m4_i16m1_m (vbool4_t mask, vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredsum_vs_i16m8_i16m1_m (vbool2_t mask, vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32mf2_i32m1_m (vbool64_t mask, vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m1_i32m1_m (vbool32_t mask, vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m2_i32m1_m (vbool16_t mask, vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m4_i32m1_m (vbool8_t mask, vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredsum_vs_i32m8_i32m1_m (vbool4_t mask, vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m1_i64m1_m (vbool64_t mask, vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m2_i64m1_m (vbool32_t mask, vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m4_i64m1_m (vbool16_t mask, vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredsum_vs_i64m8_i64m1_m (vbool8_t mask, vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8mf8_u8m1_m (vbool64_t mask, vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8mf4_u8m1_m (vbool32_t mask, vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8mf2_u8m1_m (vbool16_t mask, vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m1_u8m1_m (vbool8_t mask, vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m2_u8m1_m (vbool4_t mask, vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m4_u8m1_m (vbool2_t mask, vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredsum_vs_u8m8_u8m1_m (vbool1_t mask, vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16mf4_u16m1_m (vbool64_t mask, vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16mf2_u16m1_m (vbool32_t mask, vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m1_u16m1_m (vbool16_t mask, vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m2_u16m1_m (vbool8_t mask, vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m4_u16m1_m (vbool4_t mask, vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredsum_vs_u16m8_u16m1_m (vbool2_t mask, vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32mf2_u32m1_m (vbool64_t mask, vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m1_u32m1_m (vbool32_t mask, vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m2_u32m1_m (vbool16_t mask, vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m4_u32m1_m (vbool8_t mask, vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredsum_vs_u32m8_u32m1_m (vbool4_t mask, vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m1_u64m1_m (vbool64_t mask, vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m2_u64m1_m (vbool32_t mask, vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m4_u64m1_m (vbool16_t mask, vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredsum_vs_u64m8_u64m1_m (vbool8_t mask, vuint64m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredmaxu_vs">25.2. vredmaxu.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredmaxu.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-d7941386ead7017ebaa570c35a3ed63c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredmaxu_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredmaxu_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] = maxu( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8m1_t __riscv_vredmaxu_vs_u8mf8_u8m1 (vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8mf4_u8m1 (vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8mf2_u8m1 (vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m1_u8m1 (vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m2_u8m1 (vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m4_u8m1 (vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m8_u8m1 (vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16mf4_u16m1 (vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16mf2_u16m1 (vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m1_u16m1 (vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m2_u16m1 (vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m4_u16m1 (vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m8_u16m1 (vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32mf2_u32m1 (vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m1_u32m1 (vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m2_u32m1 (vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m4_u32m1 (vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m8_u32m1 (vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m1_u64m1 (vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m2_u64m1 (vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m4_u64m1 (vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m8_u64m1 (vuint64m8_t vector, vuint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8mf8_u8m1_m (vbool64_t mask, vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8mf4_u8m1_m (vbool32_t mask, vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8mf2_u8m1_m (vbool16_t mask, vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m1_u8m1_m (vbool8_t mask, vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m2_u8m1_m (vbool4_t mask, vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m4_u8m1_m (vbool2_t mask, vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredmaxu_vs_u8m8_u8m1_m (vbool1_t mask, vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16mf4_u16m1_m (vbool64_t mask, vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16mf2_u16m1_m (vbool32_t mask, vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m1_u16m1_m (vbool16_t mask, vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m2_u16m1_m (vbool8_t mask, vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m4_u16m1_m (vbool4_t mask, vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredmaxu_vs_u16m8_u16m1_m (vbool2_t mask, vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32mf2_u32m1_m (vbool64_t mask, vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m1_u32m1_m (vbool32_t mask, vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m2_u32m1_m (vbool16_t mask, vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m4_u32m1_m (vbool8_t mask, vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredmaxu_vs_u32m8_u32m1_m (vbool4_t mask, vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m1_u64m1_m (vbool64_t mask, vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m2_u64m1_m (vbool32_t mask, vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m4_u64m1_m (vbool16_t mask, vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredmaxu_vs_u64m8_u64m1_m (vbool8_t mask, vuint64m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredmax_vs">25.3. vredmax.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredmax.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ccddc93ec27defe8eacd8dbd273c6b69.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredmax_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredmax_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] =  max( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8m1_t __riscv_vredmax_vs_i8mf8_i8m1 (vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8mf4_i8m1 (vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8mf2_i8m1 (vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m1_i8m1 (vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m2_i8m1 (vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m4_i8m1 (vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m8_i8m1 (vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16mf4_i16m1 (vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16mf2_i16m1 (vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m1_i16m1 (vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m2_i16m1 (vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m4_i16m1 (vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m8_i16m1 (vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32mf2_i32m1 (vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m1_i32m1 (vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m2_i32m1 (vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m4_i32m1 (vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m8_i32m1 (vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m1_i64m1 (vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m2_i64m1 (vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m4_i64m1 (vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m8_i64m1 (vint64m8_t vector, vint64m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8mf8_i8m1_m (vbool64_t mask, vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8mf4_i8m1_m (vbool32_t mask, vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8mf2_i8m1_m (vbool16_t mask, vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m1_i8m1_m (vbool8_t mask, vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m2_i8m1_m (vbool4_t mask, vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m4_i8m1_m (vbool2_t mask, vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmax_vs_i8m8_i8m1_m (vbool1_t mask, vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16mf4_i16m1_m (vbool64_t mask, vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16mf2_i16m1_m (vbool32_t mask, vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m1_i16m1_m (vbool16_t mask, vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m2_i16m1_m (vbool8_t mask, vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m4_i16m1_m (vbool4_t mask, vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmax_vs_i16m8_i16m1_m (vbool2_t mask, vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32mf2_i32m1_m (vbool64_t mask, vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m1_i32m1_m (vbool32_t mask, vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m2_i32m1_m (vbool16_t mask, vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m4_i32m1_m (vbool8_t mask, vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmax_vs_i32m8_i32m1_m (vbool4_t mask, vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m1_i64m1_m (vbool64_t mask, vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m2_i64m1_m (vbool32_t mask, vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m4_i64m1_m (vbool16_t mask, vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmax_vs_i64m8_i64m1_m (vbool8_t mask, vint64m8_t vector, vint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredminu_vs">25.4. vredminu.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredminu.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1ec91955c06a0a9faaece38869d931d8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredminu_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredminu_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] = minu( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8m1_t __riscv_vredminu_vs_u8mf8_u8m1 (vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8mf4_u8m1 (vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8mf2_u8m1 (vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m1_u8m1 (vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m2_u8m1 (vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m4_u8m1 (vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m8_u8m1 (vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16mf4_u16m1 (vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16mf2_u16m1 (vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m1_u16m1 (vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m2_u16m1 (vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m4_u16m1 (vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m8_u16m1 (vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32mf2_u32m1 (vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m1_u32m1 (vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m2_u32m1 (vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m4_u32m1 (vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m8_u32m1 (vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m1_u64m1 (vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m2_u64m1 (vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m4_u64m1 (vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m8_u64m1 (vuint64m8_t vector, vuint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8mf8_u8m1_m (vbool64_t mask, vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8mf4_u8m1_m (vbool32_t mask, vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8mf2_u8m1_m (vbool16_t mask, vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m1_u8m1_m (vbool8_t mask, vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m2_u8m1_m (vbool4_t mask, vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m4_u8m1_m (vbool2_t mask, vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredminu_vs_u8m8_u8m1_m (vbool1_t mask, vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16mf4_u16m1_m (vbool64_t mask, vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16mf2_u16m1_m (vbool32_t mask, vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m1_u16m1_m (vbool16_t mask, vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m2_u16m1_m (vbool8_t mask, vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m4_u16m1_m (vbool4_t mask, vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredminu_vs_u16m8_u16m1_m (vbool2_t mask, vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32mf2_u32m1_m (vbool64_t mask, vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m1_u32m1_m (vbool32_t mask, vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m2_u32m1_m (vbool16_t mask, vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m4_u32m1_m (vbool8_t mask, vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredminu_vs_u32m8_u32m1_m (vbool4_t mask, vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m1_u64m1_m (vbool64_t mask, vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m2_u64m1_m (vbool32_t mask, vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m4_u64m1_m (vbool16_t mask, vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredminu_vs_u64m8_u64m1_m (vbool8_t mask, vuint64m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredmin_vs">25.5. vredmin.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredmin.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-684580e35895605e6bd0f65b5e5f5ba4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredmin_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredmin_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] =  min( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8m1_t __riscv_vredmin_vs_i8mf8_i8m1 (vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8mf4_i8m1 (vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8mf2_i8m1 (vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m1_i8m1 (vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m2_i8m1 (vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m4_i8m1 (vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m8_i8m1 (vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16mf4_i16m1 (vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16mf2_i16m1 (vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m1_i16m1 (vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m2_i16m1 (vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m4_i16m1 (vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m8_i16m1 (vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32mf2_i32m1 (vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m1_i32m1 (vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m2_i32m1 (vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m4_i32m1 (vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m8_i32m1 (vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m1_i64m1 (vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m2_i64m1 (vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m4_i64m1 (vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m8_i64m1 (vint64m8_t vector, vint64m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8mf8_i8m1_m (vbool64_t mask, vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8mf4_i8m1_m (vbool32_t mask, vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8mf2_i8m1_m (vbool16_t mask, vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m1_i8m1_m (vbool8_t mask, vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m2_i8m1_m (vbool4_t mask, vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m4_i8m1_m (vbool2_t mask, vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredmin_vs_i8m8_i8m1_m (vbool1_t mask, vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16mf4_i16m1_m (vbool64_t mask, vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16mf2_i16m1_m (vbool32_t mask, vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m1_i16m1_m (vbool16_t mask, vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m2_i16m1_m (vbool8_t mask, vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m4_i16m1_m (vbool4_t mask, vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredmin_vs_i16m8_i16m1_m (vbool2_t mask, vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32mf2_i32m1_m (vbool64_t mask, vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m1_i32m1_m (vbool32_t mask, vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m2_i32m1_m (vbool16_t mask, vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m4_i32m1_m (vbool8_t mask, vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredmin_vs_i32m8_i32m1_m (vbool4_t mask, vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m1_i64m1_m (vbool64_t mask, vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m2_i64m1_m (vbool32_t mask, vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m4_i64m1_m (vbool16_t mask, vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredmin_vs_i64m8_i64m1_m (vbool8_t mask, vint64m8_t vector, vint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredand_vs">25.6. vredand.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredand.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-44d2366e93f17b2e9c3b2334a5300c21.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredand_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredand_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] =  and( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8m1_t __riscv_vredand_vs_i8mf8_i8m1 (vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8mf4_i8m1 (vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8mf2_i8m1 (vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m1_i8m1 (vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m2_i8m1 (vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m4_i8m1 (vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m8_i8m1 (vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16mf4_i16m1 (vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16mf2_i16m1 (vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m1_i16m1 (vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m2_i16m1 (vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m4_i16m1 (vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m8_i16m1 (vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32mf2_i32m1 (vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m1_i32m1 (vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m2_i32m1 (vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m4_i32m1 (vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m8_i32m1 (vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m1_i64m1 (vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m2_i64m1 (vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m4_i64m1 (vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m8_i64m1 (vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8mf8_u8m1 (vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8mf4_u8m1 (vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8mf2_u8m1 (vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m1_u8m1 (vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m2_u8m1 (vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m4_u8m1 (vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m8_u8m1 (vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16mf4_u16m1 (vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16mf2_u16m1 (vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m1_u16m1 (vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m2_u16m1 (vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m4_u16m1 (vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m8_u16m1 (vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32mf2_u32m1 (vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m1_u32m1 (vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m2_u32m1 (vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m4_u32m1 (vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m8_u32m1 (vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m1_u64m1 (vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m2_u64m1 (vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m4_u64m1 (vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m8_u64m1 (vuint64m8_t vector, vuint64m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8mf8_i8m1_m (vbool64_t mask, vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8mf4_i8m1_m (vbool32_t mask, vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8mf2_i8m1_m (vbool16_t mask, vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m1_i8m1_m (vbool8_t mask, vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m2_i8m1_m (vbool4_t mask, vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m4_i8m1_m (vbool2_t mask, vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredand_vs_i8m8_i8m1_m (vbool1_t mask, vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16mf4_i16m1_m (vbool64_t mask, vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16mf2_i16m1_m (vbool32_t mask, vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m1_i16m1_m (vbool16_t mask, vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m2_i16m1_m (vbool8_t mask, vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m4_i16m1_m (vbool4_t mask, vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredand_vs_i16m8_i16m1_m (vbool2_t mask, vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32mf2_i32m1_m (vbool64_t mask, vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m1_i32m1_m (vbool32_t mask, vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m2_i32m1_m (vbool16_t mask, vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m4_i32m1_m (vbool8_t mask, vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredand_vs_i32m8_i32m1_m (vbool4_t mask, vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m1_i64m1_m (vbool64_t mask, vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m2_i64m1_m (vbool32_t mask, vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m4_i64m1_m (vbool16_t mask, vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredand_vs_i64m8_i64m1_m (vbool8_t mask, vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8mf8_u8m1_m (vbool64_t mask, vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8mf4_u8m1_m (vbool32_t mask, vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8mf2_u8m1_m (vbool16_t mask, vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m1_u8m1_m (vbool8_t mask, vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m2_u8m1_m (vbool4_t mask, vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m4_u8m1_m (vbool2_t mask, vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredand_vs_u8m8_u8m1_m (vbool1_t mask, vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16mf4_u16m1_m (vbool64_t mask, vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16mf2_u16m1_m (vbool32_t mask, vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m1_u16m1_m (vbool16_t mask, vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m2_u16m1_m (vbool8_t mask, vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m4_u16m1_m (vbool4_t mask, vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredand_vs_u16m8_u16m1_m (vbool2_t mask, vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32mf2_u32m1_m (vbool64_t mask, vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m1_u32m1_m (vbool32_t mask, vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m2_u32m1_m (vbool16_t mask, vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m4_u32m1_m (vbool8_t mask, vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredand_vs_u32m8_u32m1_m (vbool4_t mask, vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m1_u64m1_m (vbool64_t mask, vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m2_u64m1_m (vbool32_t mask, vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m4_u64m1_m (vbool16_t mask, vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredand_vs_u64m8_u64m1_m (vbool8_t mask, vuint64m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredor_vs">25.7. vredor.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredor.vs   vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c9eebae7d7e88083bbe69635efc6465e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredor_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredor_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] =   or( vs1[0] , vs2[*] )</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8m1_t __riscv_vredor_vs_i8mf8_i8m1 (vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8mf4_i8m1 (vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8mf2_i8m1 (vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m1_i8m1 (vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m2_i8m1 (vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m4_i8m1 (vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m8_i8m1 (vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16mf4_i16m1 (vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16mf2_i16m1 (vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m1_i16m1 (vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m2_i16m1 (vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m4_i16m1 (vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m8_i16m1 (vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32mf2_i32m1 (vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m1_i32m1 (vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m2_i32m1 (vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m4_i32m1 (vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m8_i32m1 (vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m1_i64m1 (vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m2_i64m1 (vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m4_i64m1 (vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m8_i64m1 (vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8mf8_u8m1 (vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8mf4_u8m1 (vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8mf2_u8m1 (vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m1_u8m1 (vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m2_u8m1 (vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m4_u8m1 (vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m8_u8m1 (vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16mf4_u16m1 (vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16mf2_u16m1 (vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m1_u16m1 (vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m2_u16m1 (vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m4_u16m1 (vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m8_u16m1 (vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32mf2_u32m1 (vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m1_u32m1 (vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m2_u32m1 (vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m4_u32m1 (vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m8_u32m1 (vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m1_u64m1 (vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m2_u64m1 (vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m4_u64m1 (vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m8_u64m1 (vuint64m8_t vector, vuint64m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8mf8_i8m1_m (vbool64_t mask, vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8mf4_i8m1_m (vbool32_t mask, vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8mf2_i8m1_m (vbool16_t mask, vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m1_i8m1_m (vbool8_t mask, vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m2_i8m1_m (vbool4_t mask, vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m4_i8m1_m (vbool2_t mask, vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredor_vs_i8m8_i8m1_m (vbool1_t mask, vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16mf4_i16m1_m (vbool64_t mask, vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16mf2_i16m1_m (vbool32_t mask, vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m1_i16m1_m (vbool16_t mask, vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m2_i16m1_m (vbool8_t mask, vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m4_i16m1_m (vbool4_t mask, vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredor_vs_i16m8_i16m1_m (vbool2_t mask, vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32mf2_i32m1_m (vbool64_t mask, vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m1_i32m1_m (vbool32_t mask, vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m2_i32m1_m (vbool16_t mask, vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m4_i32m1_m (vbool8_t mask, vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredor_vs_i32m8_i32m1_m (vbool4_t mask, vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m1_i64m1_m (vbool64_t mask, vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m2_i64m1_m (vbool32_t mask, vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m4_i64m1_m (vbool16_t mask, vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredor_vs_i64m8_i64m1_m (vbool8_t mask, vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8mf8_u8m1_m (vbool64_t mask, vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8mf4_u8m1_m (vbool32_t mask, vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8mf2_u8m1_m (vbool16_t mask, vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m1_u8m1_m (vbool8_t mask, vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m2_u8m1_m (vbool4_t mask, vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m4_u8m1_m (vbool2_t mask, vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredor_vs_u8m8_u8m1_m (vbool1_t mask, vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16mf4_u16m1_m (vbool64_t mask, vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16mf2_u16m1_m (vbool32_t mask, vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m1_u16m1_m (vbool16_t mask, vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m2_u16m1_m (vbool8_t mask, vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m4_u16m1_m (vbool4_t mask, vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredor_vs_u16m8_u16m1_m (vbool2_t mask, vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32mf2_u32m1_m (vbool64_t mask, vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m1_u32m1_m (vbool32_t mask, vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m2_u32m1_m (vbool16_t mask, vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m4_u32m1_m (vbool8_t mask, vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredor_vs_u32m8_u32m1_m (vbool4_t mask, vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m1_u64m1_m (vbool64_t mask, vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m2_u64m1_m (vbool32_t mask, vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m4_u64m1_m (vbool16_t mask, vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredor_vs_u64m8_u64m1_m (vbool8_t mask, vuint64m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vredxor_vs">25.8. vredxor.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vredxor.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-277cbff5b0b30633f244ab2471717711.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredxor_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vredxor_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] =  xor( vs1[0] , vs2[*] )</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_widening_integer_reduction_instructions">26. Vector Widening Integer Reduction Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint8m1_t __riscv_vredxor_vs_i8mf8_i8m1 (vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8mf4_i8m1 (vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8mf2_i8m1 (vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m1_i8m1 (vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m2_i8m1 (vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m4_i8m1 (vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m8_i8m1 (vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16mf4_i16m1 (vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16mf2_i16m1 (vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m1_i16m1 (vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m2_i16m1 (vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m4_i16m1 (vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m8_i16m1 (vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32mf2_i32m1 (vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m1_i32m1 (vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m2_i32m1 (vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m4_i32m1 (vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m8_i32m1 (vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m1_i64m1 (vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m2_i64m1 (vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m4_i64m1 (vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m8_i64m1 (vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8mf8_u8m1 (vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8mf4_u8m1 (vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8mf2_u8m1 (vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m1_u8m1 (vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m2_u8m1 (vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m4_u8m1 (vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m8_u8m1 (vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16mf4_u16m1 (vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16mf2_u16m1 (vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m1_u16m1 (vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m2_u16m1 (vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m4_u16m1 (vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m8_u16m1 (vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32mf2_u32m1 (vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m1_u32m1 (vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m2_u32m1 (vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m4_u32m1 (vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m8_u32m1 (vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m1_u64m1 (vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m2_u64m1 (vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m4_u64m1 (vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m8_u64m1 (vuint64m8_t vector, vuint64m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8mf8_i8m1_m (vbool64_t mask, vint8mf8_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8mf4_i8m1_m (vbool32_t mask, vint8mf4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8mf2_i8m1_m (vbool16_t mask, vint8mf2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m1_i8m1_m (vbool8_t mask, vint8m1_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m2_i8m1_m (vbool4_t mask, vint8m2_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m4_i8m1_m (vbool2_t mask, vint8m4_t vector, vint8m1_t scalar, size_t vl);
vint8m1_t __riscv_vredxor_vs_i8m8_i8m1_m (vbool1_t mask, vint8m8_t vector, vint8m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16mf4_i16m1_m (vbool64_t mask, vint16mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16mf2_i16m1_m (vbool32_t mask, vint16mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m1_i16m1_m (vbool16_t mask, vint16m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m2_i16m1_m (vbool8_t mask, vint16m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m4_i16m1_m (vbool4_t mask, vint16m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vredxor_vs_i16m8_i16m1_m (vbool2_t mask, vint16m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32mf2_i32m1_m (vbool64_t mask, vint32mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m1_i32m1_m (vbool32_t mask, vint32m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m2_i32m1_m (vbool16_t mask, vint32m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m4_i32m1_m (vbool8_t mask, vint32m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vredxor_vs_i32m8_i32m1_m (vbool4_t mask, vint32m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m1_i64m1_m (vbool64_t mask, vint64m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m2_i64m1_m (vbool32_t mask, vint64m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m4_i64m1_m (vbool16_t mask, vint64m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vredxor_vs_i64m8_i64m1_m (vbool8_t mask, vint64m8_t vector, vint64m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8mf8_u8m1_m (vbool64_t mask, vuint8mf8_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8mf4_u8m1_m (vbool32_t mask, vuint8mf4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8mf2_u8m1_m (vbool16_t mask, vuint8mf2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m1_u8m1_m (vbool8_t mask, vuint8m1_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m2_u8m1_m (vbool4_t mask, vuint8m2_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m4_u8m1_m (vbool2_t mask, vuint8m4_t vector, vuint8m1_t scalar, size_t vl);
vuint8m1_t __riscv_vredxor_vs_u8m8_u8m1_m (vbool1_t mask, vuint8m8_t vector, vuint8m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16mf4_u16m1_m (vbool64_t mask, vuint16mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16mf2_u16m1_m (vbool32_t mask, vuint16mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m1_u16m1_m (vbool16_t mask, vuint16m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m2_u16m1_m (vbool8_t mask, vuint16m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m4_u16m1_m (vbool4_t mask, vuint16m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vredxor_vs_u16m8_u16m1_m (vbool2_t mask, vuint16m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32mf2_u32m1_m (vbool64_t mask, vuint32mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m1_u32m1_m (vbool32_t mask, vuint32m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m2_u32m1_m (vbool16_t mask, vuint32m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m4_u32m1_m (vbool8_t mask, vuint32m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vredxor_vs_u32m8_u32m1_m (vbool4_t mask, vuint32m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m1_u64m1_m (vbool64_t mask, vuint64m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m2_u64m1_m (vbool32_t mask, vuint64m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m4_u64m1_m (vbool16_t mask, vuint64m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vredxor_vs_u64m8_u64m1_m (vbool8_t mask, vuint64m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vwredsumu_vs">26.1. vwredsumu.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwredsumu.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2e7540df119bf063336c4f23acbb2d2d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unsigned sum reduction into double-width accumulator</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>2*SEW = 2*SEW + sum(zero-extend(SEW))</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint16m1_t __riscv_vwredsumu_vs_u8mf8_u16m1 (vuint8mf8_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8mf4_u16m1 (vuint8mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8mf2_u16m1 (vuint8mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m1_u16m1 (vuint8m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m2_u16m1 (vuint8m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m4_u16m1 (vuint8m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m8_u16m1 (vuint8m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16mf4_u32m1 (vuint16mf4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16mf2_u32m1 (vuint16mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m1_u32m1 (vuint16m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m2_u32m1 (vuint16m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m4_u32m1 (vuint16m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m8_u32m1 (vuint16m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32mf2_u64m1 (vuint32mf2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m1_u64m1 (vuint32m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m2_u64m1 (vuint32m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m4_u64m1 (vuint32m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m8_u64m1 (vuint32m8_t vector, vuint64m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8mf8_u16m1_m (vbool64_t mask, vuint8mf8_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8mf4_u16m1_m (vbool32_t mask, vuint8mf4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8mf2_u16m1_m (vbool16_t mask, vuint8mf2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m1_u16m1_m (vbool8_t mask, vuint8m1_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m2_u16m1_m (vbool4_t mask, vuint8m2_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m4_u16m1_m (vbool2_t mask, vuint8m4_t vector, vuint16m1_t scalar, size_t vl);
vuint16m1_t __riscv_vwredsumu_vs_u8m8_u16m1_m (vbool1_t mask, vuint8m8_t vector, vuint16m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16mf4_u32m1_m (vbool64_t mask, vuint16mf4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16mf2_u32m1_m (vbool32_t mask, vuint16mf2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m1_u32m1_m (vbool16_t mask, vuint16m1_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m2_u32m1_m (vbool8_t mask, vuint16m2_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m4_u32m1_m (vbool4_t mask, vuint16m4_t vector, vuint32m1_t scalar, size_t vl);
vuint32m1_t __riscv_vwredsumu_vs_u16m8_u32m1_m (vbool2_t mask, vuint16m8_t vector, vuint32m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32mf2_u64m1_m (vbool64_t mask, vuint32mf2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m1_u64m1_m (vbool32_t mask, vuint32m1_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m2_u64m1_m (vbool16_t mask, vuint32m2_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m4_u64m1_m (vbool8_t mask, vuint32m4_t vector, vuint64m1_t scalar, size_t vl);
vuint64m1_t __riscv_vwredsumu_vs_u32m8_u64m1_m (vbool4_t mask, vuint32m8_t vector, vuint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vwredsum_vs">26.2. vwredsum.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vwredsum.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-271c8a6cc29d234e465c95c2a8974a0b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Signed sum reduction into double-width accumulator</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>2*SEW = 2*SEW + sum(sign-extend(SEW))</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_single_width_floating_point_reduction_instructions">27. Vector Single-Width Floating-Point Reduction Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vint16m1_t __riscv_vwredsum_vs_i8mf8_i16m1 (vint8mf8_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8mf4_i16m1 (vint8mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8mf2_i16m1 (vint8mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m1_i16m1 (vint8m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m2_i16m1 (vint8m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m4_i16m1 (vint8m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m8_i16m1 (vint8m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16mf4_i32m1 (vint16mf4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16mf2_i32m1 (vint16mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m1_i32m1 (vint16m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m2_i32m1 (vint16m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m4_i32m1 (vint16m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m8_i32m1 (vint16m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32mf2_i64m1 (vint32mf2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m1_i64m1 (vint32m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m2_i64m1 (vint32m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m4_i64m1 (vint32m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m8_i64m1 (vint32m8_t vector, vint64m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8mf8_i16m1_m (vbool64_t mask, vint8mf8_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8mf4_i16m1_m (vbool32_t mask, vint8mf4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8mf2_i16m1_m (vbool16_t mask, vint8mf2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m1_i16m1_m (vbool8_t mask, vint8m1_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m2_i16m1_m (vbool4_t mask, vint8m2_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m4_i16m1_m (vbool2_t mask, vint8m4_t vector, vint16m1_t scalar, size_t vl);
vint16m1_t __riscv_vwredsum_vs_i8m8_i16m1_m (vbool1_t mask, vint8m8_t vector, vint16m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16mf4_i32m1_m (vbool64_t mask, vint16mf4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16mf2_i32m1_m (vbool32_t mask, vint16mf2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m1_i32m1_m (vbool16_t mask, vint16m1_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m2_i32m1_m (vbool8_t mask, vint16m2_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m4_i32m1_m (vbool4_t mask, vint16m4_t vector, vint32m1_t scalar, size_t vl);
vint32m1_t __riscv_vwredsum_vs_i16m8_i32m1_m (vbool2_t mask, vint16m8_t vector, vint32m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32mf2_i64m1_m (vbool64_t mask, vint32mf2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m1_i64m1_m (vbool32_t mask, vint32m1_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m2_i64m1_m (vbool16_t mask, vint32m2_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m4_i64m1_m (vbool8_t mask, vint32m4_t vector, vint64m1_t scalar, size_t vl);
vint64m1_t __riscv_vwredsum_vs_i32m8_i64m1_m (vbool4_t mask, vint32m8_t vector, vint64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vfredosum_vs">27.1. vfredosum.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfredosum.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1085e535d36caf550c22a2cd2000b263.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredosum_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredosum_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>Ordered sum</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16m1_t __riscv_vfredosum_vs_f16mf4_f16m1 (vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf2_f16m1 (vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m1_f16m1 (vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m2_f16m1 (vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m4_f16m1 (vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m8_f16m1 (vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32mf2_f32m1 (vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m1_f32m1 (vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m2_f32m1 (vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m4_f32m1 (vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m8_f32m1 (vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m1_f64m1 (vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m2_f64m1 (vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m4_f64m1 (vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m8_f64m1 (vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf4_f16m1_m (vbool64_t mask, vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf2_f16m1_m (vbool32_t mask, vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m1_f16m1_m (vbool16_t mask, vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m2_f16m1_m (vbool8_t mask, vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m4_f16m1_m (vbool4_t mask, vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m8_f16m1_m (vbool2_t mask, vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32mf2_f32m1_m (vbool64_t mask, vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m1_f32m1_m (vbool32_t mask, vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m2_f32m1_m (vbool16_t mask, vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m4_f32m1_m (vbool8_t mask, vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m8_f32m1_m (vbool4_t mask, vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m1_f64m1_m (vbool64_t mask, vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m2_f64m1_m (vbool32_t mask, vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m4_f64m1_m (vbool16_t mask, vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m8_f64m1_m (vbool8_t mask, vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf4_f16m1_rm (vfloat16mf4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf2_f16m1_rm (vfloat16mf2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m1_f16m1_rm (vfloat16m1_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m2_f16m1_rm (vfloat16m2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m4_f16m1_rm (vfloat16m4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m8_f16m1_rm (vfloat16m8_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32mf2_f32m1_rm (vfloat32mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m1_f32m1_rm (vfloat32m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m2_f32m1_rm (vfloat32m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m4_f32m1_rm (vfloat32m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m8_f32m1_rm (vfloat32m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m1_f64m1_rm (vfloat64m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m2_f64m1_rm (vfloat64m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m4_f64m1_rm (vfloat64m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m8_f64m1_rm (vfloat64m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf4_f16m1_rm_m (vbool64_t mask, vfloat16mf4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16mf2_f16m1_rm_m (vbool32_t mask, vfloat16mf2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m1_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m2_f16m1_rm_m (vbool8_t mask, vfloat16m2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m4_f16m1_rm_m (vbool4_t mask, vfloat16m4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredosum_vs_f16m8_f16m1_rm_m (vbool2_t mask, vfloat16m8_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32mf2_f32m1_rm_m (vbool64_t mask, vfloat32mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m1_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m2_f32m1_rm_m (vbool16_t mask, vfloat32m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m4_f32m1_rm_m (vbool8_t mask, vfloat32m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredosum_vs_f32m8_f32m1_rm_m (vbool4_t mask, vfloat32m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m1_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m2_f64m1_rm_m (vbool32_t mask, vfloat64m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m4_f64m1_rm_m (vbool16_t mask, vfloat64m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredosum_vs_f64m8_f64m1_rm_m (vbool8_t mask, vfloat64m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfredusum_vs">27.2. vfredusum.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfredusum.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-234ab50e93f00ccd07137684607742be.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredusum_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredusum_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unordered sum</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16m1_t __riscv_vfredusum_vs_f16mf4_f16m1 (vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf2_f16m1 (vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m1_f16m1 (vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m2_f16m1 (vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m4_f16m1 (vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m8_f16m1 (vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32mf2_f32m1 (vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m1_f32m1 (vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m2_f32m1 (vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m4_f32m1 (vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m8_f32m1 (vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m1_f64m1 (vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m2_f64m1 (vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m4_f64m1 (vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m8_f64m1 (vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf4_f16m1_m (vbool64_t mask, vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf2_f16m1_m (vbool32_t mask, vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m1_f16m1_m (vbool16_t mask, vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m2_f16m1_m (vbool8_t mask, vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m4_f16m1_m (vbool4_t mask, vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m8_f16m1_m (vbool2_t mask, vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32mf2_f32m1_m (vbool64_t mask, vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m1_f32m1_m (vbool32_t mask, vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m2_f32m1_m (vbool16_t mask, vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m4_f32m1_m (vbool8_t mask, vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m8_f32m1_m (vbool4_t mask, vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m1_f64m1_m (vbool64_t mask, vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m2_f64m1_m (vbool32_t mask, vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m4_f64m1_m (vbool16_t mask, vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m8_f64m1_m (vbool8_t mask, vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf4_f16m1_rm (vfloat16mf4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf2_f16m1_rm (vfloat16mf2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m1_f16m1_rm (vfloat16m1_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m2_f16m1_rm (vfloat16m2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m4_f16m1_rm (vfloat16m4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m8_f16m1_rm (vfloat16m8_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32mf2_f32m1_rm (vfloat32mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m1_f32m1_rm (vfloat32m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m2_f32m1_rm (vfloat32m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m4_f32m1_rm (vfloat32m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m8_f32m1_rm (vfloat32m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m1_f64m1_rm (vfloat64m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m2_f64m1_rm (vfloat64m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m4_f64m1_rm (vfloat64m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m8_f64m1_rm (vfloat64m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf4_f16m1_rm_m (vbool64_t mask, vfloat16mf4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16mf2_f16m1_rm_m (vbool32_t mask, vfloat16mf2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m1_f16m1_rm_m (vbool16_t mask, vfloat16m1_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m2_f16m1_rm_m (vbool8_t mask, vfloat16m2_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m4_f16m1_rm_m (vbool4_t mask, vfloat16m4_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfredusum_vs_f16m8_f16m1_rm_m (vbool2_t mask, vfloat16m8_t vector, vfloat16m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32mf2_f32m1_rm_m (vbool64_t mask, vfloat32mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m1_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m2_f32m1_rm_m (vbool16_t mask, vfloat32m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m4_f32m1_rm_m (vbool8_t mask, vfloat32m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfredusum_vs_f32m8_f32m1_rm_m (vbool4_t mask, vfloat32m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m1_f64m1_rm_m (vbool64_t mask, vfloat64m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m2_f64m1_rm_m (vbool32_t mask, vfloat64m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m4_f64m1_rm_m (vbool16_t mask, vfloat64m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfredusum_vs_f64m8_f64m1_rm_m (vbool8_t mask, vfloat64m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfredmax_vs">27.3. vfredmax.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfredmax.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6ec05de2ff242a6feac9bd95a92409f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredmax_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredmax_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>Maximum value</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16m1_t __riscv_vfredmax_vs_f16mf4_f16m1 (vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16mf2_f16m1 (vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m1_f16m1 (vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m2_f16m1 (vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m4_f16m1 (vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m8_f16m1 (vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32mf2_f32m1 (vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m1_f32m1 (vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m2_f32m1 (vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m4_f32m1 (vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m8_f32m1 (vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m1_f64m1 (vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m2_f64m1 (vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m4_f64m1 (vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m8_f64m1 (vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16mf4_f16m1_m (vbool64_t mask, vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16mf2_f16m1_m (vbool32_t mask, vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m1_f16m1_m (vbool16_t mask, vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m2_f16m1_m (vbool8_t mask, vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m4_f16m1_m (vbool4_t mask, vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmax_vs_f16m8_f16m1_m (vbool2_t mask, vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32mf2_f32m1_m (vbool64_t mask, vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m1_f32m1_m (vbool32_t mask, vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m2_f32m1_m (vbool16_t mask, vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m4_f32m1_m (vbool8_t mask, vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmax_vs_f32m8_f32m1_m (vbool4_t mask, vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m1_f64m1_m (vbool64_t mask, vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m2_f64m1_m (vbool32_t mask, vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m4_f64m1_m (vbool16_t mask, vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmax_vs_f64m8_f64m1_m (vbool8_t mask, vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfredmin_vs">27.4. vfredmin.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfredmin.vs  vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f2d2c52d35be56e38a90712e5c46d120.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredmin_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfredmin_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>Minimum value</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_widening_floating_point_reduction_instructions">28. Vector Widening Floating-Point Reduction Instructions</h2>
<div class="sectionbody">
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat16m1_t __riscv_vfredmin_vs_f16mf4_f16m1 (vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16mf2_f16m1 (vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m1_f16m1 (vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m2_f16m1 (vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m4_f16m1 (vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m8_f16m1 (vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32mf2_f32m1 (vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m1_f32m1 (vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m2_f32m1 (vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m4_f32m1 (vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m8_f32m1 (vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m1_f64m1 (vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m2_f64m1 (vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m4_f64m1 (vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m8_f64m1 (vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16mf4_f16m1_m (vbool64_t mask, vfloat16mf4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16mf2_f16m1_m (vbool32_t mask, vfloat16mf2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m1_f16m1_m (vbool16_t mask, vfloat16m1_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m2_f16m1_m (vbool8_t mask, vfloat16m2_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m4_f16m1_m (vbool4_t mask, vfloat16m4_t vector, vfloat16m1_t scalar, size_t vl);
vfloat16m1_t __riscv_vfredmin_vs_f16m8_f16m1_m (vbool2_t mask, vfloat16m8_t vector, vfloat16m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32mf2_f32m1_m (vbool64_t mask, vfloat32mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m1_f32m1_m (vbool32_t mask, vfloat32m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m2_f32m1_m (vbool16_t mask, vfloat32m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m4_f32m1_m (vbool8_t mask, vfloat32m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfredmin_vs_f32m8_f32m1_m (vbool4_t mask, vfloat32m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m1_f64m1_m (vbool64_t mask, vfloat64m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m2_f64m1_m (vbool32_t mask, vfloat64m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m4_f64m1_m (vbool16_t mask, vfloat64m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfredmin_vs_f64m8_f64m1_m (vbool8_t mask, vfloat64m8_t vector, vfloat64m1_t scalar, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
<div class="sect2">
<h3 id="_vfwredosum_vs">28.1. vfwredosum.vs</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwredosum.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9ea1db632a43088a2f6507279a053413.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwredosum_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwredosum_vs.h</a></p>
</dd>
<dt class="hdlist1">Description</dt>
<dd>
<p>Ordered sum</p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32m1_t __riscv_vfwredosum_vs_f16mf4_f32m1 (vfloat16mf4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf2_f32m1 (vfloat16mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m1_f32m1 (vfloat16m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m2_f32m1 (vfloat16m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m4_f32m1 (vfloat16m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m8_f32m1 (vfloat16m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32mf2_f64m1 (vfloat32mf2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m1_f64m1 (vfloat32m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m2_f64m1 (vfloat32m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m4_f64m1 (vfloat32m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m8_f64m1 (vfloat32m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf4_f32m1_m (vbool64_t mask, vfloat16mf4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf2_f32m1_m (vbool32_t mask, vfloat16mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m1_f32m1_m (vbool16_t mask, vfloat16m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m2_f32m1_m (vbool8_t mask, vfloat16m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m4_f32m1_m (vbool4_t mask, vfloat16m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m8_f32m1_m (vbool2_t mask, vfloat16m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32mf2_f64m1_m (vbool64_t mask, vfloat32mf2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m1_f64m1_m (vbool32_t mask, vfloat32m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m2_f64m1_m (vbool16_t mask, vfloat32m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m4_f64m1_m (vbool8_t mask, vfloat32m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m8_f64m1_m (vbool4_t mask, vfloat32m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf4_f32m1_rm (vfloat16mf4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf2_f32m1_rm (vfloat16mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m1_f32m1_rm (vfloat16m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m2_f32m1_rm (vfloat16m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m4_f32m1_rm (vfloat16m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m8_f32m1_rm (vfloat16m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32mf2_f64m1_rm (vfloat32mf2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m1_f64m1_rm (vfloat32m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m2_f64m1_rm (vfloat32m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m4_f64m1_rm (vfloat32m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m8_f64m1_rm (vfloat32m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf4_f32m1_rm_m (vbool64_t mask, vfloat16mf4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16mf2_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m1_f32m1_rm_m (vbool16_t mask, vfloat16m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m2_f32m1_rm_m (vbool8_t mask, vfloat16m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m4_f32m1_rm_m (vbool4_t mask, vfloat16m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredosum_vs_f16m8_f32m1_rm_m (vbool2_t mask, vfloat16m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32mf2_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m1_f64m1_rm_m (vbool32_t mask, vfloat32m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m2_f64m1_rm_m (vbool16_t mask, vfloat32m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m4_f64m1_rm_m (vbool8_t mask, vfloat32m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredosum_vs_f32m8_f64m1_rm_m (vbool4_t mask, vfloat32m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfwredusum_vs">28.2. vfwredusum.vs</h3>
<div class="sect3">
<h4 id="_mnemonic">28.2.1. Mnemonic</h4>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfwredusum.vs vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_encoding">28.2.2. Encoding</h4>
<div class="imageblock">
<div class="content">
<img src="images/diag-399e76718de053a32bf414b53225e7ef.svg" alt="Diagram" width="800" height="70">
</div>
</div>
</div>
<div class="sect3">
<h4 id="_spike_implementation">28.2.3. Spike Implementation</h4>
<div class="paragraph">
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwredusum_vs.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfwredusum_vs.h</a></p>
</div>
</div>
<div class="sect3">
<h4 id="_description">28.2.4. Description</h4>
<div class="paragraph">
<p>Unordered sum</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vfloat32m1_t __riscv_vfwredusum_vs_f16mf4_f32m1 (vfloat16mf4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf2_f32m1 (vfloat16mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m1_f32m1 (vfloat16m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m2_f32m1 (vfloat16m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m4_f32m1 (vfloat16m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m8_f32m1 (vfloat16m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32mf2_f64m1 (vfloat32mf2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m1_f64m1 (vfloat32m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m2_f64m1 (vfloat32m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m4_f64m1 (vfloat32m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m8_f64m1 (vfloat32m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf4_f32m1_m (vbool64_t mask, vfloat16mf4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf2_f32m1_m (vbool32_t mask, vfloat16mf2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m1_f32m1_m (vbool16_t mask, vfloat16m1_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m2_f32m1_m (vbool8_t mask, vfloat16m2_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m4_f32m1_m (vbool4_t mask, vfloat16m4_t vector, vfloat32m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m8_f32m1_m (vbool2_t mask, vfloat16m8_t vector, vfloat32m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32mf2_f64m1_m (vbool64_t mask, vfloat32mf2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m1_f64m1_m (vbool32_t mask, vfloat32m1_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m2_f64m1_m (vbool16_t mask, vfloat32m2_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m4_f64m1_m (vbool8_t mask, vfloat32m4_t vector, vfloat64m1_t scalar, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m8_f64m1_m (vbool4_t mask, vfloat32m8_t vector, vfloat64m1_t scalar, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf4_f32m1_rm (vfloat16mf4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf2_f32m1_rm (vfloat16mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m1_f32m1_rm (vfloat16m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m2_f32m1_rm (vfloat16m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m4_f32m1_rm (vfloat16m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m8_f32m1_rm (vfloat16m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32mf2_f64m1_rm (vfloat32mf2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m1_f64m1_rm (vfloat32m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m2_f64m1_rm (vfloat32m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m4_f64m1_rm (vfloat32m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m8_f64m1_rm (vfloat32m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf4_f32m1_rm_m (vbool64_t mask, vfloat16mf4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16mf2_f32m1_rm_m (vbool32_t mask, vfloat16mf2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m1_f32m1_rm_m (vbool16_t mask, vfloat16m1_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m2_f32m1_rm_m (vbool8_t mask, vfloat16m2_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m4_f32m1_rm_m (vbool4_t mask, vfloat16m4_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat32m1_t __riscv_vfwredusum_vs_f16m8_f32m1_rm_m (vbool2_t mask, vfloat16m8_t vector, vfloat32m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32mf2_f64m1_rm_m (vbool64_t mask, vfloat32mf2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m1_f64m1_rm_m (vbool32_t mask, vfloat32m1_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m2_f64m1_rm_m (vbool16_t mask, vfloat32m2_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m4_f64m1_rm_m (vbool8_t mask, vfloat32m4_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);
vfloat64m1_t __riscv_vfwredusum_vs_f32m8_f64m1_rm_m (vbool4_t mask, vfloat32m8_t vector, vfloat64m1_t scalar, unsigned int frm, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_mask_instructions">29. Vector Mask Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vector_mask_register_logical_instructions">29.1. Vector Mask-Register Logical Instructions</h3>

</div>
<div class="sect2">
<h3 id="_vmand_mm">29.2. vmand.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmand.mm vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-8631c53e1be8e24642f581128e6c1ea9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] =   vs2.mask[i] &amp;&amp;  vs1.mask[i]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmand_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmand_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmand_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmand_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmand_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmand_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmand_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmand_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmand_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmnand_mm">29.3. vmnand.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmnand.mm vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-717f1670bf2d24e0e647de2c0951e8ef.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] = !(vs2.mask[i] &amp;&amp;  vs1.mask[i])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmnand_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmnand_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmnand_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmnand_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmnand_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmnand_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmnand_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmnand_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmnand_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmandn_mm">29.4. vmandn.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmandn.mm vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e77c3572a9a4790f7fe455b892e25480.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] =   vs2.mask[i] &amp;&amp; !vs1.mask[i]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmandn_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmandn_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmandn_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmandn_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmandn_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmandn_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmandn_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmandn_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmandn_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmxor_mm">29.5. vmxor.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmxor.mm  vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-099f0e2447ab19264b737cd6a21c6417.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] =   vs2.mask[i] ^^  vs1.mask[i]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmxor_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmxor_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmxor_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmxor_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmxor_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmxor_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmxor_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmxor_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmxor_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmor_mm">29.6. vmor.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmor.mm  vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-52ee803937282bcc1d071c0f957b228c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] =   vs2.mask[i] ||  vs1.mask[i]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmor_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmor_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmor_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmor_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmor_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmor_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmor_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmor_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmor_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmnor_mm">29.7. vmnor.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmnor.mm  vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-708df5f6062333c62ba3be0d57973f0f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] = !(vs2.mask[i] ||  vs1.mask[i])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmnor_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmnor_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmnor_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmnor_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmnor_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmnor_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmnor_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmnor_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmnor_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmorn_mm">29.8. vmorn.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmorn.mm  vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2e188eefaaf4e08f9604ef7212075e94.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] =   vs2.mask[i] || !vs1.mask[i]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmorn_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmorn_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmorn_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmorn_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmorn_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmorn_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmorn_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmorn_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmorn_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmxnor_mm">29.9. vmxnor.mm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmxnor.mm vd, vs2, vs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-555ba10fa18623cabbebec773c5e736b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vd.mask[i] = !(vs2.mask[i] ^^  vs1.mask[i])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmxnor_mm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmxnor_mm.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmxnor_mm_b1 (vbool1_t op1, vbool1_t op2, size_t vl);
vbool2_t __riscv_vmxnor_mm_b2 (vbool2_t op1, vbool2_t op2, size_t vl);
vbool4_t __riscv_vmxnor_mm_b4 (vbool4_t op1, vbool4_t op2, size_t vl);
vbool8_t __riscv_vmxnor_mm_b8 (vbool8_t op1, vbool8_t op2, size_t vl);
vbool16_t __riscv_vmxnor_mm_b16 (vbool16_t op1, vbool16_t op2, size_t vl);
vbool32_t __riscv_vmxnor_mm_b32 (vbool32_t op1, vbool32_t op2, size_t vl);
vbool64_t __riscv_vmxnor_mm_b64 (vbool64_t op1, vbool64_t op2, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vcpop_m">29.10. vcpop.m</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vcpop.m rd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ecaba113f273e6393ada454df1dbbf15.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector count population in mask</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vcpop_m.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vcpop_m.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">unsigned long __riscv_vcpop_m_b1 (vbool1_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b2 (vbool2_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b4 (vbool4_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b8 (vbool8_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b16 (vbool16_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b32 (vbool32_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b64 (vbool64_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b1_m (vbool1_t mask, vbool1_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b2_m (vbool2_t mask, vbool2_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b4_m (vbool4_t mask, vbool4_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b8_m (vbool8_t mask, vbool8_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b16_m (vbool16_t mask, vbool16_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b32_m (vbool32_t mask, vbool32_t op1, size_t vl);
unsigned long __riscv_vcpop_m_b64_m (vbool64_t mask, vbool64_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vfirst_m">29.11. vfirst.m</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfirst.m rd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-85f78ff4b3a165367c533d13e96416a7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>find-first-set mask bit</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfirst_m.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfirst_m.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">long __riscv_vfirst_m_b1 (vbool1_t op1, size_t vl);
long __riscv_vfirst_m_b2 (vbool2_t op1, size_t vl);
long __riscv_vfirst_m_b4 (vbool4_t op1, size_t vl);
long __riscv_vfirst_m_b8 (vbool8_t op1, size_t vl);
long __riscv_vfirst_m_b16 (vbool16_t op1, size_t vl);
long __riscv_vfirst_m_b32 (vbool32_t op1, size_t vl);
long __riscv_vfirst_m_b64 (vbool64_t op1, size_t vl);
long __riscv_vfirst_m_b1_m (vbool1_t mask, vbool1_t op1, size_t vl);
long __riscv_vfirst_m_b2_m (vbool2_t mask, vbool2_t op1, size_t vl);
long __riscv_vfirst_m_b4_m (vbool4_t mask, vbool4_t op1, size_t vl);
long __riscv_vfirst_m_b8_m (vbool8_t mask, vbool8_t op1, size_t vl);
long __riscv_vfirst_m_b16_m (vbool16_t mask, vbool16_t op1, size_t vl);
long __riscv_vfirst_m_b32_m (vbool32_t mask, vbool32_t op1, size_t vl);
long __riscv_vfirst_m_b64_m (vbool64_t mask, vbool64_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsbf_m">29.12. vmsbf.m</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsbf.m vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ea65905545da8f23133448f820dfa5c2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>set-before-first mask bit</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbf_m.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsbf_m.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmsbf_m_b1 (vbool1_t op1, size_t vl);
vbool2_t __riscv_vmsbf_m_b2 (vbool2_t op1, size_t vl);
vbool4_t __riscv_vmsbf_m_b4 (vbool4_t op1, size_t vl);
vbool8_t __riscv_vmsbf_m_b8 (vbool8_t op1, size_t vl);
vbool16_t __riscv_vmsbf_m_b16 (vbool16_t op1, size_t vl);
vbool32_t __riscv_vmsbf_m_b32 (vbool32_t op1, size_t vl);
vbool64_t __riscv_vmsbf_m_b64 (vbool64_t op1, size_t vl);
vbool1_t __riscv_vmsbf_m_b1_m (vbool1_t mask, vbool1_t op1, size_t vl);
vbool2_t __riscv_vmsbf_m_b2_m (vbool2_t mask, vbool2_t op1, size_t vl);
vbool4_t __riscv_vmsbf_m_b4_m (vbool4_t mask, vbool4_t op1, size_t vl);
vbool8_t __riscv_vmsbf_m_b8_m (vbool8_t mask, vbool8_t op1, size_t vl);
vbool16_t __riscv_vmsbf_m_b16_m (vbool16_t mask, vbool16_t op1, size_t vl);
vbool32_t __riscv_vmsbf_m_b32_m (vbool32_t mask, vbool32_t op1, size_t vl);
vbool64_t __riscv_vmsbf_m_b64_m (vbool64_t mask, vbool64_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsif_m">29.13. vmsif.m</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsif.m vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-3b689486c8d132bbc5c2ff47f51d7293.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>set-including-first mask bit</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsif_m.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsif_m.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmsif_m_b1 (vbool1_t op1, size_t vl);
vbool2_t __riscv_vmsif_m_b2 (vbool2_t op1, size_t vl);
vbool4_t __riscv_vmsif_m_b4 (vbool4_t op1, size_t vl);
vbool8_t __riscv_vmsif_m_b8 (vbool8_t op1, size_t vl);
vbool16_t __riscv_vmsif_m_b16 (vbool16_t op1, size_t vl);
vbool32_t __riscv_vmsif_m_b32 (vbool32_t op1, size_t vl);
vbool64_t __riscv_vmsif_m_b64 (vbool64_t op1, size_t vl);
vbool1_t __riscv_vmsif_m_b1_m (vbool1_t mask, vbool1_t op1, size_t vl);
vbool2_t __riscv_vmsif_m_b2_m (vbool2_t mask, vbool2_t op1, size_t vl);
vbool4_t __riscv_vmsif_m_b4_m (vbool4_t mask, vbool4_t op1, size_t vl);
vbool8_t __riscv_vmsif_m_b8_m (vbool8_t mask, vbool8_t op1, size_t vl);
vbool16_t __riscv_vmsif_m_b16_m (vbool16_t mask, vbool16_t op1, size_t vl);
vbool32_t __riscv_vmsif_m_b32_m (vbool32_t mask, vbool32_t op1, size_t vl);
vbool64_t __riscv_vmsif_m_b64_m (vbool64_t mask, vbool64_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vmsof_m">29.14. vmsof.m</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmsof.m vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-c4324c73e127f11aec5d21fd8c2d2d84.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>set-only-first mask bit</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsof_m.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmsof_m.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vbool1_t __riscv_vmsof_m_b1 (vbool1_t op1, size_t vl);
vbool2_t __riscv_vmsof_m_b2 (vbool2_t op1, size_t vl);
vbool4_t __riscv_vmsof_m_b4 (vbool4_t op1, size_t vl);
vbool8_t __riscv_vmsof_m_b8 (vbool8_t op1, size_t vl);
vbool16_t __riscv_vmsof_m_b16 (vbool16_t op1, size_t vl);
vbool32_t __riscv_vmsof_m_b32 (vbool32_t op1, size_t vl);
vbool64_t __riscv_vmsof_m_b64 (vbool64_t op1, size_t vl);
vbool1_t __riscv_vmsof_m_b1_m (vbool1_t mask, vbool1_t op1, size_t vl);
vbool2_t __riscv_vmsof_m_b2_m (vbool2_t mask, vbool2_t op1, size_t vl);
vbool4_t __riscv_vmsof_m_b4_m (vbool4_t mask, vbool4_t op1, size_t vl);
vbool8_t __riscv_vmsof_m_b8_m (vbool8_t mask, vbool8_t op1, size_t vl);
vbool16_t __riscv_vmsof_m_b16_m (vbool16_t mask, vbool16_t op1, size_t vl);
vbool32_t __riscv_vmsof_m_b32_m (vbool32_t mask, vbool32_t op1, size_t vl);
vbool64_t __riscv_vmsof_m_b64_m (vbool64_t mask, vbool64_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_viota_m">29.15. viota.m</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>viota.m vd, vs2, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-1acaaa0d58e7a287f1e479a4f1b95ff1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Desciption</dt>
<dd>
<p>Vector Iota Instruction</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/viota_m.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/viota_m.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_viota_m_u8mf8 (vbool64_t op1, size_t vl);
vuint8mf4_t __riscv_viota_m_u8mf4 (vbool32_t op1, size_t vl);
vuint8mf2_t __riscv_viota_m_u8mf2 (vbool16_t op1, size_t vl);
vuint8m1_t __riscv_viota_m_u8m1 (vbool8_t op1, size_t vl);
vuint8m2_t __riscv_viota_m_u8m2 (vbool4_t op1, size_t vl);
vuint8m4_t __riscv_viota_m_u8m4 (vbool2_t op1, size_t vl);
vuint8m8_t __riscv_viota_m_u8m8 (vbool1_t op1, size_t vl);
vuint16mf4_t __riscv_viota_m_u16mf4 (vbool64_t op1, size_t vl);
vuint16mf2_t __riscv_viota_m_u16mf2 (vbool32_t op1, size_t vl);
vuint16m1_t __riscv_viota_m_u16m1 (vbool16_t op1, size_t vl);
vuint16m2_t __riscv_viota_m_u16m2 (vbool8_t op1, size_t vl);
vuint16m4_t __riscv_viota_m_u16m4 (vbool4_t op1, size_t vl);
vuint16m8_t __riscv_viota_m_u16m8 (vbool2_t op1, size_t vl);
vuint32mf2_t __riscv_viota_m_u32mf2 (vbool64_t op1, size_t vl);
vuint32m1_t __riscv_viota_m_u32m1 (vbool32_t op1, size_t vl);
vuint32m2_t __riscv_viota_m_u32m2 (vbool16_t op1, size_t vl);
vuint32m4_t __riscv_viota_m_u32m4 (vbool8_t op1, size_t vl);
vuint32m8_t __riscv_viota_m_u32m8 (vbool4_t op1, size_t vl);
vuint64m1_t __riscv_viota_m_u64m1 (vbool64_t op1, size_t vl);
vuint64m2_t __riscv_viota_m_u64m2 (vbool32_t op1, size_t vl);
vuint64m4_t __riscv_viota_m_u64m4 (vbool16_t op1, size_t vl);
vuint64m8_t __riscv_viota_m_u64m8 (vbool8_t op1, size_t vl);
vuint8mf8_t __riscv_viota_m_u8mf8_m (vbool64_t mask, vbool64_t op1, size_t vl);
vuint8mf4_t __riscv_viota_m_u8mf4_m (vbool32_t mask, vbool32_t op1, size_t vl);
vuint8mf2_t __riscv_viota_m_u8mf2_m (vbool16_t mask, vbool16_t op1, size_t vl);
vuint8m1_t __riscv_viota_m_u8m1_m (vbool8_t mask, vbool8_t op1, size_t vl);
vuint8m2_t __riscv_viota_m_u8m2_m (vbool4_t mask, vbool4_t op1, size_t vl);
vuint8m4_t __riscv_viota_m_u8m4_m (vbool2_t mask, vbool2_t op1, size_t vl);
vuint8m8_t __riscv_viota_m_u8m8_m (vbool1_t mask, vbool1_t op1, size_t vl);
vuint16mf4_t __riscv_viota_m_u16mf4_m (vbool64_t mask, vbool64_t op1, size_t vl);
vuint16mf2_t __riscv_viota_m_u16mf2_m (vbool32_t mask, vbool32_t op1, size_t vl);
vuint16m1_t __riscv_viota_m_u16m1_m (vbool16_t mask, vbool16_t op1, size_t vl);
vuint16m2_t __riscv_viota_m_u16m2_m (vbool8_t mask, vbool8_t op1, size_t vl);
vuint16m4_t __riscv_viota_m_u16m4_m (vbool4_t mask, vbool4_t op1, size_t vl);
vuint16m8_t __riscv_viota_m_u16m8_m (vbool2_t mask, vbool2_t op1, size_t vl);
vuint32mf2_t __riscv_viota_m_u32mf2_m (vbool64_t mask, vbool64_t op1, size_t vl);
vuint32m1_t __riscv_viota_m_u32m1_m (vbool32_t mask, vbool32_t op1, size_t vl);
vuint32m2_t __riscv_viota_m_u32m2_m (vbool16_t mask, vbool16_t op1, size_t vl);
vuint32m4_t __riscv_viota_m_u32m4_m (vbool8_t mask, vbool8_t op1, size_t vl);
vuint32m8_t __riscv_viota_m_u32m8_m (vbool4_t mask, vbool4_t op1, size_t vl);
vuint64m1_t __riscv_viota_m_u64m1_m (vbool64_t mask, vbool64_t op1, size_t vl);
vuint64m2_t __riscv_viota_m_u64m2_m (vbool32_t mask, vbool32_t op1, size_t vl);
vuint64m4_t __riscv_viota_m_u64m4_m (vbool16_t mask, vbool16_t op1, size_t vl);
vuint64m8_t __riscv_viota_m_u64m8_m (vbool8_t mask, vbool8_t op1, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
<div class="sect2">
<h3 id="_vid_v">29.16. vid.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vid.v vd, vm  # Write element ID to destination.</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-fee7bb5b3975de18768e1571382df99a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Vector Element Index</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vid_v.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vid_v.h</a></p>
</dd>
<dt class="hdlist1">Intrinsic Functions</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="c">vuint8mf8_t __riscv_vid_v_u8mf8 (size_t vl);
vuint8mf4_t __riscv_vid_v_u8mf4 (size_t vl);
vuint8mf2_t __riscv_vid_v_u8mf2 (size_t vl);
vuint8m1_t __riscv_vid_v_u8m1 (size_t vl);
vuint8m2_t __riscv_vid_v_u8m2 (size_t vl);
vuint8m4_t __riscv_vid_v_u8m4 (size_t vl);
vuint8m8_t __riscv_vid_v_u8m8 (size_t vl);
vuint16mf4_t __riscv_vid_v_u16mf4 (size_t vl);
vuint16mf2_t __riscv_vid_v_u16mf2 (size_t vl);
vuint16m1_t __riscv_vid_v_u16m1 (size_t vl);
vuint16m2_t __riscv_vid_v_u16m2 (size_t vl);
vuint16m4_t __riscv_vid_v_u16m4 (size_t vl);
vuint16m8_t __riscv_vid_v_u16m8 (size_t vl);
vuint32mf2_t __riscv_vid_v_u32mf2 (size_t vl);
vuint32m1_t __riscv_vid_v_u32m1 (size_t vl);
vuint32m2_t __riscv_vid_v_u32m2 (size_t vl);
vuint32m4_t __riscv_vid_v_u32m4 (size_t vl);
vuint32m8_t __riscv_vid_v_u32m8 (size_t vl);
vuint64m1_t __riscv_vid_v_u64m1 (size_t vl);
vuint64m2_t __riscv_vid_v_u64m2 (size_t vl);
vuint64m4_t __riscv_vid_v_u64m4 (size_t vl);
vuint64m8_t __riscv_vid_v_u64m8 (size_t vl);
vuint8mf8_t __riscv_vid_v_u8mf8_m (vbool64_t mask, size_t vl);
vuint8mf4_t __riscv_vid_v_u8mf4_m (vbool32_t mask, size_t vl);
vuint8mf2_t __riscv_vid_v_u8mf2_m (vbool16_t mask, size_t vl);
vuint8m1_t __riscv_vid_v_u8m1_m (vbool8_t mask, size_t vl);
vuint8m2_t __riscv_vid_v_u8m2_m (vbool4_t mask, size_t vl);
vuint8m4_t __riscv_vid_v_u8m4_m (vbool2_t mask, size_t vl);
vuint8m8_t __riscv_vid_v_u8m8_m (vbool1_t mask, size_t vl);
vuint16mf4_t __riscv_vid_v_u16mf4_m (vbool64_t mask, size_t vl);
vuint16mf2_t __riscv_vid_v_u16mf2_m (vbool32_t mask, size_t vl);
vuint16m1_t __riscv_vid_v_u16m1_m (vbool16_t mask, size_t vl);
vuint16m2_t __riscv_vid_v_u16m2_m (vbool8_t mask, size_t vl);
vuint16m4_t __riscv_vid_v_u16m4_m (vbool4_t mask, size_t vl);
vuint16m8_t __riscv_vid_v_u16m8_m (vbool2_t mask, size_t vl);
vuint32mf2_t __riscv_vid_v_u32mf2_m (vbool64_t mask, size_t vl);
vuint32m1_t __riscv_vid_v_u32m1_m (vbool32_t mask, size_t vl);
vuint32m2_t __riscv_vid_v_u32m2_m (vbool16_t mask, size_t vl);
vuint32m4_t __riscv_vid_v_u32m4_m (vbool8_t mask, size_t vl);
vuint32m8_t __riscv_vid_v_u32m8_m (vbool4_t mask, size_t vl);
vuint64m1_t __riscv_vid_v_u64m1_m (vbool64_t mask, size_t vl);
vuint64m2_t __riscv_vid_v_u64m2_m (vbool32_t mask, size_t vl);
vuint64m4_t __riscv_vid_v_u64m4_m (vbool16_t mask, size_t vl);
vuint64m8_t __riscv_vid_v_u64m8_m (vbool8_t mask, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_permutation_instructions">30. Vector Permutation Instructions</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_integer_scalar_move_instructions">31. Integer Scalar Move Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vmv_x_s">31.1. vmv.x.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmv.x.s rd, vs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-952b32e27249f4bf2bc825ef1db6bd27.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>x[rd] = vs2[0] (vs1=0)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_x_s.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_x_s.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp">int8_t vmv_x_s_i8m1_i8 (vint8m1_t vs2, size_t vl);
int8_t vmv_x_s_i8m2_i8 (vint8m2_t vs2, size_t vl);
int8_t vmv_x_s_i8m4_i8 (vint8m4_t vs2, size_t vl);
int8_t vmv_x_s_i8m8_i8 (vint8m8_t vs2, size_t vl);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vmv_s_x">31.2. vmv.s.x</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmv.s.x vd, rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-9892f9a0bf7bd978a97d3c2529bc3784.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] = x[rs1] (vs2=0)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_s_x.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv_s_x.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<details>
<summary class="title">Details</summary>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp">vint8mf8_t __riscv_vmv_s_x_i8mf8 (int8_t src, size_t vl);
vint8mf4_t __riscv_vmv_s_x_i8mf4 (int8_t src, size_t vl);
vint8mf2_t __riscv_vmv_s_x_i8mf2 (int8_t src, size_t vl);
vint8m1_t __riscv_vmv_s_x_i8m1 (int8_t src, size_t vl);
vint8m2_t __riscv_vmv_s_x_i8m2 (int8_t src, size_t vl);
vint8m4_t __riscv_vmv_s_x_i8m4 (int8_t src, size_t vl);
vint8m8_t __riscv_vmv_s_x_i8m8 (int8_t src, size_t vl);
vint16mf4_t __riscv_vmv_s_x_i16mf4 (int16_t src, size_t vl);
vint16mf2_t __riscv_vmv_s_x_i16mf2 (int16_t src, size_t vl);
vint16m1_t __riscv_vmv_s_x_i16m1 (int16_t src, size_t vl);
vint16m2_t __riscv_vmv_s_x_i16m2 (int16_t src, size_t vl);
vint16m4_t __riscv_vmv_s_x_i16m4 (int16_t src, size_t vl);
vint16m8_t __riscv_vmv_s_x_i16m8 (int16_t src, size_t vl);
vint32mf2_t __riscv_vmv_s_x_i32mf2 (int32_t src, size_t vl);
vint32m1_t __riscv_vmv_s_x_i32m1 (int32_t src, size_t vl);
vint32m2_t __riscv_vmv_s_x_i32m2 (int32_t src, size_t vl);
vint32m4_t __riscv_vmv_s_x_i32m4 (int32_t src, size_t vl);
vint32m8_t __riscv_vmv_s_x_i32m8 (int32_t src, size_t vl);
vint64m1_t __riscv_vmv_s_x_i64m1 (int64_t src, size_t vl);
vint64m2_t __riscv_vmv_s_x_i64m2 (int64_t src, size_t vl);
vint64m4_t __riscv_vmv_s_x_i64m4 (int64_t src, size_t vl);
vint64m8_t __riscv_vmv_s_x_i64m8 (int64_t src, size_t vl);
vuint8mf8_t __riscv_vmv_s_x_u8mf8 (uint8_t src, size_t vl);
vuint8mf4_t __riscv_vmv_s_x_u8mf4 (uint8_t src, size_t vl);
vuint8mf2_t __riscv_vmv_s_x_u8mf2 (uint8_t src, size_t vl);
vuint8m1_t __riscv_vmv_s_x_u8m1 (uint8_t src, size_t vl);
vuint8m2_t __riscv_vmv_s_x_u8m2 (uint8_t src, size_t vl);
vuint8m4_t __riscv_vmv_s_x_u8m4 (uint8_t src, size_t vl);
vuint8m8_t __riscv_vmv_s_x_u8m8 (uint8_t src, size_t vl);
vuint16mf4_t __riscv_vmv_s_x_u16mf4 (uint16_t src, size_t vl);
vuint16mf2_t __riscv_vmv_s_x_u16mf2 (uint16_t src, size_t vl);
vuint16m1_t __riscv_vmv_s_x_u16m1 (uint16_t src, size_t vl);
vuint16m2_t __riscv_vmv_s_x_u16m2 (uint16_t src, size_t vl);
vuint16m4_t __riscv_vmv_s_x_u16m4 (uint16_t src, size_t vl);
vuint16m8_t __riscv_vmv_s_x_u16m8 (uint16_t src, size_t vl);
vuint32mf2_t __riscv_vmv_s_x_u32mf2 (uint32_t src, size_t vl);
vuint32m1_t __riscv_vmv_s_x_u32m1 (uint32_t src, size_t vl);
vuint32m2_t __riscv_vmv_s_x_u32m2 (uint32_t src, size_t vl);
vuint32m4_t __riscv_vmv_s_x_u32m4 (uint32_t src, size_t vl);
vuint32m8_t __riscv_vmv_s_x_u32m8 (uint32_t src, size_t vl);
vuint64m1_t __riscv_vmv_s_x_u64m1 (uint64_t src, size_t vl);
vuint64m2_t __riscv_vmv_s_x_u64m2 (uint64_t src, size_t vl);
vuint64m4_t __riscv_vmv_s_x_u64m4 (uint64_t src, size_t vl);
vuint64m8_t __riscv_vmv_s_x_u64m8 (uint64_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</details>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_floating_point_scalar_move_instructions">32. Floating-Point Scalar Move Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vfmv_f_s">32.1. vfmv.f.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmv.f.s rd, vs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-68c29cea19d92b6de203e0d8635284fd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>f[rd] = vs2[0] (rs1=0)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmv_f_s.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmv_f_s.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp">float16_t __riscv_vfmv_f_s_f16mf4_f16 (vfloat16mf4_t src);
float16_t __riscv_vfmv_f_s_f16mf2_f16 (vfloat16mf2_t src);
float16_t __riscv_vfmv_f_s_f16m1_f16 (vfloat16m1_t src);
float16_t __riscv_vfmv_f_s_f16m2_f16 (vfloat16m2_t src);
float16_t __riscv_vfmv_f_s_f16m4_f16 (vfloat16m4_t src);
float16_t __riscv_vfmv_f_s_f16m8_f16 (vfloat16m8_t src);
float32_t __riscv_vfmv_f_s_f32mf2_f32 (vfloat32mf2_t src);
float32_t __riscv_vfmv_f_s_f32m1_f32 (vfloat32m1_t src);
float32_t __riscv_vfmv_f_s_f32m2_f32 (vfloat32m2_t src);
float32_t __riscv_vfmv_f_s_f32m4_f32 (vfloat32m4_t src);
float32_t __riscv_vfmv_f_s_f32m8_f32 (vfloat32m8_t src);
float64_t __riscv_vfmv_f_s_f64m1_f64 (vfloat64m1_t src);
float64_t __riscv_vfmv_f_s_f64m2_f64 (vfloat64m2_t src);
float64_t __riscv_vfmv_f_s_f64m4_f64 (vfloat64m4_t src);
float64_t __riscv_vfmv_f_s_f64m8_f64 (vfloat64m8_t src);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vfmv_s_f">32.2. vfmv.s.f</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfmv.s.f vd, rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4082440d8ca83adf286f717b38154341.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0] = f[rs1] (vs2=0)</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmv_s_f.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfmv_s_f.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp">vfloat16mf4_t __riscv_vfmv_s_f_f16mf4 (float16_t src, size_t vl);
vfloat16mf2_t __riscv_vfmv_s_f_f16mf2 (float16_t src, size_t vl);
vfloat16m1_t __riscv_vfmv_s_f_f16m1 (float16_t src, size_t vl);
vfloat16m2_t __riscv_vfmv_s_f_f16m2 (float16_t src, size_t vl);
vfloat16m4_t __riscv_vfmv_s_f_f16m4 (float16_t src, size_t vl);
vfloat16m8_t __riscv_vfmv_s_f_f16m8 (float16_t src, size_t vl);
vfloat32mf2_t __riscv_vfmv_s_f_f32mf2 (float32_t src, size_t vl);
vfloat32m1_t __riscv_vfmv_s_f_f32m1 (float32_t src, size_t vl);
vfloat32m2_t __riscv_vfmv_s_f_f32m2 (float32_t src, size_t vl);
vfloat32m4_t __riscv_vfmv_s_f_f32m4 (float32_t src, size_t vl);
vfloat32m8_t __riscv_vfmv_s_f_f32m8 (float32_t src, size_t vl);
vfloat64m1_t __riscv_vfmv_s_f_f64m1 (float64_t src, size_t vl);
vfloat64m2_t __riscv_vfmv_s_f_f64m2 (float64_t src, size_t vl);
vfloat64m4_t __riscv_vfmv_s_f_f64m4 (float64_t src, size_t vl);
vfloat64m8_t __riscv_vfmv_s_f_f64m8 (float64_t src, size_t vl);</code></pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_slide_instructions">33. Vector Slide Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vslideup_vx">33.1. vslideup.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vslideup.vx     vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-328aba45a5fe7a70e0d3d6337a8a036e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i+x[rs1]] = vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslideup_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslideup_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vslideup_vi">33.2. vslideup.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vslideup.vi     vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-4e0c1a9e58420c4ba85bc44d91e0b2de.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i+uimm] = vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslideup_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslideup_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vslidedown_vx">33.3. vslidedown.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vslidedown.vx   vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-03353e0d2c1bf7e941674f16d9b13553.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = vs2[i+x[rs1]]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslidedown_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslidedown_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vslidedown_vi">33.4. vslidedown.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vslidedown.vi   vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-7b58880d51f5c392614fc1f0a4301b05.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = vs2[i+uimm]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslidedown_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslidedown_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vslide1up_vx">33.5. vslide1up.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vslide1up.vx    vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-6f318b13904447abb0dfdcdef4f2cdf2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0]=x[rs1], vd[i+1] = vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslide1up_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslide1up_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vfslide1up_vf">33.6. vfslide1up.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfslide1up.vf   vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-af262056455035cec11610cf0307ccd3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[0]=f[rs1], vd[i+1] = vs2[i]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfslide1up_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfslide1up_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vslide1down_vx">33.7. vslide1down.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vslide1down.vx  vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ca31cd8feb2e1d28531e488e93093516.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = vs2[i+1], vd[vl-1]=x[rs1]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslide1down_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vslide1down_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vfslide1down_vf">33.8. vfslide1down.vf</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vfslide1down.vf vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-2ba41926237331216dc1bd42c6d2d804.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = vs2[i+1], vd[vl-1]=f[rs1]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfslide1down_vf.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vfslide1down_vf.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_register_gather_instructions">34. Vector Register Gather Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vrgather_vv">34.1. vrgather.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrgather.vv     vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-ad2189b7c420aa96ebca8d7fba7381c2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = (vs1[i] &gt;= VLMAX) ? 0 : vs2[vs1[i]];</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgather_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgather_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vrgatherei16_vv">34.2. vrgatherei16.vv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrgatherei16.vv vd, vs2, vs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-b6aaf095754223d843ac4d6d90e358cb.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = (vs1[i] &gt;= VLMAX) ? 0 : vs2[vs1[i]];</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgatherei16_vv.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgatherei16_vv.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vrgather_vx">34.3. vrgather.vx</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrgather.vx     vd, vs2, rs1, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-11cf7c285462254d7fd351a0fbc47575.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] = (x[rs1] &gt;= VLMAX) ? 0 : vs2[x[rs1]]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgather_vx.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgather_vx.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vrgather_vi">34.4. vrgather.vi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vrgather.vi     vd, vs2, uimm, vm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-cb372cf19ce4a960803852ea2d392980.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>vd[i] =  (uimm &gt;= VLMAX)  ? 0 : vs2[uimm]</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgather_vi.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vrgather_vi.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_compress_instruction">35. Vector Compress Instruction</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vcompress_vm">35.1. vcompress.vm</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vcompress.vm vd, vs2, vs1  #</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-f97308fd7e63e0ee7745b3896b1504f9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compress into vd elements of vs2 where vs1 is enabled</p>
</dd>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vcompress_vm.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vcompress_vm.h</a></p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_whole_vector_register_move">36. Whole Vector Register Move</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_vmvnrr_v">36.1. vmv&lt;nr&gt;r.v</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>vmv1r.v vd, vs2
vmv2r.v vd, vs2
vmv4r.v vd, vs2
vmv8r.v vd, vs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-e226279a24e4fff22a058a02575628ad.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dt class="hdlist1">Spike Implementation</dt>
<dd>
<p><a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv1r.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv1r.h</a>
<a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv2r.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv2r.h</a>
<a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv4r.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv4r.h</a>
<a href="https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv8r.h" class="bare">https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/vmv8r.h</a></p>
</dd>
<dt class="hdlist1">Intrinsics</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code data-lang="cpp"></code></pre>
</div>
</div>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Last updated 2023-08-22 08:37:48 +0900
</div>
</div>
</body>
</html>