Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Dec  4 15:16:21 2025
| Host         : Karim running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file nexys4ddr_timing.rpt
| Design       : nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (91)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (91)
--------------------------------
 There are 90 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.632        0.000                      0                41163        0.024        0.000                      0                41163        0.264        0.000                       0                 14948  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 6.667}        13.333          75.000          
  main_crg_clkout1  {0.000 3.333}        6.667           150.000         
  main_crg_clkout2  {1.667 5.000}        6.667           150.000         
  main_crg_clkout3  {0.000 2.500}        5.000           200.000         
  main_crg_clkout4  {0.000 10.000}       20.000          50.000          
  main_crg_clkout5  {0.000 12.500}       25.000          40.000          
  mmcm_fb           {0.000 5.000}        10.000          100.000         
eth_clocks_ref_clk  {0.000 10.000}       20.000          50.000          
eth_rx_clk          {0.000 10.000}       20.000          50.000          
eth_tx_clk          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    6.958        0.000                      0                    7        0.245        0.000                      0                    7        3.000        0.000                       0                    10  
  main_crg_clkout0        1.145        0.000                      0                39060        0.024        0.000                      0                39060        5.417        0.000                       0                 14261  
  main_crg_clkout1                                                                                                                                                    4.511        0.000                       0                    75  
  main_crg_clkout2                                                                                                                                                    4.511        0.000                       0                     4  
  main_crg_clkout3        1.246        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  main_crg_clkout4                                                                                                                                                   17.845        0.000                       0                     2  
  main_crg_clkout5        1.231        0.000                      0                  134        0.122        0.000                      0                  134       12.000        0.000                       0                   271  
  mmcm_fb                                                                                                                                                             8.751        0.000                       0                     2  
eth_rx_clk                0.632        0.000                      0                  451        0.224        0.000                      0                  451        8.750        0.000                       0                   163  
eth_tx_clk                1.233        0.000                      0                  341        0.040        0.000                      0                  341        9.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         2.487        0.000                      0                 1156        0.297        0.000                      0                 1156  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.518ns (25.318%)  route 1.528ns (74.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    8.599ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.909     8.599    main_crg_clkin
    SLICE_X60Y99         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.518     9.117 r  FDCE/Q
                         net (fo=1, routed)           1.528    10.644    reset0
    SLICE_X61Y66         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.591    17.705    
                         clock uncertainty           -0.035    17.670    
    SLICE_X61Y66         FDCE (Setup_fdce_C_D)       -0.067    17.603    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.603    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    7.808ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.118     7.808    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.518     8.326 r  FDCE_6/Q
                         net (fo=1, routed)           0.610     8.936    reset6
    SLICE_X60Y66         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.694    17.808    
                         clock uncertainty           -0.035    17.773    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)       -0.028    17.745    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    7.808ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.118     7.808    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     8.264 r  FDCE_1/Q
                         net (fo=1, routed)           0.613     8.877    reset1
    SLICE_X61Y66         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.694    17.808    
                         clock uncertainty           -0.035    17.773    
    SLICE_X61Y66         FDCE (Setup_fdce_C_D)       -0.081    17.692    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    7.808ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.118     7.808    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     8.264 r  FDCE_2/Q
                         net (fo=1, routed)           0.605     8.869    reset2
    SLICE_X61Y66         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.694    17.808    
                         clock uncertainty           -0.035    17.773    
    SLICE_X61Y66         FDCE (Setup_fdce_C_D)       -0.061    17.712    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.712    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    7.808ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.118     7.808    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.518     8.326 r  FDCE_4/Q
                         net (fo=1, routed)           0.520     8.846    reset4
    SLICE_X60Y66         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.694    17.808    
                         clock uncertainty           -0.035    17.773    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)       -0.045    17.728    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    7.808ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.118     7.808    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     8.264 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     8.832    reset3
    SLICE_X60Y66         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.672    17.786    
                         clock uncertainty           -0.035    17.751    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)       -0.031    17.720    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.720    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 17.113 - 10.000 ) 
    Source Clock Delay      (SCD):    7.808ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           2.118     7.808    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.518     8.326 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     8.845    reset5
    SLICE_X60Y66         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    15.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    15.325 r  clk100_inst/O
                         net (fo=9, routed)           1.788    17.113    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.694    17.808    
                         clock uncertainty           -0.035    17.773    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)       -0.028    17.745    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.836     2.492    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     2.633 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.810    reset3
    SLICE_X60Y66         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.672     2.505    
    SLICE_X60Y66         FDCE (Hold_fdce_C_D)         0.059     2.564    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.836     2.492    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.164     2.656 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.826    reset5
    SLICE_X60Y66         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.685     2.492    
    SLICE_X60Y66         FDCE (Hold_fdce_C_D)         0.063     2.555    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.836     2.492    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     2.633 r  FDCE_2/Q
                         net (fo=1, routed)           0.201     2.834    reset2
    SLICE_X61Y66         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.685     2.492    
    SLICE_X61Y66         FDCE (Hold_fdce_C_D)         0.070     2.562    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.836     2.492    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     2.633 r  FDCE_1/Q
                         net (fo=1, routed)           0.201     2.834    reset1
    SLICE_X61Y66         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.685     2.492    
    SLICE_X61Y66         FDCE (Hold_fdce_C_D)         0.066     2.558    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.836     2.492    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.164     2.656 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     2.826    reset4
    SLICE_X60Y66         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.685     2.492    
    SLICE_X60Y66         FDCE (Hold_fdce_C_D)         0.052     2.544    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.836     2.492    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.164     2.656 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     2.857    reset6
    SLICE_X60Y66         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X60Y66         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.685     2.492    
    SLICE_X60Y66         FDCE (Hold_fdce_C_D)         0.063     2.555    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.707%)  route 0.628ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           1.116     2.772    main_crg_clkin
    SLICE_X60Y99         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164     2.936 r  FDCE/Q
                         net (fo=1, routed)           0.628     3.564    reset0
    SLICE_X61Y66         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.982     3.177    main_crg_clkin
    SLICE_X61Y66         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.641     2.536    
    SLICE_X61Y66         FDCE (Hold_fdce_C_D)         0.070     2.606    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.958    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X60Y99     FDCE/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X61Y66     FDCE_1/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X61Y66     FDCE_2/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X61Y66     FDCE_3/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X60Y66     FDCE_4/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X60Y66     FDCE_5/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X60Y66     FDCE_6/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X60Y66     FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     FDCE/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_2/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_3/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X61Y66     FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_18_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.815ns  (logic 2.513ns (21.269%)  route 9.302ns (78.731%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.315ns = ( 23.648 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.209    19.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_wishbonedmawriter_enable_storage_reg
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.358    20.314 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_13/O
                         net (fo=14, routed)          0.810    21.124    soclinux_block2mem_fifo_sink_valid
    SLICE_X58Y121        LUT5 (Prop_lut5_I0_O)        0.326    21.450 r  storage_18_reg_i_10/O
                         net (fo=1, routed)           1.420    22.870    soclinux_block2mem_fifo_wrport_dat_w[2]
    RAMB18_X1Y38         RAMB18E1                                     r  storage_18_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.552    23.648    sys_clk
    RAMB18_X1Y38         RAMB18E1                                     r  storage_18_reg/CLKARDCLK
                         clock pessimism              0.678    24.326    
                         clock uncertainty           -0.070    24.256    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    24.015    storage_18_reg
  -------------------------------------------------------------------
                         required time                         24.015    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_18_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 2.513ns (21.411%)  route 9.224ns (78.589%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.315ns = ( 23.648 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.209    19.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_wishbonedmawriter_enable_storage_reg
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.358    20.314 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_13/O
                         net (fo=14, routed)          0.786    21.100    soclinux_block2mem_fifo_sink_valid
    SLICE_X59Y121        LUT5 (Prop_lut5_I0_O)        0.326    21.426 r  storage_18_reg_i_11/O
                         net (fo=1, routed)           1.365    22.791    soclinux_block2mem_fifo_wrport_dat_w[1]
    RAMB18_X1Y38         RAMB18E1                                     r  storage_18_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.552    23.648    sys_clk
    RAMB18_X1Y38         RAMB18E1                                     r  storage_18_reg/CLKARDCLK
                         clock pessimism              0.678    24.326    
                         clock uncertainty           -0.070    24.256    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    24.015    storage_18_reg
  -------------------------------------------------------------------
                         required time                         24.015    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_block2mem_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 3.382ns (28.217%)  route 8.604ns (71.783%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.263ns = ( 23.596 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.209    19.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_wishbonedmawriter_enable_storage_reg
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.358    20.314 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_13/O
                         net (fo=14, routed)          1.531    21.845    soclinux_block2mem_fifo_sink_valid
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.326    22.171 r  soclinux_block2mem_fifo_level0[4]_i_6/O
                         net (fo=1, routed)           0.000    22.171    soclinux_block2mem_fifo_level0[4]_i_6_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.703 r  soclinux_block2mem_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.703    soclinux_block2mem_fifo_level0_reg[4]_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.817 r  soclinux_block2mem_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.817    soclinux_block2mem_fifo_level0_reg[8]_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.040 r  soclinux_block2mem_fifo_level0_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    23.040    soclinux_block2mem_fifo_level0_reg[9]_i_2_n_7
    SLICE_X48Y104        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.500    23.596    sys_clk
    SLICE_X48Y104        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[9]/C
                         clock pessimism              0.685    24.281    
                         clock uncertainty           -0.070    24.211    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.062    24.273    soclinux_block2mem_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                         24.273    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_block2mem_fifo_level0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.983ns  (logic 3.379ns (28.199%)  route 8.604ns (71.801%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.263ns = ( 23.596 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.209    19.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_wishbonedmawriter_enable_storage_reg
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.358    20.314 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_13/O
                         net (fo=14, routed)          1.531    21.845    soclinux_block2mem_fifo_sink_valid
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.326    22.171 r  soclinux_block2mem_fifo_level0[4]_i_6/O
                         net (fo=1, routed)           0.000    22.171    soclinux_block2mem_fifo_level0[4]_i_6_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.703 r  soclinux_block2mem_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.703    soclinux_block2mem_fifo_level0_reg[4]_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.037 r  soclinux_block2mem_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.037    soclinux_block2mem_fifo_level0_reg[8]_i_1_n_6
    SLICE_X48Y103        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.500    23.596    sys_clk
    SLICE_X48Y103        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[6]/C
                         clock pessimism              0.685    24.281    
                         clock uncertainty           -0.070    24.211    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)        0.062    24.273    soclinux_block2mem_fifo_level0_reg[6]
  -------------------------------------------------------------------
                         required time                         24.273    
                         arrival time                         -23.038    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.353ns
    Source Clock Delay      (SCD):    11.152ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.711    11.152    sys_clk
    SLICE_X79Y66         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y66         FDPE (Prop_fdpe_C_Q)         0.456    11.608 r  FDPE/Q
                         net (fo=1, routed)           0.190    11.798    impl_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X79Y66         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803     7.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100     7.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340     8.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.749 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    10.672    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.763 r  BUFG/O
                         net (fo=14259, routed)       1.590    12.353    sys_clk
    SLICE_X79Y66         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.799    13.152    
                         clock uncertainty           -0.070    13.082    
    SLICE_X79Y66         FDPE (Setup_fdpe_C_D)       -0.047    13.035    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_block2mem_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.962ns  (logic 3.358ns (28.073%)  route 8.604ns (71.927%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.263ns = ( 23.596 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.209    19.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_wishbonedmawriter_enable_storage_reg
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.358    20.314 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_13/O
                         net (fo=14, routed)          1.531    21.845    soclinux_block2mem_fifo_sink_valid
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.326    22.171 r  soclinux_block2mem_fifo_level0[4]_i_6/O
                         net (fo=1, routed)           0.000    22.171    soclinux_block2mem_fifo_level0[4]_i_6_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.703 r  soclinux_block2mem_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.703    soclinux_block2mem_fifo_level0_reg[4]_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.016 r  soclinux_block2mem_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.016    soclinux_block2mem_fifo_level0_reg[8]_i_1_n_4
    SLICE_X48Y103        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.500    23.596    sys_clk
    SLICE_X48Y103        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[8]/C
                         clock pessimism              0.685    24.281    
                         clock uncertainty           -0.070    24.211    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)        0.062    24.273    soclinux_block2mem_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                         24.273    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_clocker_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 2.608ns (22.020%)  route 9.236ns (77.980%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.355ns = ( 23.688 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.012    19.759    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1_n_118
    SLICE_X62Y119        LUT6 (Prop_lut6_I1_O)        0.332    20.091 f  soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_2/O
                         net (fo=2, routed)           0.464    20.555    soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_2_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.120    20.675 r  soclinux_datar_count[9]_i_3/O
                         net (fo=3, routed)           1.175    21.850    soclinux_datar_count[9]_i_3_n_0
    SLICE_X82Y120        LUT6 (Prop_lut6_I0_O)        0.327    22.177 r  soclinux_clocker_count[8]_i_1/O
                         net (fo=9, routed)           0.721    22.899    p_91_in
    SLICE_X89Y116        FDRE                                         r  soclinux_clocker_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.592    23.688    sys_clk
    SLICE_X89Y116        FDRE                                         r  soclinux_clocker_count_reg[3]/C
                         clock pessimism              0.756    24.444    
                         clock uncertainty           -0.070    24.374    
    SLICE_X89Y116        FDRE (Setup_fdre_C_CE)      -0.205    24.169    soclinux_clocker_count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.169    
                         arrival time                         -22.899    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_clocker_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.866ns  (logic 2.608ns (21.979%)  route 9.258ns (78.021%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.355ns = ( 23.688 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.012    19.759    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1_n_118
    SLICE_X62Y119        LUT6 (Prop_lut6_I1_O)        0.332    20.091 f  soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_2/O
                         net (fo=2, routed)           0.464    20.555    soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_2_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.120    20.675 r  soclinux_datar_count[9]_i_3/O
                         net (fo=3, routed)           1.175    21.850    soclinux_datar_count[9]_i_3_n_0
    SLICE_X82Y120        LUT6 (Prop_lut6_I0_O)        0.327    22.177 r  soclinux_clocker_count[8]_i_1/O
                         net (fo=9, routed)           0.743    22.921    p_91_in
    SLICE_X88Y116        FDRE                                         r  soclinux_clocker_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.592    23.688    sys_clk
    SLICE_X88Y116        FDRE                                         r  soclinux_clocker_count_reg[5]/C
                         clock pessimism              0.756    24.444    
                         clock uncertainty           -0.070    24.374    
    SLICE_X88Y116        FDRE (Setup_fdre_C_CE)      -0.169    24.205    soclinux_clocker_count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -22.921    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_block2mem_fifo_level0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 3.284ns (27.625%)  route 8.604ns (72.375%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.263ns = ( 23.596 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.209    19.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_wishbonedmawriter_enable_storage_reg
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.358    20.314 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_13/O
                         net (fo=14, routed)          1.531    21.845    soclinux_block2mem_fifo_sink_valid
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.326    22.171 r  soclinux_block2mem_fifo_level0[4]_i_6/O
                         net (fo=1, routed)           0.000    22.171    soclinux_block2mem_fifo_level0[4]_i_6_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.703 r  soclinux_block2mem_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.703    soclinux_block2mem_fifo_level0_reg[4]_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.942 r  soclinux_block2mem_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.942    soclinux_block2mem_fifo_level0_reg[8]_i_1_n_5
    SLICE_X48Y103        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.500    23.596    sys_clk
    SLICE_X48Y103        FDRE                                         r  soclinux_block2mem_fifo_level0_reg[7]/C
                         clock pessimism              0.685    24.281    
                         clock uncertainty           -0.070    24.211    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)        0.062    24.273    soclinux_block2mem_fifo_level0_reg[7]
  -------------------------------------------------------------------
                         required time                         24.273    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 soclinux_core_block_length_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            soclinux_clocker_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.819ns  (logic 2.608ns (22.065%)  route 9.211ns (77.934%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.357ns = ( 23.690 - 13.333 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.614    11.055    sys_clk
    SLICE_X59Y110        FDRE                                         r  soclinux_core_block_length_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456    11.511 f  soclinux_core_block_length_storage_reg[4]/Q
                         net (fo=9, routed)           1.345    12.856    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21_1[4]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_data_count[31]_i_13/O
                         net (fo=6, routed)           0.869    13.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_core_block_length_storage_reg[4]
    SLICE_X59Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.973 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46/O
                         net (fo=2, routed)           0.632    14.605    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_46_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31/O
                         net (fo=1, routed)           0.656    15.385    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_31_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    15.778 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_21/CO[0]
                         net (fo=5, routed)           0.952    16.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[9][0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.367    17.097 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29/O
                         net (fo=1, routed)           0.427    17.525    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_29_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.649 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_20/O
                         net (fo=3, routed)           0.981    18.630    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_datar_count_reg[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.117    18.747 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/storage_18_reg_i_22/O
                         net (fo=6, routed)           1.012    19.759    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1_n_118
    SLICE_X62Y119        LUT6 (Prop_lut6_I1_O)        0.332    20.091 f  soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_2/O
                         net (fo=2, routed)           0.464    20.555    soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_2_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.120    20.675 r  soclinux_datar_count[9]_i_3/O
                         net (fo=3, routed)           1.175    21.850    soclinux_datar_count[9]_i_3_n_0
    SLICE_X82Y120        LUT6 (Prop_lut6_I0_O)        0.327    22.177 r  soclinux_clocker_count[8]_i_1/O
                         net (fo=9, routed)           0.697    22.874    p_91_in
    SLICE_X88Y114        FDRE                                         r  soclinux_clocker_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.594    23.690    sys_clk
    SLICE_X88Y114        FDRE                                         r  soclinux_clocker_count_reg[0]/C
                         clock pessimism              0.756    24.446    
                         clock uncertainty           -0.070    24.376    
    SLICE_X88Y114        FDRE (Setup_fdre_C_CE)      -0.169    24.207    soclinux_clocker_count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -22.874    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.557     3.672    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/out
    SLICE_X55Y83         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     3.813 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/Q
                         net (fo=13, routed)          0.206     4.019    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/A0
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.825     4.632    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/WCLK
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.947     3.685    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.995    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.557     3.672    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/out
    SLICE_X55Y83         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     3.813 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/Q
                         net (fo=13, routed)          0.206     4.019    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/A0
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.825     4.632    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/WCLK
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.947     3.685    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.995    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.557     3.672    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/out
    SLICE_X55Y83         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     3.813 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/Q
                         net (fo=13, routed)          0.206     4.019    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/A0
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.825     4.632    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/WCLK
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP/CLK
                         clock pessimism             -0.947     3.685    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.995    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.557     3.672    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/out
    SLICE_X55Y83         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     3.813 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/Q
                         net (fo=13, routed)          0.206     4.019    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/A0
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.825     4.632    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/WCLK
    SLICE_X54Y83         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.947     3.685    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.995    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.276%)  route 0.215ns (56.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.565     3.680    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X38Y100        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     3.844 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address_reg[26]/Q
                         net (fo=2, routed)           0.215     4.059    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address[26]
    SLICE_X45Y98         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.837     4.644    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X45Y98         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[26]/C
                         clock pessimism             -0.692     3.952    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.071     4.023    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.660%)  route 0.176ns (54.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    3.679ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.564     3.679    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X50Y98         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.148     3.827 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address_reg[23]/Q
                         net (fo=2, routed)           0.176     4.003    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_rData_fragment_address[23]
    SLICE_X52Y97         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.833     4.640    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X52Y97         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[23]/C
                         clock pessimism             -0.697     3.943    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.019     3.962    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.509%)  route 0.245ns (63.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    3.679ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.564     3.679    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X39Y104        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     3.820 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_reg[47]/Q
                         net (fo=2, routed)           0.245     4.065    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[47]
    SLICE_X41Y99         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.839     4.646    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X41Y99         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_data_reg[47]/C
                         clock pessimism             -0.692     3.954    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.070     4.024    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_data_reg[47]
  -------------------------------------------------------------------
                         required time                         -4.024    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.616%)  route 0.204ns (55.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.571     3.686    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X14Y104        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.164     3.850 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_length_reg[5]/Q
                         net (fo=2, routed)           0.204     4.054    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_length_reg_n_0_[5]
    SLICE_X14Y96         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.844     4.651    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X14Y96         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_reg[5]/C
                         clock pessimism             -0.692     3.959    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.053     4.012    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.012    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_pop_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_sync_popReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.604%)  route 0.221ns (57.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.642ns
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.567     3.682    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/out
    SLICE_X42Y99         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_pop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     3.846 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_pop_reg[3]/Q
                         net (fo=11, routed)          0.221     4.067    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_pop_reg[3]
    SLICE_X43Y100        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_sync_popReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.834     4.642    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/out
    SLICE_X43Y100        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_sync_popReg_reg[3]/C
                         clock pessimism             -0.692     3.950    
    SLICE_X43Y100        FDCE (Hold_fdce_C_D)         0.072     4.022    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_sync_popReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.022    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_mask_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.211%)  route 0.228ns (61.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.569     3.684    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X29Y100        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     3.825 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_reg[1]/Q
                         net (fo=2, routed)           0.228     4.053    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]
    SLICE_X34Y98         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_mask_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.840     4.647    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X34Y98         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_mask_reg[1]/C
                         clock pessimism             -0.692     3.955    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.052     4.007    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rData_fragment_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.007    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y28     mac_sram_writer_slot0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y28     mac_sram_writer_slot0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y29     mac_sram_writer_slot1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y29     mac_sram_writer_slot1_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y10     storage_16_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y11     storage_16_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y11     storage_16_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X3Y14     storage_16_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y13     storage_16_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y9      storage_16_reg_13/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y124    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y3    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y79     ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 1.667 5.000 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y5    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y58     OSERDESE2_23/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y82     OSERDESE2_24/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.349ns
    Source Clock Delay      (SCD):    11.147ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.706    11.147    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.456    11.603 r  FDPE_6/Q
                         net (fo=1, routed)           0.190    11.793    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X79Y70         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803     7.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100     7.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340     8.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    10.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.763 r  BUFG_3/O
                         net (fo=8, routed)           1.586    12.349    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.798    13.147    
                         clock uncertainty           -0.061    13.086    
    SLICE_X79Y70         FDPE (Setup_fdpe_C_D)       -0.047    13.039    FDPE_7
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.842ns (30.126%)  route 1.953ns (69.874%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.349ns = ( 15.349 - 5.000 ) 
    Source Clock Delay      (SCD):    11.149ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.149    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.419    11.568 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           1.144    12.712    main_crg_reset_counter[1]
    SLICE_X81Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.011 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.809    13.820    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.944 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.944    main_crg_ic_reset_i_1_n_0
    SLICE_X81Y72         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.586    15.349    idelay_clk
    SLICE_X81Y72         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.775    16.124    
                         clock uncertainty           -0.061    16.063    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.029    16.092    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.092    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.718ns (29.978%)  route 1.677ns (70.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.149ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.149    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.419    11.568 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           1.144    12.712    main_crg_reset_counter[1]
    SLICE_X81Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.011 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.533    13.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.798    16.149    
                         clock uncertainty           -0.061    16.088    
    SLICE_X81Y71         FDSE (Setup_fdse_C_CE)      -0.205    15.883    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.883    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.718ns (29.978%)  route 1.677ns (70.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.149ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.149    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.419    11.568 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           1.144    12.712    main_crg_reset_counter[1]
    SLICE_X81Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.011 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.533    13.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.798    16.149    
                         clock uncertainty           -0.061    16.088    
    SLICE_X81Y71         FDSE (Setup_fdse_C_CE)      -0.205    15.883    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.883    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.718ns (29.978%)  route 1.677ns (70.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.149ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.149    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.419    11.568 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           1.144    12.712    main_crg_reset_counter[1]
    SLICE_X81Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.011 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.533    13.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.798    16.149    
                         clock uncertainty           -0.061    16.088    
    SLICE_X81Y71         FDSE (Setup_fdse_C_CE)      -0.205    15.883    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.883    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.718ns (29.978%)  route 1.677ns (70.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.149ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.149    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.419    11.568 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           1.144    12.712    main_crg_reset_counter[1]
    SLICE_X81Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.011 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.533    13.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.798    16.149    
                         clock uncertainty           -0.061    16.088    
    SLICE_X81Y71         FDSE (Setup_fdse_C_CE)      -0.205    15.883    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.883    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.065%)  route 0.682ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.147ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.706    11.147    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.566 r  FDPE_7/Q
                         net (fo=5, routed)           0.682    12.248    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.758    16.109    
                         clock uncertainty           -0.061    16.048    
    SLICE_X81Y71         FDSE (Setup_fdse_C_S)       -0.604    15.444    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.065%)  route 0.682ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.147ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.706    11.147    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.566 r  FDPE_7/Q
                         net (fo=5, routed)           0.682    12.248    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.758    16.109    
                         clock uncertainty           -0.061    16.048    
    SLICE_X81Y71         FDSE (Setup_fdse_C_S)       -0.604    15.444    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.065%)  route 0.682ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.147ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.706    11.147    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.566 r  FDPE_7/Q
                         net (fo=5, routed)           0.682    12.248    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.758    16.109    
                         clock uncertainty           -0.061    16.048    
    SLICE_X81Y71         FDSE (Setup_fdse_C_S)       -0.604    15.444    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.065%)  route 0.682ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.351ns = ( 15.351 - 5.000 ) 
    Source Clock Delay      (SCD):    11.147ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_3/O
                         net (fo=8, routed)           1.706    11.147    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.566 r  FDPE_7/Q
                         net (fo=5, routed)           0.682    12.248    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    10.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    10.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    11.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.749 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.672    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.763 r  BUFG_3/O
                         net (fo=8, routed)           1.588    15.351    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.758    16.109    
                         clock uncertainty           -0.061    16.048    
    SLICE_X81Y71         FDSE (Setup_fdse_C_S)       -0.604    15.444    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.704    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.141     3.845 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     3.901    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X79Y70         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.859     4.666    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.962     3.704    
    SLICE_X79Y70         FDPE (Hold_fdpe_C_D)         0.075     3.779    FDPE_7
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.705    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.141     3.846 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.170     4.016    main_crg_reset_counter[0]
    SLICE_X81Y71         LUT4 (Prop_lut4_I1_O)        0.043     4.059 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.059    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.962     3.705    
    SLICE_X81Y71         FDSE (Hold_fdse_C_D)         0.107     3.812    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.705    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.141     3.846 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.170     4.016    main_crg_reset_counter[0]
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.045     4.061 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.061    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.962     3.705    
    SLICE_X81Y71         FDSE (Hold_fdse_C_D)         0.092     3.797    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.705    idelay_clk
    SLICE_X81Y72         FDRE                                         r  main_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.141     3.846 r  main_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.170     4.016    main_crg_ic_reset
    SLICE_X81Y72         LUT3 (Prop_lut3_I1_O)        0.045     4.061 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.061    main_crg_ic_reset_i_1_n_0
    SLICE_X81Y72         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.859     4.666    idelay_clk
    SLICE_X81Y72         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.961     3.705    
    SLICE_X81Y72         FDRE (Hold_fdre_C_D)         0.091     3.796    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.189ns (38.011%)  route 0.308ns (61.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.705    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.141     3.846 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.308     4.154    main_crg_reset_counter[0]
    SLICE_X81Y71         LUT2 (Prop_lut2_I0_O)        0.048     4.202 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.202    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.962     3.705    
    SLICE_X81Y71         FDSE (Hold_fdse_C_D)         0.107     3.812    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.202    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.634%)  route 0.308ns (62.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.705    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDSE (Prop_fdse_C_Q)         0.141     3.846 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.308     4.154    main_crg_reset_counter[0]
    SLICE_X81Y71         LUT1 (Prop_lut1_I0_O)        0.045     4.199 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.199    main_crg_reset_counter0[0]
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.962     3.705    
    SLICE_X81Y71         FDSE (Hold_fdse_C_D)         0.091     3.796    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.267%)  route 0.257ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.704    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.257     4.089    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.926     3.741    
    SLICE_X81Y71         FDSE (Hold_fdse_C_S)        -0.072     3.669    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.267%)  route 0.257ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.704    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.257     4.089    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.926     3.741    
    SLICE_X81Y71         FDSE (Hold_fdse_C_S)        -0.072     3.669    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.267%)  route 0.257ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.704    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.257     4.089    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.926     3.741    
    SLICE_X81Y71         FDSE (Hold_fdse_C_S)        -0.072     3.669    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.267%)  route 0.257ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.704    idelay_clk
    SLICE_X79Y70         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.257     4.089    idelay_rst
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.667    idelay_clk
    SLICE_X81Y71         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.926     3.741    
    SLICE_X81Y71         FDSE (Hold_fdse_C_S)        -0.072     3.669    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X79Y70     FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X79Y70     FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X81Y72     main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X81Y71     main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X81Y71     main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X81Y71     main_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X81Y71     main_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_7/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X81Y72     main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X81Y72     main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X79Y70     FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X81Y72     main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X81Y72     main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X81Y71     main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_4/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout5
  To Clock:  main_crg_clkout5

Setup :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.349ns
    Source Clock Delay      (SCD):    11.148ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.707    11.148    main_crg_clkout_buf5
    SLICE_X79Y69         FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDPE (Prop_fdpe_C_Q)         0.456    11.604 r  FDPE_10/Q
                         net (fo=1, routed)           0.190    11.794    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X79Y69         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803     7.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100     7.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340     8.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083     8.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    10.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.763 r  BUFG_5/O
                         net (fo=269, routed)         1.586    12.349    main_crg_clkout_buf5
    SLICE_X79Y69         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.799    13.148    
                         clock uncertainty           -0.077    13.072    
    SLICE_X79Y69         FDPE (Setup_fdpe_C_D)       -0.047    13.025    FDPE_11
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.049ns (12.659%)  route 7.238ns (87.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.253ns = ( 35.253 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.781    19.337    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.490    35.253    main_crg_clkout_buf5
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[10]/C
                         clock pessimism              0.756    36.009    
                         clock uncertainty           -0.077    35.932    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.653    35.279    main_vtg_source_payload_vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         35.279    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.049ns (12.659%)  route 7.238ns (87.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.253ns = ( 35.253 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.781    19.337    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.490    35.253    main_crg_clkout_buf5
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[11]/C
                         clock pessimism              0.756    36.009    
                         clock uncertainty           -0.077    35.932    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.653    35.279    main_vtg_source_payload_vcount_reg[11]
  -------------------------------------------------------------------
                         required time                         35.279    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.049ns (12.659%)  route 7.238ns (87.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.253ns = ( 35.253 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.781    19.337    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.490    35.253    main_crg_clkout_buf5
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[8]/C
                         clock pessimism              0.756    36.009    
                         clock uncertainty           -0.077    35.932    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.653    35.279    main_vtg_source_payload_vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         35.279    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.049ns (12.659%)  route 7.238ns (87.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.253ns = ( 35.253 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.781    19.337    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.490    35.253    main_crg_clkout_buf5
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[9]/C
                         clock pessimism              0.756    36.009    
                         clock uncertainty           -0.077    35.932    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.653    35.279    main_vtg_source_payload_vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         35.279    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             16.078ns  (required time - arrival time)
  Source:                 main_vtg_hactive_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            storage_17_dat1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 1.092ns (12.769%)  route 7.460ns (87.231%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.348ns = ( 35.348 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X57Y110        FDRE                                         r  main_vtg_hactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.456    11.507 r  main_vtg_hactive_reg/Q
                         net (fo=17, routed)          2.823    14.329    main_vtg_hactive_reg_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I1_O)        0.152    14.481 r  storage_17_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           0.907    15.388    storage_17_reg_0_3_0_5_i_10_n_0
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.332    15.720 r  storage_17_reg_0_3_0_5_i_8/O
                         net (fo=31, routed)          3.044    18.764    storage_17_reg_0_3_12_17/ADDRB1
    SLICE_X76Y69         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    18.916 r  storage_17_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.686    19.603    storage_17_dat10[14]
    SLICE_X78Y71         FDRE                                         r  storage_17_dat1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.585    35.348    main_crg_clkout_buf5
    SLICE_X78Y71         FDRE                                         r  storage_17_dat1_reg[14]/C
                         clock pessimism              0.678    36.026    
                         clock uncertainty           -0.077    35.950    
    SLICE_X78Y71         FDRE (Setup_fdre_C_D)       -0.269    35.681    storage_17_dat1_reg[14]
  -------------------------------------------------------------------
                         required time                         35.681    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 16.078    

Slack (MET) :             16.081ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.049ns (12.874%)  route 7.099ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns = ( 35.254 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.643    19.199    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.491    35.254    main_crg_clkout_buf5
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[4]/C
                         clock pessimism              0.756    36.010    
                         clock uncertainty           -0.077    35.933    
    SLICE_X59Y114        FDRE (Setup_fdre_C_R)       -0.653    35.280    main_vtg_source_payload_vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         35.280    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                 16.081    

Slack (MET) :             16.081ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.049ns (12.874%)  route 7.099ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns = ( 35.254 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.643    19.199    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.491    35.254    main_crg_clkout_buf5
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[5]/C
                         clock pessimism              0.756    36.010    
                         clock uncertainty           -0.077    35.933    
    SLICE_X59Y114        FDRE (Setup_fdre_C_R)       -0.653    35.280    main_vtg_source_payload_vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         35.280    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                 16.081    

Slack (MET) :             16.081ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.049ns (12.874%)  route 7.099ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns = ( 35.254 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.643    19.199    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.491    35.254    main_crg_clkout_buf5
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[6]/C
                         clock pessimism              0.756    36.010    
                         clock uncertainty           -0.077    35.933    
    SLICE_X59Y114        FDRE (Setup_fdre_C_R)       -0.653    35.280    main_vtg_source_payload_vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         35.280    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                 16.081    

Slack (MET) :             16.081ns  (required time - arrival time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (main_crg_clkout5 rise@25.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.049ns (12.874%)  route 7.099ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns = ( 35.254 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG_5/O
                         net (fo=269, routed)         1.610    11.051    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478    11.529 f  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          3.039    14.568    clockdomainsrenamer_state
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.295    14.863 r  main_vtg_source_payload_hcount[0]_i_4/O
                         net (fo=16, routed)          2.453    17.316    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124    17.440 r  main_vtg_source_payload_vcount[0]_i_4/O
                         net (fo=15, routed)          0.965    18.404    main_vtg_source_payload_vcount[0]_i_2_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I3_O)        0.152    18.556 r  main_vtg_source_payload_vcount[0]_i_1/O
                         net (fo=12, routed)          0.643    19.199    main_vtg_source_payload_vcount[0]_i_1_n_0
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100 (IN)
                         net (fo=0)                   0.000    25.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    30.225    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    30.325 r  clk100_inst/O
                         net (fo=9, routed)           1.340    31.666    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083    31.749 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           1.923    33.672    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.763 r  BUFG_5/O
                         net (fo=269, routed)         1.491    35.254    main_crg_clkout_buf5
    SLICE_X59Y114        FDRE                                         r  main_vtg_source_payload_vcount_reg[7]/C
                         clock pessimism              0.756    36.010    
                         clock uncertainty           -0.077    35.933    
    SLICE_X59Y114        FDRE (Setup_fdre_C_R)       -0.653    35.280    main_vtg_source_payload_vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         35.280    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                 16.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.590     3.705    main_crg_clkout_buf5
    SLICE_X79Y69         FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDPE (Prop_fdpe_C_Q)         0.141     3.846 r  FDPE_10/Q
                         net (fo=1, routed)           0.056     3.902    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X79Y69         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.860     4.667    main_crg_clkout_buf5
    SLICE_X79Y69         FDPE                                         r  FDPE_11/C
                         clock pessimism             -0.962     3.705    
    SLICE_X79Y69         FDPE (Hold_fdpe_C_D)         0.075     3.780    FDPE_11
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_vtg_source_payload_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.635ns
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.558     3.673    main_crg_clkout_buf5
    SLICE_X60Y114        FDRE                                         r  main_vtg_source_payload_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.164     3.837 r  main_vtg_source_payload_vsync_reg/Q
                         net (fo=3, routed)           0.127     3.964    main_vtg_source_payload_vsync
    SLICE_X60Y114        LUT6 (Prop_lut6_I5_O)        0.045     4.009 r  main_vtg_source_payload_vsync_i_1/O
                         net (fo=1, routed)           0.000     4.009    main_vtg_source_payload_vsync_i_1_n_0
    SLICE_X60Y114        FDRE                                         r  main_vtg_source_payload_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.827     4.635    main_crg_clkout_buf5
    SLICE_X60Y114        FDRE                                         r  main_vtg_source_payload_vsync_reg/C
                         clock pessimism             -0.962     3.673    
    SLICE_X60Y114        FDRE (Hold_fdre_C_D)         0.121     3.794    main_vtg_source_payload_vsync_reg
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_vtg_hactive_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_hactive_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.049%)  route 0.124ns (39.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.559     3.674    main_crg_clkout_buf5
    SLICE_X57Y110        FDRE                                         r  main_vtg_hactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     3.815 r  main_vtg_hactive_reg/Q
                         net (fo=17, routed)          0.124     3.939    main_vtg_hactive_reg_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I4_O)        0.045     3.984 r  main_vtg_hactive_i_1/O
                         net (fo=1, routed)           0.000     3.984    main_vtg_hactive_i_1_n_0
    SLICE_X57Y110        FDRE                                         r  main_vtg_hactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.829     4.636    main_crg_clkout_buf5
    SLICE_X57Y110        FDRE                                         r  main_vtg_hactive_reg/C
                         clock pessimism             -0.962     3.674    
    SLICE_X57Y110        FDRE (Hold_fdre_C_D)         0.092     3.766    main_vtg_hactive_reg
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clockdomainsrenamer_state_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.631%)  route 0.123ns (33.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.559     3.674    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  clockdomainsrenamer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.148     3.822 r  clockdomainsrenamer_state_reg/Q
                         net (fo=12, routed)          0.123     3.945    clockdomainsrenamer_state
    SLICE_X56Y110        LUT6 (Prop_lut6_I2_O)        0.098     4.043 r  main_vtg_source_payload_hsync_i_1/O
                         net (fo=1, routed)           0.000     4.043    main_vtg_source_payload_hsync_i_1_n_0
    SLICE_X56Y110        FDRE                                         r  main_vtg_source_payload_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.829     4.636    main_crg_clkout_buf5
    SLICE_X56Y110        FDRE                                         r  main_vtg_source_payload_hsync_reg/C
                         clock pessimism             -0.962     3.674    
    SLICE_X56Y110        FDRE (Hold_fdre_C_D)         0.120     3.794    main_vtg_source_payload_hsync_reg
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl19_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vfb_first_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.227ns (63.002%)  route 0.133ns (36.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.948ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.556     3.671    main_crg_clkout_buf5
    SLICE_X67Y71         FDRE                                         r  impl_xilinxmultiregimpl19_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.128     3.799 f  impl_xilinxmultiregimpl19_regs1_reg/Q
                         net (fo=3, routed)           0.133     3.932    impl_xilinxmultiregimpl19_regs1
    SLICE_X67Y73         LUT4 (Prop_lut4_I1_O)        0.099     4.031 r  main_vfb_first_i_1/O
                         net (fo=1, routed)           0.000     4.031    main_vfb_first_i_1_n_0
    SLICE_X67Y73         FDRE                                         r  main_vfb_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.823     4.630    main_crg_clkout_buf5
    SLICE_X67Y73         FDRE                                         r  main_vfb_first_reg/C
                         clock pessimism             -0.948     3.682    
    SLICE_X67Y73         FDRE (Hold_fdre_C_D)         0.091     3.773    main_vfb_first_reg
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 main_vtg_vactive_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_vactive_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.559     3.674    main_crg_clkout_buf5
    SLICE_X58Y112        FDRE                                         r  main_vtg_vactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164     3.838 r  main_vtg_vactive_reg/Q
                         net (fo=17, routed)          0.177     4.015    main_vtg_vactive_reg_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I4_O)        0.045     4.060 r  main_vtg_vactive_i_1/O
                         net (fo=1, routed)           0.000     4.060    main_vtg_vactive_i_1_n_0
    SLICE_X58Y112        FDRE                                         r  main_vtg_vactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.828     4.636    main_crg_clkout_buf5
    SLICE_X58Y112        FDRE                                         r  main_vtg_vactive_reg/C
                         clock pessimism             -0.962     3.674    
    SLICE_X58Y112        FDRE (Hold_fdre_C_D)         0.120     3.794    main_vtg_vactive_reg
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 main_vfb_cdc_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vfb_cdc_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.184ns (49.737%)  route 0.186ns (50.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.556     3.671    main_crg_clkout_buf5
    SLICE_X68Y71         FDRE                                         r  main_vfb_cdc_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.141     3.812 r  main_vfb_cdc_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=5, routed)           0.186     3.998    main_vfb_cdc_cdc_graycounter1_q_binary_reg[0]
    SLICE_X68Y71         LUT4 (Prop_lut4_I1_O)        0.043     4.041 r  main_vfb_cdc_cdc_graycounter1_q[2]_i_1/O
                         net (fo=2, routed)           0.000     4.041    main_vfb_cdc_cdc_graycounter1_q[2]_i_1_n_0
    SLICE_X68Y71         FDRE                                         r  main_vfb_cdc_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.826     4.633    main_crg_clkout_buf5
    SLICE_X68Y71         FDRE                                         r  main_vfb_cdc_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism             -0.962     3.671    
    SLICE_X68Y71         FDRE (Hold_fdre_C_D)         0.100     3.771    main_vfb_cdc_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           4.041    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_vtg_source_payload_hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_hcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.557     3.672    main_crg_clkout_buf5
    SLICE_X55Y112        FDRE                                         r  main_vtg_source_payload_hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141     3.813 r  main_vtg_source_payload_hcount_reg[11]/Q
                         net (fo=6, routed)           0.131     3.944    main_vtg_source_payload_hcount_reg[11]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.052 r  main_vtg_source_payload_hcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.052    main_vtg_source_payload_hcount_reg[8]_i_1_n_4
    SLICE_X55Y112        FDRE                                         r  main_vtg_source_payload_hcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.825     4.633    main_crg_clkout_buf5
    SLICE_X55Y112        FDRE                                         r  main_vtg_source_payload_hcount_reg[11]/C
                         clock pessimism             -0.961     3.672    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.105     3.777    main_vtg_source_payload_hcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           4.052    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 main_vtg_source_payload_vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.634ns
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.558     3.673    main_crg_clkout_buf5
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.141     3.814 r  main_vtg_source_payload_vcount_reg[8]/Q
                         net (fo=6, routed)           0.128     3.942    main_vtg_source_payload_vcount_reg[8]
    SLICE_X59Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.057 r  main_vtg_source_payload_vcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.057    main_vtg_source_payload_vcount_reg[8]_i_1_n_7
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.826     4.634    main_crg_clkout_buf5
    SLICE_X59Y115        FDRE                                         r  main_vtg_source_payload_vcount_reg[8]/C
                         clock pessimism             -0.961     3.673    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.105     3.778    main_vtg_source_payload_vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.778    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 main_vtg_source_payload_hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_vtg_source_payload_hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.584%)  route 0.128ns (33.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG_5/O
                         net (fo=269, routed)         0.557     3.672    main_crg_clkout_buf5
    SLICE_X55Y112        FDRE                                         r  main_vtg_source_payload_hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141     3.813 r  main_vtg_source_payload_hcount_reg[8]/Q
                         net (fo=6, routed)           0.128     3.941    main_vtg_source_payload_hcount_reg[8]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.056 r  main_vtg_source_payload_hcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.056    main_vtg_source_payload_hcount_reg[8]_i_1_n_7
    SLICE_X55Y112        FDRE                                         r  main_vtg_source_payload_hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG_5/O
                         net (fo=269, routed)         0.825     4.633    main_crg_clkout_buf5
    SLICE_X55Y112        FDRE                                         r  main_vtg_source_payload_hcount_reg[8]/C
                         clock pessimism             -0.961     3.672    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.105     3.777    main_vtg_source_payload_hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout5
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_ADV/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    BUFG_5/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y145    ODDR_10/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y141    ODDR_11/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y135    ODDR_12/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y143    ODDR_13/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y146    ODDR_14/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y133    ODDR_15/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y148    ODDR_16/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y142    ODDR_17/C
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X0Y142    ODDR_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT5
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_10/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_10/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_11/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y110    clockdomainsrenamer_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y110    clockdomainsrenamer_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y108    impl_xilinxmultiregimpl10_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y108    impl_xilinxmultiregimpl10_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y108    impl_xilinxmultiregimpl10_regs0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y108    impl_xilinxmultiregimpl10_regs0_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_10/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_11/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y69     FDPE_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y110    clockdomainsrenamer_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y110    clockdomainsrenamer_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y108    impl_xilinxmultiregimpl10_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y108    impl_xilinxmultiregimpl10_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y108    impl_xilinxmultiregimpl10_regs0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y108    impl_xilinxmultiregimpl10_regs0_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 FDPE_14/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_15/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.278ns  (logic 0.518ns (40.528%)  route 0.760ns (59.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         1.102     1.102    eth_rx_clk
    SLICE_X54Y80         FDPE                                         r  FDPE_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDPE (Prop_fdpe_C_Q)         0.518     1.620 r  FDPE_14/Q
                         net (fo=1, routed)           0.760     2.380    impl_xilinxasyncresetsynchronizerimpl7_rst_meta
    SLICE_X54Y80         FDPE                                         r  FDPE_15/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X57Y69         LUT1                         0.000     2.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.973     2.973    eth_rx_clk
    SLICE_X54Y80         FDPE                                         r  FDPE_15/C
                         clock pessimism              0.129     3.102    
                         clock uncertainty           -0.074     3.028    
    SLICE_X54Y80         FDPE (Setup_fdpe_C_D)       -0.016     3.012    FDPE_15
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_rx_cdc_cdc_graycounter0_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 1.761ns (23.518%)  route 5.727ns (76.482%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 20.606 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.152     4.976 r  main_core_rx_cdc_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=11, routed)          0.974     5.950    main_core_rx_converter_converter_source_first1
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.358     6.308 r  main_core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2/O
                         net (fo=2, routed)           0.960     7.267    main_core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2_n_0
    SLICE_X57Y69         LUT3 (Prop_lut3_I0_O)        0.354     7.621 r  main_core_rx_cdc_cdc_graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.628     8.249    main_core_rx_cdc_cdc_graycounter0_q_next_binary[5]
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.606    20.606    eth_rx_clk
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_reg[5]/C
                         clock pessimism              0.000    20.606    
                         clock uncertainty           -0.074    20.532    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)       -0.290    20.242    main_core_rx_cdc_cdc_graycounter0_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 11.993    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_rx_cdc_cdc_graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 1.733ns (23.183%)  route 5.742ns (76.817%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 20.606 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.152     4.976 r  main_core_rx_cdc_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=11, routed)          0.974     5.950    main_core_rx_converter_converter_source_first1
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.358     6.308 r  main_core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2/O
                         net (fo=2, routed)           0.960     7.267    main_core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2_n_0
    SLICE_X57Y69         LUT3 (Prop_lut3_I2_O)        0.326     7.593 r  main_core_rx_cdc_cdc_graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.643     8.236    main_core_rx_cdc_cdc_graycounter0_q_next[4]
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.606    20.606    eth_rx_clk
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                         clock pessimism              0.000    20.606    
                         clock uncertainty           -0.074    20.532    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)       -0.081    20.451    main_core_rx_cdc_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.470ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 1.393ns (18.118%)  route 6.295ns (81.882%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 20.917 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          1.202     8.326    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.124     8.450 r  main_ethphy_liteethphyrmiirx_converter_source_payload_data[1]_i_1/O
                         net (fo=1, routed)           0.000     8.450    main_ethphy_liteethphyrmiirx_converter_source_payload_data[1]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.917    20.917    eth_rx_clk
    SLICE_X54Y75         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.000    20.917    
                         clock uncertainty           -0.074    20.843    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077    20.920    main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                 12.470    

Slack (MET) :             12.557ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 1.393ns (18.657%)  route 6.074ns (81.343%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 20.778 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          0.980     8.104    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.228 r  main_ethphy_liteethphyrmiirx_converter_source_payload_data[0]_i_1/O
                         net (fo=1, routed)           0.000     8.228    main_ethphy_liteethphyrmiirx_converter_source_payload_data[0]_i_1_n_0
    SLICE_X54Y74         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.778    20.778    eth_rx_clk
    SLICE_X54Y74         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.000    20.778    
                         clock uncertainty           -0.074    20.704    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)        0.081    20.785    main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 12.557    

Slack (MET) :             12.582ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 1.393ns (18.723%)  route 6.047ns (81.277%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 20.778 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          0.953     8.077    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.201 r  main_ethphy_liteethphyrmiirx_converter_source_payload_data[6]_i_1/O
                         net (fo=1, routed)           0.000     8.201    main_ethphy_liteethphyrmiirx_converter_source_payload_data[6]_i_1_n_0
    SLICE_X54Y74         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.778    20.778    eth_rx_clk
    SLICE_X54Y74         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.000    20.778    
                         clock uncertainty           -0.074    20.704    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)        0.079    20.783    main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 12.582    

Slack (MET) :             12.654ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 1.393ns (18.556%)  route 6.114ns (81.444%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 20.917 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          1.020     8.144    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.124     8.268 r  main_ethphy_liteethphyrmiirx_converter_source_payload_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.268    main_ethphy_liteethphyrmiirx_converter_source_payload_data[7]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.917    20.917    eth_rx_clk
    SLICE_X54Y75         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.000    20.917    
                         clock uncertainty           -0.074    20.843    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.079    20.922    main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         20.922    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 12.654    

Slack (MET) :             12.874ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 1.393ns (19.116%)  route 5.894ns (80.884%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 20.917 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          0.800     7.924    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.124     8.048 r  main_ethphy_liteethphyrmiirx_converter_source_payload_data[4]_i_1/O
                         net (fo=1, routed)           0.000     8.048    main_ethphy_liteethphyrmiirx_converter_source_payload_data[4]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.917    20.917    eth_rx_clk
    SLICE_X54Y75         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.000    20.917    
                         clock uncertainty           -0.074    20.843    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.079    20.922    main_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         20.922    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                 12.874    

Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 1.393ns (19.074%)  route 5.910ns (80.926%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.957ns = ( 20.957 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          0.816     7.940    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.064 r  main_ethphy_liteethphyrmiirx_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.064    main_ethphy_liteethphyrmiirx_converter_demux[0]_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.957    20.957    eth_rx_clk
    SLICE_X54Y78         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_demux_reg[0]/C
                         clock pessimism              0.000    20.957    
                         clock uncertainty           -0.074    20.883    
    SLICE_X54Y78         FDRE (Setup_fdre_C_D)        0.081    20.964    main_ethphy_liteethphyrmiirx_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl7_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_ethphy_liteethphyrmiirx_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_rx_clk rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 1.393ns (19.144%)  route 5.884ns (80.856%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.957ns = ( 20.957 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.761     0.761    eth_rx_clk
    SLICE_X58Y68         FDRE                                         r  impl_xilinxmultiregimpl7_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     1.239 r  impl_xilinxmultiregimpl7_regs1_reg[5]/Q
                         net (fo=1, routed)           1.146     2.385    impl_xilinxmultiregimpl7_regs1[5]
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.295     2.680 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.860     3.540    storage_12_reg_i_9_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.664 r  storage_12_reg_i_6/O
                         net (fo=11, routed)          1.160     4.824    main_core_rx_converter_source_source_ready
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.948 r  main_core_rx_padding_length[10]_i_2/O
                         net (fo=27, routed)          1.240     6.188    main_core_rx_converter_converter_load_part
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.312 r  main_core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=16, routed)          0.688     7.000    main_core_rx_preamble_source_ready
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.124 r  main_ethphy_liteethphyrmiirx_converter_demux[1]_i_2/O
                         net (fo=12, routed)          0.790     7.914    main_ethphy_liteethphyrmiirx_converter_load_part
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.038 r  main_ethphy_liteethphyrmiirx_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.038    main_ethphy_liteethphyrmiirx_converter_source_last_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     20.000    20.000 r  
    SLICE_X57Y69         LUT1                         0.000    20.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.957    20.957    eth_rx_clk
    SLICE_X54Y78         FDRE                                         r  main_ethphy_liteethphyrmiirx_converter_source_last_reg/C
                         clock pessimism              0.000    20.957    
                         clock uncertainty           -0.074    20.883    
    SLICE_X54Y78         FDRE (Setup_fdre_C_D)        0.079    20.962    main_ethphy_liteethphyrmiirx_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                         20.962    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 12.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_liteethmaccrc32checker_syncfifo_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.430     0.430    eth_rx_clk
    SLICE_X53Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.571 r  main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/Q
                         net (fo=8, routed)           0.142     0.713    main_core_liteethmaccrc32checker_syncfifo_level_reg_n_0_[0]
    SLICE_X52Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.758 r  main_core_liteethmaccrc32checker_syncfifo_level[1]_i_1/O
                         net (fo=1, routed)           0.000     0.758    main_core_liteethmaccrc32checker_syncfifo_level[1]_i_1_n_0
    SLICE_X52Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.479     0.479    eth_rx_clk
    SLICE_X52Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[1]/C
                         clock pessimism             -0.036     0.443    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.091     0.534    main_core_liteethmaccrc32checker_syncfifo_level_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_liteethmaccrc32checker_syncfifo_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.430     0.430    eth_rx_clk
    SLICE_X53Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.571 r  main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/Q
                         net (fo=8, routed)           0.143     0.714    main_core_liteethmaccrc32checker_syncfifo_level_reg_n_0_[0]
    SLICE_X52Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.759 r  main_core_liteethmaccrc32checker_syncfifo_level[2]_i_1/O
                         net (fo=1, routed)           0.000     0.759    main_core_liteethmaccrc32checker_syncfifo_level[2]_i_1_n_0
    SLICE_X52Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.479     0.479    eth_rx_clk
    SLICE_X52Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[2]/C
                         clock pessimism             -0.036     0.443    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.092     0.535    main_core_liteethmaccrc32checker_syncfifo_level_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.348ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.315     0.315    eth_rx_clk
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     0.456 r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/Q
                         net (fo=2, routed)           0.156     0.612    main_core_rx_cdc_cdc_graycounter0_q_binary[5]
    SLICE_X57Y69         LUT3 (Prop_lut3_I2_O)        0.042     0.654 r  main_core_rx_cdc_cdc_graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.000     0.654    main_core_rx_cdc_cdc_graycounter0_q_next_binary[5]
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.348     0.348    eth_rx_clk
    SLICE_X57Y69         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/C
                         clock pessimism             -0.033     0.315    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.101     0.416    main_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_liteethmaccrc32checker_syncfifo_consume_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.475     0.475    eth_rx_clk
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     0.616 r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/Q
                         net (fo=15, routed)          0.179     0.795    main_core_liteethmaccrc32checker_syncfifo_consume[0]
    SLICE_X57Y73         LUT4 (Prop_lut4_I1_O)        0.042     0.837 r  main_core_liteethmaccrc32checker_syncfifo_consume[2]_i_1/O
                         net (fo=1, routed)           0.000     0.837    main_core_liteethmaccrc32checker_syncfifo_consume[2]_i_1_n_0
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.524     0.524    eth_rx_clk
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[2]/C
                         clock pessimism             -0.049     0.475    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.107     0.582    main_core_liteethmaccrc32checker_syncfifo_consume_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_rx_cdc_cdc_graycounter0_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.425ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.386     0.386    eth_rx_clk
    SLICE_X59Y68         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     0.527 r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=11, routed)          0.179     0.706    main_core_rx_cdc_cdc_graycounter0_q_binary[0]
    SLICE_X59Y68         LUT3 (Prop_lut3_I0_O)        0.042     0.748 r  main_core_rx_cdc_cdc_graycounter0_q_binary[1]_i_1/O
                         net (fo=1, routed)           0.000     0.748    main_core_rx_cdc_cdc_graycounter0_q_next_binary[1]
    SLICE_X59Y68         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.425     0.425    eth_rx_clk
    SLICE_X59Y68         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                         clock pessimism             -0.039     0.386    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.107     0.493    main_core_rx_cdc_cdc_graycounter0_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_rx_cdc_cdc_graycounter0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.425ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.386     0.386    eth_rx_clk
    SLICE_X59Y68         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     0.527 r  main_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=11, routed)          0.181     0.708    main_core_rx_cdc_cdc_graycounter0_q_binary[0]
    SLICE_X59Y68         LUT3 (Prop_lut3_I2_O)        0.043     0.751 r  main_core_rx_cdc_cdc_graycounter0_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.751    main_core_rx_cdc_cdc_graycounter0_q_next[0]
    SLICE_X59Y68         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.425     0.425    eth_rx_clk
    SLICE_X59Y68         FDRE                                         r  main_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                         clock pessimism             -0.039     0.386    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.107     0.493    main_core_rx_cdc_cdc_graycounter0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_core_liteethmaccrc32checker_syncfifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.441%)  route 0.183ns (49.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.430     0.430    eth_rx_clk
    SLICE_X52Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     0.571 r  main_core_liteethmaccrc32checker_syncfifo_level_reg[1]/Q
                         net (fo=8, routed)           0.183     0.754    main_core_liteethmaccrc32checker_syncfifo_level_reg_n_0_[1]
    SLICE_X53Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.799 r  main_core_liteethmaccrc32checker_syncfifo_level[0]_i_1/O
                         net (fo=1, routed)           0.000     0.799    main_core_liteethmaccrc32checker_syncfifo_level[0]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.479     0.479    eth_rx_clk
    SLICE_X53Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[0]/C
                         clock pessimism             -0.036     0.443    
    SLICE_X53Y73         FDRE (Hold_fdre_C_D)         0.091     0.534    main_core_liteethmaccrc32checker_syncfifo_level_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 main_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.447%)  route 0.322ns (71.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.412     0.412    eth_rx_clk
    SLICE_X55Y73         FDRE                                         r  main_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128     0.540 r  main_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/Q
                         net (fo=1, routed)           0.322     0.862    storage_11_reg_0_7_0_5/DIC0
    SLICE_X56Y72         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.502     0.502    storage_11_reg_0_7_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.000     0.502    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     0.592    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 main_core_liteethmaccrc32checker_syncfifo_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_liteethmaccrc32checker_syncfifo_consume_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.556%)  route 0.226ns (49.444%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.430     0.430    eth_rx_clk
    SLICE_X52Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     0.571 r  main_core_liteethmaccrc32checker_syncfifo_level_reg[2]/Q
                         net (fo=8, routed)           0.106     0.677    main_core_liteethmaccrc32checker_syncfifo_level_reg_n_0_[2]
    SLICE_X53Y73         LUT5 (Prop_lut5_I3_O)        0.045     0.722 r  main_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=3, routed)           0.120     0.842    main_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X57Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.887 r  main_core_liteethmaccrc32checker_syncfifo_consume[1]_i_1/O
                         net (fo=1, routed)           0.000     0.887    main_core_liteethmaccrc32checker_syncfifo_consume[1]_i_1_n_0
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.524     0.524    eth_rx_clk
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[1]/C
                         clock pessimism              0.000     0.524    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.092     0.616    main_core_liteethmaccrc32checker_syncfifo_consume_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.475     0.475    eth_rx_clk
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     0.616 r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/Q
                         net (fo=15, routed)          0.179     0.795    main_core_liteethmaccrc32checker_syncfifo_consume[0]
    SLICE_X57Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  main_core_liteethmaccrc32checker_syncfifo_consume[0]_i_1/O
                         net (fo=1, routed)           0.000     0.840    main_core_liteethmaccrc32checker_syncfifo_consume[0]_i_1_n_0
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X57Y69         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, routed)         0.524     0.524    eth_rx_clk
    SLICE_X57Y73         FDRE                                         r  main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]/C
                         clock pessimism             -0.049     0.475    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.091     0.566    main_core_liteethmaccrc32checker_syncfifo_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rx_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14  storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X54Y80  FDPE_14/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X54Y80  FDPE_15/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y73  FSM_onehot_clockdomainsrenamer_rxdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y73  FSM_onehot_clockdomainsrenamer_rxdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y80  FSM_onehot_liteethphyrmii_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y80  FSM_onehot_liteethphyrmii_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y74  clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y69  impl_xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y69  impl_xilinxmultiregimpl7_regs0_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.595     1.595    eth_tx_clk
    SLICE_X57Y122        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDPE (Prop_fdpe_C_Q)         0.456     2.051 r  FDPE_12/Q
                         net (fo=1, routed)           0.190     2.241    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X57Y122        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=151, routed)         1.478     3.478    eth_tx_clk
    SLICE_X57Y122        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.117     3.595    
                         clock uncertainty           -0.074     3.521    
    SLICE_X57Y122        FDPE (Setup_fdpe_C_D)       -0.047     3.474    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.022ns (21.739%)  route 7.279ns (78.261%))
  Logic Levels:           7  (LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.484     8.561    main_core_tx_converter_converter_mux0
    SLICE_X75Y149        LUT3 (Prop_lut3_I2_O)        0.342     8.903 r  storage_10_reg_i_44/O
                         net (fo=4, routed)           0.856     9.760    main_core_tx_converter_converter_mux__0
    SLICE_X74Y150        LUT5 (Prop_lut5_I2_O)        0.326    10.086 r  storage_10_reg_i_2/O
                         net (fo=2, routed)           1.018    11.104    main_core_tx_cdc_cdc_graycounter1_q_next_binary[3]
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.621    21.621    eth_tx_clk
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.007    21.628    
                         clock uncertainty           -0.074    21.554    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    20.988    storage_10_reg
  -------------------------------------------------------------------
                         required time                         20.988    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  9.885    

Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 2.022ns (21.744%)  route 7.277ns (78.256%))
  Logic Levels:           7  (LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.484     8.561    main_core_tx_converter_converter_mux0
    SLICE_X75Y149        LUT3 (Prop_lut3_I2_O)        0.342     8.903 r  storage_10_reg_i_44/O
                         net (fo=4, routed)           0.847     9.751    main_core_tx_converter_converter_mux__0
    SLICE_X74Y150        LUT6 (Prop_lut6_I1_O)        0.326    10.077 r  storage_10_reg_i_1/O
                         net (fo=2, routed)           1.025    11.101    main_core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.621    21.621    eth_tx_clk
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.007    21.628    
                         clock uncertainty           -0.074    21.554    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    20.988    storage_10_reg
  -------------------------------------------------------------------
                         required time                         20.988    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  9.887    

Slack (MET) :             10.414ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.728ns (20.177%)  route 6.836ns (79.823%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.818     8.895    main_core_tx_converter_converter_mux0
    SLICE_X73Y149        LUT4 (Prop_lut4_I1_O)        0.374     9.269 r  storage_10_reg_i_5/O
                         net (fo=2, routed)           1.097    10.366    main_core_tx_cdc_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.621    21.621    eth_tx_clk
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.007    21.628    
                         clock uncertainty           -0.074    21.554    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    20.780    storage_10_reg
  -------------------------------------------------------------------
                         required time                         20.780    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 10.414    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_cdc_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 1.852ns (20.971%)  route 6.979ns (79.029%))
  Logic Levels:           7  (LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 21.585 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.582     8.659    main_core_tx_converter_converter_mux0
    SLICE_X75Y149        LUT6 (Prop_lut6_I1_O)        0.348     9.007 r  main_core_tx_cdc_cdc_graycounter1_q[5]_i_2/O
                         net (fo=2, routed)           0.814     9.821    main_core_tx_cdc_cdc_graycounter1_q[5]_i_2_n_0
    SLICE_X76Y149        LUT4 (Prop_lut4_I1_O)        0.150     9.971 r  main_core_tx_cdc_cdc_graycounter1_q[5]_i_1/O
                         net (fo=2, routed)           0.663    10.634    main_core_tx_cdc_cdc_rdport_adr[5]
    SLICE_X76Y149        FDRE                                         r  main_core_tx_cdc_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.585    21.585    eth_tx_clk
    SLICE_X76Y149        FDRE                                         r  main_core_tx_cdc_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.007    21.592    
                         clock uncertainty           -0.074    21.518    
    SLICE_X76Y149        FDRE (Setup_fdre_C_D)       -0.244    21.274    main_core_tx_cdc_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         21.274    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_cdc_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.826ns (20.740%)  route 6.978ns (79.260%))
  Logic Levels:           7  (LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 21.585 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.582     8.659    main_core_tx_converter_converter_mux0
    SLICE_X75Y149        LUT6 (Prop_lut6_I1_O)        0.348     9.007 r  main_core_tx_cdc_cdc_graycounter1_q[5]_i_2/O
                         net (fo=2, routed)           0.814     9.821    main_core_tx_cdc_cdc_graycounter1_q[5]_i_2_n_0
    SLICE_X76Y149        LUT4 (Prop_lut4_I3_O)        0.124     9.945 r  main_core_tx_cdc_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.662    10.607    main_core_tx_cdc_cdc_graycounter1_q_next[4]
    SLICE_X76Y149        FDRE                                         r  main_core_tx_cdc_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.585    21.585    eth_tx_clk
    SLICE_X76Y149        FDRE                                         r  main_core_tx_cdc_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.007    21.592    
                         clock uncertainty           -0.074    21.518    
    SLICE_X76Y149        FDRE (Setup_fdre_C_D)       -0.045    21.473    main_core_tx_cdc_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 1.702ns (21.294%)  route 6.291ns (78.706%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.364     8.441    main_core_tx_converter_converter_mux0
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.348     8.789 r  storage_10_reg_i_3/O
                         net (fo=2, routed)           1.006     9.795    main_core_tx_cdc_cdc_graycounter1_q_next_binary[2]
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.621    21.621    eth_tx_clk
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.007    21.628    
                         clock uncertainty           -0.074    21.554    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    20.988    storage_10_reg
  -------------------------------------------------------------------
                         required time                         20.988    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 1.702ns (21.310%)  route 6.285ns (78.690%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.368     8.445    main_core_tx_converter_converter_mux0
    SLICE_X74Y149        LUT5 (Prop_lut5_I3_O)        0.348     8.793 r  storage_10_reg_i_4/O
                         net (fo=2, routed)           0.996     9.789    main_core_tx_cdc_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.621    21.621    eth_tx_clk
    RAMB36_X2Y27         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.007    21.628    
                         clock uncertainty           -0.074    21.554    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    20.988    storage_10_reg
  -------------------------------------------------------------------
                         required time                         20.988    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 2.022ns (23.329%)  route 6.645ns (76.671%))
  Logic Levels:           7  (LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 21.723 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.854     7.703    main_core_tx_padding_source_ready
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.374     8.077 r  storage_10_reg_i_45/O
                         net (fo=9, routed)           0.484     8.561    main_core_tx_converter_converter_mux0
    SLICE_X75Y149        LUT3 (Prop_lut3_I2_O)        0.342     8.903 r  storage_10_reg_i_44/O
                         net (fo=4, routed)           0.847     9.751    main_core_tx_converter_converter_mux__0
    SLICE_X74Y150        LUT6 (Prop_lut6_I1_O)        0.326    10.077 r  storage_10_reg_i_1/O
                         net (fo=2, routed)           0.393    10.470    main_core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    SLICE_X74Y150        FDRE                                         r  main_core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.723    21.723    eth_tx_clk
    SLICE_X74Y150        FDRE                                         r  main_core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.087    21.810    
                         clock uncertainty           -0.074    21.736    
    SLICE_X74Y150        FDRE (Setup_fdre_C_D)       -0.030    21.706    main_core_tx_cdc_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         21.706    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphyrmiitx_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_crc_pipe_valid_source_payload_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.354ns (17.414%)  route 6.421ns (82.586%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         1.802     1.802    eth_tx_clk
    SLICE_X65Y153        FDRE                                         r  main_ethphy_liteethphyrmiitx_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.456     2.258 f  main_ethphy_liteethphyrmiitx_timer_reg[3]/Q
                         net (fo=5, routed)           0.735     2.994    main_ethphy_liteethphyrmiitx_timer[3]
    SLICE_X65Y153        LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  main_ethphy_liteethphyrmiitx_converter_mux[1]_i_2/O
                         net (fo=3, routed)           1.386     4.504    main_ethphy_liteethphyrmiitx_source_source_ready
    SLICE_X74Y155        LUT4 (Prop_lut4_I3_O)        0.124     4.628 r  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=7, routed)           0.944     5.572    main_core_tx_gap_sink_ready
    SLICE_X77Y152        LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=8, routed)           1.002     6.697    main_core_tx_preamble_sink_ready
    SLICE_X76Y150        LUT3 (Prop_lut3_I1_O)        0.152     6.849 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.880     7.729    main_core_tx_padding_source_ready
    SLICE_X74Y148        LUT4 (Prop_lut4_I3_O)        0.374     8.103 r  main_core_tx_crc_pipe_valid_source_payload_data[7]_i_1/O
                         net (fo=8, routed)           1.475     9.578    main_core_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0
    SLICE_X72Y136        FDRE                                         r  main_core_tx_crc_pipe_valid_source_payload_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  BUFG_4/O
                         net (fo=151, routed)         1.577    21.577    eth_tx_clk
    SLICE_X72Y136        FDRE                                         r  main_core_tx_crc_pipe_valid_source_payload_data_reg[0]/C
                         clock pessimism              0.007    21.584    
                         clock uncertainty           -0.074    21.510    
    SLICE_X72Y136        FDRE (Setup_fdre_C_R)       -0.660    20.850    main_core_tx_crc_pipe_valid_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 11.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_core_tx_padding_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_padding_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.537%)  route 0.134ns (27.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.594     0.594    eth_tx_clk
    SLICE_X77Y149        FDRE                                         r  main_core_tx_padding_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  main_core_tx_padding_counter_reg[10]/Q
                         net (fo=3, routed)           0.134     0.868    main_core_tx_padding_counter_reg[10]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.028 r  main_core_tx_padding_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.029    main_core_tx_padding_counter_reg[8]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.083 r  main_core_tx_padding_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.083    main_core_tx_padding_counter_reg[12]_i_1_n_7
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[12]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDRE (Hold_fdre_C_D)         0.105     1.043    main_core_tx_padding_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_core_tx_padding_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_padding_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.141%)  route 0.134ns (26.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.594     0.594    eth_tx_clk
    SLICE_X77Y149        FDRE                                         r  main_core_tx_padding_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  main_core_tx_padding_counter_reg[10]/Q
                         net (fo=3, routed)           0.134     0.868    main_core_tx_padding_counter_reg[10]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.028 r  main_core_tx_padding_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.029    main_core_tx_padding_counter_reg[8]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.094 r  main_core_tx_padding_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.094    main_core_tx_padding_counter_reg[12]_i_1_n_5
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[14]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDRE (Hold_fdre_C_D)         0.105     1.043    main_core_tx_padding_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_core_tx_padding_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_padding_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.419%)  route 0.134ns (25.581%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.594     0.594    eth_tx_clk
    SLICE_X77Y149        FDRE                                         r  main_core_tx_padding_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  main_core_tx_padding_counter_reg[10]/Q
                         net (fo=3, routed)           0.134     0.868    main_core_tx_padding_counter_reg[10]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.028 r  main_core_tx_padding_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.029    main_core_tx_padding_counter_reg[8]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.119 r  main_core_tx_padding_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.119    main_core_tx_padding_counter_reg[12]_i_1_n_6
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[13]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDRE (Hold_fdre_C_D)         0.105     1.043    main_core_tx_padding_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_core_tx_padding_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_padding_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.419%)  route 0.134ns (25.581%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.594     0.594    eth_tx_clk
    SLICE_X77Y149        FDRE                                         r  main_core_tx_padding_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  main_core_tx_padding_counter_reg[10]/Q
                         net (fo=3, routed)           0.134     0.868    main_core_tx_padding_counter_reg[10]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.028 r  main_core_tx_padding_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.029    main_core_tx_padding_counter_reg[8]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.119 r  main_core_tx_padding_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.119    main_core_tx_padding_counter_reg[12]_i_1_n_4
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X77Y150        FDRE                                         r  main_core_tx_padding_counter_reg[15]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDRE (Hold_fdre_C_D)         0.105     1.043    main_core_tx_padding_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_core_tx_crc_pipe_valid_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_crc_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.691%)  route 0.366ns (66.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.587     0.587    eth_tx_clk
    SLICE_X72Y136        FDRE                                         r  main_core_tx_crc_pipe_valid_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  main_core_tx_crc_pipe_valid_source_payload_data_reg[4]/Q
                         net (fo=17, routed)          0.366     1.094    p_9_in
    SLICE_X73Y151        LUT6 (Prop_lut6_I4_O)        0.045     1.139 r  main_core_tx_crc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.139    main_core_tx_crc_crc_next_reg[8]
    SLICE_X73Y151        FDSE                                         r  main_core_tx_crc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X73Y151        FDSE                                         r  main_core_tx_crc_reg_reg[8]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X73Y151        FDSE (Hold_fdse_C_D)         0.092     1.030    main_core_tx_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_core_tx_crc_pipe_valid_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_crc_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.854%)  route 0.363ns (66.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.589     0.589    eth_tx_clk
    SLICE_X72Y139        FDRE                                         r  main_core_tx_crc_pipe_valid_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_core_tx_crc_pipe_valid_source_payload_data_reg[3]/Q
                         net (fo=18, routed)          0.363     1.093    p_11_in
    SLICE_X73Y151        LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  main_core_tx_crc_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.138    main_core_tx_crc_crc_next_reg[16]
    SLICE_X73Y151        FDSE                                         r  main_core_tx_crc_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X73Y151        FDSE                                         r  main_core_tx_crc_reg_reg[16]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X73Y151        FDSE (Hold_fdse_C_D)         0.091     1.029    main_core_tx_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 main_core_tx_crc_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_crc_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.688%)  route 0.366ns (66.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.589     0.589    eth_tx_clk
    SLICE_X72Y139        FDRE                                         r  main_core_tx_crc_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_core_tx_crc_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=8, routed)           0.366     1.096    p_38_in
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  main_core_tx_crc_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.141    main_core_tx_crc_crc_next_reg[10]
    SLICE_X75Y152        FDSE                                         r  main_core_tx_crc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X75Y152        FDSE                                         r  main_core_tx_crc_reg_reg[10]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X75Y152        FDSE (Hold_fdse_C_D)         0.092     1.030    main_core_tx_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_core_tx_crc_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_crc_description_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.668     0.668    eth_tx_clk
    SLICE_X75Y152        FDSE                                         r  main_core_tx_crc_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152        FDSE (Prop_fdse_C_Q)         0.141     0.809 r  main_core_tx_crc_reg_reg[18]/Q
                         net (fo=2, routed)           0.065     0.874    main_core_tx_crc_reg_reg_n_0_[18]
    SLICE_X74Y152        LUT6 (Prop_lut6_I5_O)        0.045     0.919 r  main_core_tx_crc_description[5]_i_1/O
                         net (fo=1, routed)           0.000     0.919    main_core_tx_crc_description[5]_i_1_n_0
    SLICE_X74Y152        FDRE                                         r  main_core_tx_crc_description_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.943     0.943    eth_tx_clk
    SLICE_X74Y152        FDRE                                         r  main_core_tx_crc_description_reg[5]/C
                         clock pessimism             -0.262     0.681    
    SLICE_X74Y152        FDRE (Hold_fdre_C_D)         0.121     0.802    main_core_tx_crc_description_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_core_tx_crc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_core_tx_crc_description_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.667     0.667    eth_tx_clk
    SLICE_X77Y154        FDSE                                         r  main_core_tx_crc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y154        FDSE (Prop_fdse_C_Q)         0.141     0.808 r  main_core_tx_crc_reg_reg[4]/Q
                         net (fo=2, routed)           0.065     0.873    main_core_tx_crc_reg_reg_n_0_[4]
    SLICE_X76Y154        LUT6 (Prop_lut6_I3_O)        0.045     0.918 r  main_core_tx_crc_description[19]_i_1/O
                         net (fo=1, routed)           0.000     0.918    main_core_tx_crc_description[19]_i_1_n_0
    SLICE_X76Y154        FDRE                                         r  main_core_tx_crc_description_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.942     0.942    eth_tx_clk
    SLICE_X76Y154        FDRE                                         r  main_core_tx_crc_description_reg[19]/C
                         clock pessimism             -0.262     0.680    
    SLICE_X76Y154        FDRE (Hold_fdre_C_D)         0.121     0.801    main_core_tx_crc_description_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.551     0.551    eth_tx_clk
    SLICE_X57Y122        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDPE (Prop_fdpe_C_Q)         0.141     0.692 r  FDPE_12/Q
                         net (fo=1, routed)           0.056     0.748    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X57Y122        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, routed)         0.817     0.817    eth_tx_clk
    SLICE_X57Y122        FDPE                                         r  FDPE_13/C
                         clock pessimism             -0.267     0.551    
    SLICE_X57Y122        FDPE (Hold_fdpe_C_D)         0.075     0.626    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y27   storage_10_reg/CLKARDCLK
Min Period        n/a     IDDR/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y187  IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y174  IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y161  IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y173  IDDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y128  ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y177  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y172  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y175  ODDR_3/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X57Y122  FDPE_12/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_12/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_12/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_13/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y153  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y153  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_12/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_12/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_13/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y122  FDPE_13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y151  FSM_onehot_clockdomainsrenamer_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y153  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y153  FSM_onehot_clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 0.456ns (4.532%)  route 9.607ns (95.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.257ns = ( 23.591 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        9.607    21.307    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/systemCd_logic_outputReset
    SLICE_X55Y83         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.494    23.591    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/out
    SLICE_X55Y83         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]/C
                         clock pessimism              0.678    24.268    
                         clock uncertainty           -0.070    24.198    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    23.793    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -21.307    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 0.456ns (4.532%)  route 9.607ns (95.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.257ns = ( 23.591 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        9.607    21.307    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/systemCd_logic_outputReset
    SLICE_X55Y83         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.494    23.591    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/out
    SLICE_X55Y83         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[2]/C
                         clock pessimism              0.678    24.268    
                         clock uncertainty           -0.070    24.198    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    23.793    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ptr_push_reg[2]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -21.307    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.456ns (4.885%)  route 8.879ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.274ns = ( 23.607 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.879    20.579    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X12Y106        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.511    23.607    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X12Y106        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[0]/C
                         clock pessimism              0.685    24.292    
                         clock uncertainty           -0.070    24.222    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.319    23.903    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.456ns (4.958%)  route 8.741ns (95.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.274ns = ( 23.607 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.741    20.441    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X12Y105        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.511    23.607    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X12Y105        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[2]/C
                         clock pessimism              0.685    24.292    
                         clock uncertainty           -0.070    24.222    
    SLICE_X12Y105        FDCE (Recov_fdce_C_CLR)     -0.319    23.903    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/loader_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -20.441    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.456ns (5.096%)  route 8.492ns (94.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.283ns = ( 23.617 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.492    20.192    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X9Y91          FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.520    23.617    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/out
    SLICE_X9Y91          FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[0]/C
                         clock pessimism              0.678    24.294    
                         clock uncertainty           -0.070    24.224    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    23.819    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -20.192    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.456ns (5.096%)  route 8.492ns (94.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.283ns = ( 23.617 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.492    20.192    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X9Y91          FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.520    23.617    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/out
    SLICE_X9Y91          FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[2]/C
                         clock pessimism              0.678    24.294    
                         clock uncertainty           -0.070    24.224    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    23.819    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -20.192    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[3]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.456ns (5.096%)  route 8.492ns (94.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.283ns = ( 23.617 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.492    20.192    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X9Y91          FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.520    23.617    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/out
    SLICE_X9Y91          FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[3]/C
                         clock pessimism              0.678    24.294    
                         clock uncertainty           -0.070    24.224    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    23.819    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -20.192    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[5]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.456ns (5.096%)  route 8.492ns (94.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.283ns = ( 23.617 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.492    20.192    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X9Y91          FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.520    23.617    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/out
    SLICE_X9Y91          FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[5]/C
                         clock pessimism              0.678    24.294    
                         clock uncertainty           -0.070    24.224    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    23.819    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -20.192    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.456ns (5.096%)  route 8.492ns (94.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.283ns = ( 23.617 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.492    20.192    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X9Y91          FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.520    23.617    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/out
    SLICE_X9Y91          FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[6]/C
                         clock pessimism              0.678    24.294    
                         clock uncertainty           -0.070    24.224    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    23.819    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -20.192    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg/PRE
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 0.456ns (5.048%)  route 8.577ns (94.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.330ns = ( 23.663 - 13.333 ) 
    Source Clock Delay      (SCD):    11.244ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.964     5.566    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.690 r  clk100_inst/O
                         net (fo=9, routed)           1.548     7.238    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.345    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.441 r  BUFG/O
                         net (fo=14259, routed)       1.803    11.244    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.456    11.700 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        8.577    20.277    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/systemCd_logic_outputReset
    SLICE_X75Y125        FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.803    18.559    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.100    18.659 r  clk100_inst/O
                         net (fo=9, routed)           1.340    19.999    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.082 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.005    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.096 r  BUFG/O
                         net (fo=14259, routed)       1.567    23.663    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/out
    SLICE_X75Y125        FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg/C
                         clock pessimism              0.685    24.348    
                         clock uncertainty           -0.070    24.278    
    SLICE_X75Y125        FDPE (Recov_fdpe_C_PRE)     -0.359    23.919    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg
  -------------------------------------------------------------------
                         required time                         23.919    
                         arrival time                         -20.277    
  -------------------------------------------------------------------
                         slack                                  3.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[40]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.115%)  route 0.272ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.272     4.176    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y149        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.835     4.643    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y149        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[40]/C
                         clock pessimism             -0.697     3.946    
    SLICE_X62Y149        FDCE (Remov_fdce_C_CLR)     -0.067     3.879    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[41]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.115%)  route 0.272ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.272     4.176    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y149        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.835     4.643    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y149        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[41]/C
                         clock pessimism             -0.697     3.946    
    SLICE_X62Y149        FDCE (Remov_fdce_C_CLR)     -0.067     3.879    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[42]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.115%)  route 0.272ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.272     4.176    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y149        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.835     4.643    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y149        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[42]/C
                         clock pessimism             -0.697     3.946    
    SLICE_X62Y149        FDCE (Remov_fdce_C_CLR)     -0.067     3.879    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[43]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.115%)  route 0.272ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.272     4.176    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y149        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.835     4.643    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y149        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[43]/C
                         clock pessimism             -0.697     3.946    
    SLICE_X62Y149        FDCE (Remov_fdce_C_CLR)     -0.067     3.879    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_0_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.318%)  route 0.175ns (51.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.760ns
    Clock Pessimism Removal (CPR):    0.951ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.645     3.760    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X58Y152        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y152        FDRE (Prop_fdre_C_Q)         0.164     3.924 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.175     4.100    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/cores_1_cpu_debugReset
    SLICE_X58Y153        FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.919     4.727    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_0_reg_0
    SLICE_X58Y153        FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_0_reg/C
                         clock pessimism             -0.951     3.775    
    SLICE_X58Y153        FDPE (Remov_fdpe_C_PRE)     -0.071     3.704    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_1_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.318%)  route 0.175ns (51.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.760ns
    Clock Pessimism Removal (CPR):    0.951ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.645     3.760    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X58Y152        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y152        FDRE (Prop_fdre_C_Q)         0.164     3.924 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.175     4.100    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/cores_1_cpu_debugReset
    SLICE_X58Y153        FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.919     4.727    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_0_reg_0
    SLICE_X58Y153        FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_1_reg/C
                         clock pessimism             -0.951     3.775    
    SLICE_X58Y153        FDPE (Remov_fdpe_C_PRE)     -0.071     3.704    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_8/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/DebugPlugin_hardwareBreakpoints_0_valid_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.768%)  route 0.472ns (74.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.554     3.669    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X60Y130        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_fdre_C_Q)         0.164     3.833 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/debugCd_logic_outputReset_reg/Q
                         net (fo=32, routed)          0.472     4.305    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/AR[0]
    SLICE_X48Y140        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/DebugPlugin_hardwareBreakpoints_0_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.831     4.639    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/out
    SLICE_X48Y140        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/DebugPlugin_hardwareBreakpoints_0_valid_reg/C
                         clock pessimism             -0.697     3.942    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092     3.850    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/DebugPlugin_hardwareBreakpoints_0_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[44]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.120%)  route 0.285ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.285     4.188    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y150        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.922     4.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y150        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[44]/C
                         clock pessimism             -0.930     3.799    
    SLICE_X62Y150        FDCE (Remov_fdce_C_CLR)     -0.067     3.732    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[45]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.120%)  route 0.285ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.285     4.188    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y150        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.922     4.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y150        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[45]/C
                         clock pessimism             -0.930     3.799    
    SLICE_X62Y150        FDCE (Remov_fdce_C_CLR)     -0.067     3.732    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[45]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[46]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.120%)  route 0.285ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  clk100_inst/O
                         net (fo=9, routed)           0.735     2.391    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.441 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.089    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  BUFG/O
                         net (fo=14259, routed)       0.647     3.762    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
    SLICE_X64Y150        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=1118, routed)        0.285     4.188    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X62Y150        FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X24Y29         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  clk100_inst/O
                         net (fo=9, routed)           0.830     3.025    main_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.078 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.779    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.808 r  BUFG/O
                         net (fo=14259, routed)       0.922     4.730    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/out
    SLICE_X62Y150        FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[46]/C
                         clock pessimism             -0.930     3.799    
    SLICE_X62Y150        FDCE (Remov_fdce_C_CLR)     -0.067     3.732    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/logic_time_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.456    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk100     | cpu_reset      | FDCE           | -        |    -0.214 (r) | FAST    |     3.847 (r) | SLOW    |                  |
clk100     | eth_mdio       | FDRE           | -        |    -0.803 (r) | FAST    |     6.029 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_cd      | FDRE           | -        |    -1.035 (r) | FAST    |     7.404 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_cmd     | IDDR (IO)      | -        |    -3.097 (r) | FAST    |     9.918 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_cmd     | IDDR (IO)      | -        |    -3.097 (f) | FAST    |     9.918 (f) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[0] | IDDR (IO)      | -        |    -3.089 (r) | FAST    |     9.910 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[0] | IDDR (IO)      | -        |    -3.089 (f) | FAST    |     9.910 (f) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[1] | IDDR (IO)      | -        |    -3.108 (r) | FAST    |     9.930 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[1] | IDDR (IO)      | -        |    -3.108 (f) | FAST    |     9.930 (f) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[2] | IDDR (IO)      | -        |    -3.115 (r) | FAST    |     9.938 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[2] | IDDR (IO)      | -        |    -3.115 (f) | FAST    |     9.938 (f) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[3] | IDDR (IO)      | -        |    -3.104 (r) | FAST    |     9.922 (r) | SLOW    | main_crg_clkout0 |
clk100     | sdcard_data[3] | IDDR (IO)      | -        |    -3.104 (f) | FAST    |     9.922 (f) | SLOW    | main_crg_clkout0 |
clk100     | serial_rx      | FDRE           | -        |    -1.536 (r) | FAST    |     7.320 (r) | SLOW    | main_crg_clkout0 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.870 (r) | FAST    |     9.715 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.798 (f) | FAST    |     9.715 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.869 (r) | FAST    |     9.713 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.797 (f) | FAST    |     9.713 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.887 (r) | FAST    |     9.731 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.815 (f) | FAST    |     9.731 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.870 (r) | FAST    |     9.714 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.798 (f) | FAST    |     9.714 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.863 (r) | FAST    |     9.707 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.791 (f) | FAST    |     9.707 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.878 (r) | FAST    |     9.722 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.806 (f) | FAST    |     9.722 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.866 (r) | FAST    |     9.711 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.794 (f) | FAST    |     9.711 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.888 (r) | FAST    |     9.731 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.816 (f) | FAST    |     9.731 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.865 (r) | FAST    |     9.702 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.793 (f) | FAST    |     9.702 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.855 (r) | FAST    |     9.697 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.783 (f) | FAST    |     9.697 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.858 (r) | FAST    |     9.696 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.786 (f) | FAST    |     9.696 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.851 (r) | FAST    |     9.693 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.779 (f) | FAST    |     9.693 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.846 (r) | FAST    |     9.684 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.774 (f) | FAST    |     9.684 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.870 (r) | FAST    |     9.707 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.798 (f) | FAST    |     9.707 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.858 (r) | FAST    |     9.701 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.786 (f) | FAST    |     9.701 (f) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.871 (r) | FAST    |     9.708 (r) | SLOW    | main_crg_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.799 (f) | FAST    |     9.708 (f) | SLOW    | main_crg_clkout1 |
eth_tx_clk | eth_crs_dv     | IDDR (IO)      | -        |    -0.072 (r) | FAST    |     0.764 (r) | FAST    |                  |
eth_tx_clk | eth_crs_dv     | IDDR (IO)      | -        |    -0.072 (f) | FAST    |     0.764 (f) | FAST    |                  |
eth_tx_clk | eth_rx_data[0] | IDDR (IO)      | -        |    -0.043 (r) | FAST    |     0.733 (r) | FAST    |                  |
eth_tx_clk | eth_rx_data[0] | IDDR (IO)      | -        |    -0.043 (f) | FAST    |     0.733 (f) | FAST    |                  |
eth_tx_clk | eth_rx_data[1] | IDDR (IO)      | -        |    -0.092 (r) | FAST    |     0.783 (r) | FAST    |                  |
eth_tx_clk | eth_rx_data[1] | IDDR (IO)      | -        |    -0.092 (f) | FAST    |     0.783 (f) | FAST    |                  |
eth_tx_clk | eth_rx_er      | IDDR (IO)      | -        |    -0.041 (r) | FAST    |     0.731 (r) | FAST    |                  |
eth_tx_clk | eth_rx_er      | IDDR (IO)      | -        |    -0.041 (f) | FAST    |     0.731 (f) | FAST    |                  |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

-----------+--------------------+----------------+-------+----------------+---------+----------------+---------+------------------+
Reference  | Output             | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock      | Port               | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
-----------+--------------------+----------------+-------+----------------+---------+----------------+---------+------------------+
clk100     | ddram_dq[0]        | FDRE           | -     |     18.441 (r) | SLOW    |      5.743 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[1]        | FDRE           | -     |     17.988 (r) | SLOW    |      5.541 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[2]        | FDRE           | -     |     18.484 (r) | SLOW    |      5.737 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[3]        | FDRE           | -     |     18.441 (r) | SLOW    |      5.745 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[4]        | FDRE           | -     |     17.838 (r) | SLOW    |      5.484 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[5]        | FDRE           | -     |     17.828 (r) | SLOW    |      5.462 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[6]        | FDRE           | -     |     18.301 (r) | SLOW    |      5.694 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[7]        | FDRE           | -     |     17.688 (r) | SLOW    |      5.397 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[8]        | FDRE           | -     |     17.232 (r) | SLOW    |      5.189 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[9]        | FDRE           | -     |     16.337 (r) | SLOW    |      4.814 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[10]       | FDRE           | -     |     16.779 (r) | SLOW    |      5.001 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[11]       | FDRE           | -     |     16.487 (r) | SLOW    |      4.884 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[12]       | FDRE           | -     |     16.639 (r) | SLOW    |      4.958 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[13]       | FDRE           | -     |     17.092 (r) | SLOW    |      5.129 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[14]       | FDRE           | -     |     16.627 (r) | SLOW    |      4.932 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[15]       | FDRE           | -     |     16.929 (r) | SLOW    |      5.049 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_n[0]     | FDRE           | -     |     17.184 (r) | SLOW    |      5.188 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_n[1]     | FDRE           | -     |     16.338 (r) | SLOW    |      4.815 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_p[0]     | FDRE           | -     |     17.185 (r) | SLOW    |      5.190 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_p[1]     | FDRE           | -     |     16.339 (r) | SLOW    |      4.815 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_mdc            | FDRE           | -     |     20.193 (r) | SLOW    |      6.677 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_mdio           | FDRE           | -     |     21.208 (r) | SLOW    |      6.821 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_rst_n          | FDRE           | -     |     20.378 (r) | SLOW    |      6.222 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_clk         | ODDR (IO)      | -     |     14.797 (r) | SLOW    |      4.904 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_clk         | ODDR (IO)      | -     |     14.797 (f) | SLOW    |      4.904 (f) | FAST    | main_crg_clkout0 |
clk100     | sdcard_cmd         | ODDR (IO)      | -     |     14.898 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_cmd         | ODDR (IO)      | -     |     14.898 (f) | SLOW    |      4.571 (f) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[0]     | ODDR (IO)      | -     |     14.906 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[0]     | ODDR (IO)      | -     |     14.906 (f) | SLOW    |      4.571 (f) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[1]     | ODDR (IO)      | -     |     14.891 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[1]     | ODDR (IO)      | -     |     14.891 (f) | SLOW    |      4.572 (f) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[2]     | ODDR (IO)      | -     |     14.883 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[2]     | ODDR (IO)      | -     |     14.883 (f) | SLOW    |      4.572 (f) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[3]     | ODDR (IO)      | -     |     14.881 (r) | SLOW    |      4.568 (r) | FAST    | main_crg_clkout0 |
clk100     | sdcard_data[3]     | ODDR (IO)      | -     |     14.881 (f) | SLOW    |      4.568 (f) | FAST    | main_crg_clkout0 |
clk100     | serial_tx          | FDSE           | -     |     18.945 (r) | SLOW    |      6.284 (r) | FAST    | main_crg_clkout0 |
clk100     | servo0             | FDRE           | -     |     19.660 (r) | SLOW    |      6.498 (r) | FAST    | main_crg_clkout0 |
clk100     | servo1             | FDRE           | -     |     19.462 (r) | SLOW    |      6.427 (r) | FAST    | main_crg_clkout0 |
clk100     | servo2             | FDRE           | -     |     18.784 (r) | SLOW    |      6.143 (r) | FAST    | main_crg_clkout0 |
clk100     | servo3             | FDRE           | -     |     18.466 (r) | SLOW    |      5.964 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led0          | FDRE           | -     |     20.384 (r) | SLOW    |      6.468 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led1          | FDRE           | -     |     19.684 (r) | SLOW    |      6.321 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led10         | FDRE           | -     |     21.276 (r) | SLOW    |      6.937 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led11         | FDRE           | -     |     20.795 (r) | SLOW    |      6.762 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led12         | FDRE           | -     |     20.398 (r) | SLOW    |      6.584 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led13         | FDRE           | -     |     21.088 (r) | SLOW    |      7.022 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led14         | FDRE           | -     |     21.036 (r) | SLOW    |      6.977 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led15         | FDRE           | -     |     20.937 (r) | SLOW    |      6.913 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led2          | FDRE           | -     |     20.801 (r) | SLOW    |      6.579 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led3          | FDRE           | -     |     20.555 (r) | SLOW    |      6.638 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led4          | FDRE           | -     |     19.802 (r) | SLOW    |      6.288 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led5          | FDRE           | -     |     20.723 (r) | SLOW    |      6.912 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led6          | FDRE           | -     |     20.240 (r) | SLOW    |      6.523 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led7          | FDRE           | -     |     21.097 (r) | SLOW    |      6.973 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led8          | FDRE           | -     |     21.324 (r) | SLOW    |      6.903 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led9          | FDRE           | -     |     20.860 (r) | SLOW    |      6.850 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_a[0]         | OSERDESE2 (IO) | -     |     13.325 (r) | SLOW    |      4.251 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[1]         | OSERDESE2 (IO) | -     |     13.340 (r) | SLOW    |      4.268 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[2]         | OSERDESE2 (IO) | -     |     13.351 (r) | SLOW    |      4.275 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[3]         | OSERDESE2 (IO) | -     |     13.351 (r) | SLOW    |      4.276 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[4]         | OSERDESE2 (IO) | -     |     13.347 (r) | SLOW    |      4.269 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[5]         | OSERDESE2 (IO) | -     |     13.342 (r) | SLOW    |      4.271 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[6]         | OSERDESE2 (IO) | -     |     13.356 (r) | SLOW    |      4.278 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[7]         | OSERDESE2 (IO) | -     |     13.357 (r) | SLOW    |      4.279 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[8]         | OSERDESE2 (IO) | -     |     13.347 (r) | SLOW    |      4.270 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[9]         | OSERDESE2 (IO) | -     |     13.341 (r) | SLOW    |      4.271 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[10]        | OSERDESE2 (IO) | -     |     13.342 (r) | SLOW    |      4.271 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[11]        | OSERDESE2 (IO) | -     |     13.335 (r) | SLOW    |      4.258 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[12]        | OSERDESE2 (IO) | -     |     13.347 (r) | SLOW    |      4.271 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_ba[0]        | OSERDESE2 (IO) | -     |     13.345 (r) | SLOW    |      4.274 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_ba[1]        | OSERDESE2 (IO) | -     |     13.338 (r) | SLOW    |      4.267 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_ba[2]        | OSERDESE2 (IO) | -     |     13.350 (r) | SLOW    |      4.275 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_cas_n        | OSERDESE2 (IO) | -     |     13.366 (r) | SLOW    |      4.288 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_cke          | OSERDESE2 (IO) | -     |     13.358 (r) | SLOW    |      4.280 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_clk_n        | OSERDESE2 (IO) | -     |     13.428 (r) | SLOW    |      4.250 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_clk_p        | OSERDESE2 (IO) | -     |     13.441 (r) | SLOW    |      4.263 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_cs_n         | OSERDESE2 (IO) | -     |     13.316 (r) | SLOW    |      4.238 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dm[0]        | OSERDESE2 (IO) | -     |     13.380 (r) | SLOW    |      4.302 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dm[1]        | OSERDESE2 (IO) | -     |     13.382 (r) | SLOW    |      4.306 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[0]        | OSERDESE2 (IO) | -     |     14.237 (r) | SLOW    |      3.991 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[1]        | OSERDESE2 (IO) | -     |     14.235 (r) | SLOW    |      3.990 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[2]        | OSERDESE2 (IO) | -     |     14.238 (r) | SLOW    |      3.977 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[3]        | OSERDESE2 (IO) | -     |     14.236 (r) | SLOW    |      3.990 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[4]        | OSERDESE2 (IO) | -     |     14.235 (r) | SLOW    |      3.996 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[5]        | OSERDESE2 (IO) | -     |     14.235 (r) | SLOW    |      3.982 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[6]        | OSERDESE2 (IO) | -     |     14.236 (r) | SLOW    |      3.994 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[7]        | OSERDESE2 (IO) | -     |     14.235 (r) | SLOW    |      3.972 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[8]        | OSERDESE2 (IO) | -     |     14.221 (r) | SLOW    |      3.981 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[9]        | OSERDESE2 (IO) | -     |     14.231 (r) | SLOW    |      4.000 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[10]       | OSERDESE2 (IO) | -     |     14.224 (r) | SLOW    |      3.992 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[11]       | OSERDESE2 (IO) | -     |     14.231 (r) | SLOW    |      4.005 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[12]       | OSERDESE2 (IO) | -     |     14.224 (r) | SLOW    |      4.003 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[13]       | OSERDESE2 (IO) | -     |     14.221 (r) | SLOW    |      3.976 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[14]       | OSERDESE2 (IO) | -     |     14.232 (r) | SLOW    |      3.998 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dq[15]       | OSERDESE2 (IO) | -     |     14.223 (r) | SLOW    |      3.977 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_odt          | OSERDESE2 (IO) | -     |     13.351 (r) | SLOW    |      4.273 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_ras_n        | OSERDESE2 (IO) | -     |     13.336 (r) | SLOW    |      4.262 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_we_n         | OSERDESE2 (IO) | -     |     13.368 (r) | SLOW    |      4.290 (r) | FAST    | main_crg_clkout1 |
clk100     | ddram_dqs_n[0]     | OSERDESE2 (IO) | -     |     15.902 (r) | SLOW    |      5.657 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dqs_n[1]     | OSERDESE2 (IO) | -     |     15.895 (r) | SLOW    |      5.655 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dqs_p[0]     | OSERDESE2 (IO) | -     |     15.903 (r) | SLOW    |      5.659 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dqs_p[1]     | OSERDESE2 (IO) | -     |     15.896 (r) | SLOW    |      5.656 (r) | FAST    | main_crg_clkout2 |
clk100     | vga_b[0]           | ODDR (IO)      | -     |     15.317 (r) | SLOW    |      4.952 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_b[0]           | ODDR (IO)      | -     |     15.317 (f) | SLOW    |      4.952 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_b[1]           | ODDR (IO)      | -     |     15.346 (r) | SLOW    |      4.979 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_b[1]           | ODDR (IO)      | -     |     15.346 (f) | SLOW    |      4.979 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_b[2]           | ODDR (IO)      | -     |     15.343 (r) | SLOW    |      4.976 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_b[2]           | ODDR (IO)      | -     |     15.343 (f) | SLOW    |      4.976 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_b[3]           | ODDR (IO)      | -     |     15.346 (r) | SLOW    |      4.980 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_b[3]           | ODDR (IO)      | -     |     15.346 (f) | SLOW    |      4.980 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_g[0]           | ODDR (IO)      | -     |     15.341 (r) | SLOW    |      4.975 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_g[0]           | ODDR (IO)      | -     |     15.341 (f) | SLOW    |      4.975 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_g[1]           | ODDR (IO)      | -     |     15.342 (r) | SLOW    |      4.976 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_g[1]           | ODDR (IO)      | -     |     15.342 (f) | SLOW    |      4.976 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_g[2]           | ODDR (IO)      | -     |     15.339 (r) | SLOW    |      4.973 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_g[2]           | ODDR (IO)      | -     |     15.339 (f) | SLOW    |      4.973 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_g[3]           | ODDR (IO)      | -     |     15.335 (r) | SLOW    |      4.968 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_g[3]           | ODDR (IO)      | -     |     15.335 (f) | SLOW    |      4.968 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_hsync_n        | ODDR (IO)      | -     |     15.353 (r) | SLOW    |      4.991 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_hsync_n        | ODDR (IO)      | -     |     15.353 (f) | SLOW    |      4.991 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_r[0]           | ODDR (IO)      | -     |     15.341 (r) | SLOW    |      4.978 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_r[0]           | ODDR (IO)      | -     |     15.341 (f) | SLOW    |      4.978 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_r[1]           | ODDR (IO)      | -     |     15.332 (r) | SLOW    |      4.965 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_r[1]           | ODDR (IO)      | -     |     15.332 (f) | SLOW    |      4.965 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_r[2]           | ODDR (IO)      | -     |     15.339 (r) | SLOW    |      4.974 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_r[2]           | ODDR (IO)      | -     |     15.339 (f) | SLOW    |      4.974 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_r[3]           | ODDR (IO)      | -     |     15.343 (r) | SLOW    |      4.980 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_r[3]           | ODDR (IO)      | -     |     15.343 (f) | SLOW    |      4.980 (f) | FAST    | main_crg_clkout5 |
clk100     | vga_vsync_n        | ODDR (IO)      | -     |     15.354 (r) | SLOW    |      4.991 (r) | FAST    | main_crg_clkout5 |
clk100     | vga_vsync_n        | ODDR (IO)      | -     |     15.354 (f) | SLOW    |      4.991 (f) | FAST    | main_crg_clkout5 |
eth_tx_clk | eth_clocks_ref_clk | ODDR (IO)      | -     |      5.882 (r) | SLOW    |      1.854 (r) | FAST    |                  |
eth_tx_clk | eth_clocks_ref_clk | ODDR (IO)      | -     |      5.882 (f) | SLOW    |      1.854 (f) | FAST    |                  |
eth_tx_clk | eth_tx_data[0]     | ODDR (IO)      | -     |      6.102 (r) | SLOW    |      1.975 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[0]     | ODDR (IO)      | -     |      6.102 (f) | SLOW    |      1.975 (f) | FAST    |                  |
eth_tx_clk | eth_tx_data[1]     | ODDR (IO)      | -     |      6.111 (r) | SLOW    |      1.985 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[1]     | ODDR (IO)      | -     |      6.111 (f) | SLOW    |      1.985 (f) | FAST    |                  |
eth_tx_clk | eth_tx_en          | ODDR (IO)      | -     |      6.088 (r) | SLOW    |      1.961 (r) | FAST    |                  |
eth_tx_clk | eth_tx_en          | ODDR (IO)      | -     |      6.088 (f) | SLOW    |      1.961 (f) | FAST    |                  |
-----------+--------------------+----------------+-------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |        12.188 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |        -2.294 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |        -1.991 | FAST    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |        15.340 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.007 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_rx_clk  |         8.166 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |        13.563 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_tx_clk  |         3.716 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.115 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.957 ns
Ideal Clock Offset to Actual Clock: 6.253 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.870 (r) | FAST    |   9.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.798 (f) | FAST    |   9.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.869 (r) | FAST    |   9.713 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.797 (f) | FAST    |   9.713 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.887 (r) | FAST    |   9.731 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.815 (f) | FAST    |   9.731 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.870 (r) | FAST    |   9.714 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.798 (f) | FAST    |   9.714 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.863 (r) | FAST    |   9.707 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.791 (f) | FAST    |   9.707 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.878 (r) | FAST    |   9.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.806 (f) | FAST    |   9.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.866 (r) | FAST    |   9.711 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.794 (f) | FAST    |   9.711 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.888 (r) | FAST    |   9.731 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.816 (f) | FAST    |   9.731 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.865 (r) | FAST    |   9.702 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.793 (f) | FAST    |   9.702 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.855 (r) | FAST    |   9.697 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.783 (f) | FAST    |   9.697 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.858 (r) | FAST    |   9.696 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.786 (f) | FAST    |   9.696 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.851 (r) | FAST    |   9.693 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.779 (f) | FAST    |   9.693 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.846 (r) | FAST    |   9.684 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.774 (f) | FAST    |   9.684 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.870 (r) | FAST    |   9.707 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.798 (f) | FAST    |   9.707 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.858 (r) | FAST    |   9.701 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.786 (f) | FAST    |   9.701 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.871 (r) | FAST    |   9.708 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.799 (f) | FAST    |   9.708 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.774 (f) | FAST    |   9.731 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_tx_clk
Worst Case Data Window: 0.740 ns
Ideal Clock Offset to Actual Clock: 0.413 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     | -0.043 (r) | FAST    |  0.733 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     | -0.043 (f) | FAST    |  0.733 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     | -0.092 (r) | FAST    |  0.783 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     | -0.092 (f) | FAST    |  0.783 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.043 (r) | FAST    |  0.783 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.850 ns
Ideal Clock Offset to Actual Clock: 6.513 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.089 (r) | FAST    |   9.910 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.089 (f) | FAST    |   9.910 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.108 (r) | FAST    |   9.930 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.108 (f) | FAST    |   9.930 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.115 (r) | FAST    |   9.938 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.115 (f) | FAST    |   9.938 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.104 (r) | FAST    |   9.922 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.104 (f) | FAST    |   9.922 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.089 (r) | FAST    |   9.938 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   13.325 (r) | SLOW    |   4.251 (r) | FAST    |    0.000 |
ddram_a[1]         |   13.340 (r) | SLOW    |   4.268 (r) | FAST    |    0.017 |
ddram_a[2]         |   13.351 (r) | SLOW    |   4.275 (r) | FAST    |    0.026 |
ddram_a[3]         |   13.351 (r) | SLOW    |   4.276 (r) | FAST    |    0.026 |
ddram_a[4]         |   13.347 (r) | SLOW    |   4.269 (r) | FAST    |    0.022 |
ddram_a[5]         |   13.342 (r) | SLOW    |   4.271 (r) | FAST    |    0.020 |
ddram_a[6]         |   13.356 (r) | SLOW    |   4.278 (r) | FAST    |    0.031 |
ddram_a[7]         |   13.357 (r) | SLOW    |   4.279 (r) | FAST    |    0.032 |
ddram_a[8]         |   13.347 (r) | SLOW    |   4.270 (r) | FAST    |    0.022 |
ddram_a[9]         |   13.341 (r) | SLOW    |   4.271 (r) | FAST    |    0.019 |
ddram_a[10]        |   13.342 (r) | SLOW    |   4.271 (r) | FAST    |    0.020 |
ddram_a[11]        |   13.335 (r) | SLOW    |   4.258 (r) | FAST    |    0.010 |
ddram_a[12]        |   13.347 (r) | SLOW    |   4.271 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.357 (r) | SLOW    |   4.251 (r) | FAST    |    0.032 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   13.345 (r) | SLOW    |   4.274 (r) | FAST    |    0.008 |
ddram_ba[1]        |   13.338 (r) | SLOW    |   4.267 (r) | FAST    |    0.000 |
ddram_ba[2]        |   13.350 (r) | SLOW    |   4.275 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.350 (r) | SLOW    |   4.267 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   13.380 (r) | SLOW    |   4.302 (r) | FAST    |    0.000 |
ddram_dm[1]        |   13.382 (r) | SLOW    |   4.306 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.382 (r) | SLOW    |   4.302 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.147 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   18.441 (r) | SLOW    |   3.991 (r) | FAST    |    2.104 |
ddram_dq[1]        |   17.988 (r) | SLOW    |   3.990 (r) | FAST    |    1.651 |
ddram_dq[2]        |   18.484 (r) | SLOW    |   3.977 (r) | FAST    |    2.147 |
ddram_dq[3]        |   18.441 (r) | SLOW    |   3.990 (r) | FAST    |    2.104 |
ddram_dq[4]        |   17.838 (r) | SLOW    |   3.996 (r) | FAST    |    1.501 |
ddram_dq[5]        |   17.828 (r) | SLOW    |   3.982 (r) | FAST    |    1.491 |
ddram_dq[6]        |   18.301 (r) | SLOW    |   3.994 (r) | FAST    |    1.964 |
ddram_dq[7]        |   17.688 (r) | SLOW    |   3.972 (r) | FAST    |    1.351 |
ddram_dq[8]        |   17.232 (r) | SLOW    |   3.981 (r) | FAST    |    0.895 |
ddram_dq[9]        |   16.337 (r) | SLOW    |   4.000 (r) | FAST    |    0.028 |
ddram_dq[10]       |   16.779 (r) | SLOW    |   3.992 (r) | FAST    |    0.442 |
ddram_dq[11]       |   16.487 (r) | SLOW    |   4.005 (r) | FAST    |    0.150 |
ddram_dq[12]       |   16.639 (r) | SLOW    |   4.003 (r) | FAST    |    0.301 |
ddram_dq[13]       |   17.092 (r) | SLOW    |   3.976 (r) | FAST    |    0.755 |
ddram_dq[14]       |   16.627 (r) | SLOW    |   3.998 (r) | FAST    |    0.290 |
ddram_dq[15]       |   16.929 (r) | SLOW    |   3.977 (r) | FAST    |    0.592 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   18.484 (r) | SLOW    |   3.972 (r) | FAST    |    2.147 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.847 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   17.184 (r) | SLOW    |   5.188 (r) | FAST    |    0.846 |
ddram_dqs_n[1]     |   16.338 (r) | SLOW    |   4.815 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   17.185 (r) | SLOW    |   5.190 (r) | FAST    |    0.847 |
ddram_dqs_p[1]     |   16.339 (r) | SLOW    |   4.815 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.185 (r) | SLOW    |   4.815 (r) | FAST    |    0.847 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.009 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   6.102 (r) | SLOW    |   1.975 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   6.102 (f) | SLOW    |   1.975 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   6.111 (r) | SLOW    |   1.985 (r) | FAST    |    0.009 |
eth_tx_data[1]     |   6.111 (f) | SLOW    |   1.985 (f) | FAST    |    0.009 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.111 (r) | SLOW    |   1.975 (r) | FAST    |    0.009 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   14.906 (r) | SLOW    |   4.571 (r) | FAST    |    0.025 |
sdcard_data[0]     |   14.906 (f) | SLOW    |   4.571 (f) | FAST    |    0.025 |
sdcard_data[1]     |   14.891 (r) | SLOW    |   4.572 (r) | FAST    |    0.010 |
sdcard_data[1]     |   14.891 (f) | SLOW    |   4.572 (f) | FAST    |    0.010 |
sdcard_data[2]     |   14.883 (r) | SLOW    |   4.572 (r) | FAST    |    0.004 |
sdcard_data[2]     |   14.883 (f) | SLOW    |   4.572 (f) | FAST    |    0.004 |
sdcard_data[3]     |   14.881 (r) | SLOW    |   4.568 (r) | FAST    |    0.000 |
sdcard_data[3]     |   14.881 (f) | SLOW    |   4.568 (f) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.906 (r) | SLOW    |   4.568 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.029 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
vga_b[0]           |   15.317 (r) | SLOW    |   4.952 (r) | FAST    |    0.000 |
vga_b[0]           |   15.317 (f) | SLOW    |   4.952 (f) | FAST    |    0.000 |
vga_b[1]           |   15.346 (r) | SLOW    |   4.979 (r) | FAST    |    0.029 |
vga_b[1]           |   15.346 (f) | SLOW    |   4.979 (f) | FAST    |    0.029 |
vga_b[2]           |   15.343 (r) | SLOW    |   4.976 (r) | FAST    |    0.026 |
vga_b[2]           |   15.343 (f) | SLOW    |   4.976 (f) | FAST    |    0.026 |
vga_b[3]           |   15.346 (r) | SLOW    |   4.980 (r) | FAST    |    0.029 |
vga_b[3]           |   15.346 (f) | SLOW    |   4.980 (f) | FAST    |    0.029 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.346 (r) | SLOW    |   4.952 (r) | FAST    |    0.029 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.007 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
vga_g[0]           |   15.341 (r) | SLOW    |   4.975 (r) | FAST    |    0.006 |
vga_g[0]           |   15.341 (f) | SLOW    |   4.975 (f) | FAST    |    0.006 |
vga_g[1]           |   15.342 (r) | SLOW    |   4.976 (r) | FAST    |    0.007 |
vga_g[1]           |   15.342 (f) | SLOW    |   4.976 (f) | FAST    |    0.007 |
vga_g[2]           |   15.339 (r) | SLOW    |   4.973 (r) | FAST    |    0.004 |
vga_g[2]           |   15.339 (f) | SLOW    |   4.973 (f) | FAST    |    0.004 |
vga_g[3]           |   15.335 (r) | SLOW    |   4.968 (r) | FAST    |    0.000 |
vga_g[3]           |   15.335 (f) | SLOW    |   4.968 (f) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.342 (r) | SLOW    |   4.968 (r) | FAST    |    0.007 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.014 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
vga_r[0]           |   15.341 (r) | SLOW    |   4.978 (r) | FAST    |    0.012 |
vga_r[0]           |   15.341 (f) | SLOW    |   4.978 (f) | FAST    |    0.012 |
vga_r[1]           |   15.332 (r) | SLOW    |   4.965 (r) | FAST    |    0.000 |
vga_r[1]           |   15.332 (f) | SLOW    |   4.965 (f) | FAST    |    0.000 |
vga_r[2]           |   15.339 (r) | SLOW    |   4.974 (r) | FAST    |    0.009 |
vga_r[2]           |   15.339 (f) | SLOW    |   4.974 (f) | FAST    |    0.009 |
vga_r[3]           |   15.343 (r) | SLOW    |   4.980 (r) | FAST    |    0.014 |
vga_r[3]           |   15.343 (f) | SLOW    |   4.980 (f) | FAST    |    0.014 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.343 (r) | SLOW    |   4.965 (r) | FAST    |    0.014 |
-------------------+--------------+---------+-------------+---------+----------+




