{
  "design": {
    "design_info": {
      "boundary_crc": "0x8C6574EE8C6574EE",
      "device": "xc7a200tsbg484-1",
      "name": "BFSK",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "sim_clk_gen_0": "",
      "dieuche": "",
      "c_addsub_0": ""
    },
    "ports": {
      "data_in_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BFSK_out": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
              "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "26",
        "xci_name": "BFSK_dds_compiler_0_0",
        "xci_path": "ip\\BFSK_dds_compiler_0_0\\BFSK_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "Frequency_Resolution": {
            "value": "1525"
          },
          "Latency": {
            "value": "8"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "11010"
          },
          "Phase_Width": {
            "value": "17"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "26",
        "xci_name": "BFSK_dds_compiler_0_1",
        "xci_path": "ip\\BFSK_dds_compiler_0_1\\BFSK_dds_compiler_0_1.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "Frequency_Resolution": {
            "value": "1525"
          },
          "Latency": {
            "value": "8"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Frequency1": {
            "value": "0.01"
          },
          "Output_Selection": {
            "value": "Cosine"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "1101"
          },
          "Phase_Width": {
            "value": "17"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "5",
        "xci_name": "BFSK_sim_clk_gen_0_0",
        "xci_path": "ip\\BFSK_sim_clk_gen_0_0\\BFSK_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      },
      "dieuche": {
        "vlnv": "xilinx.com:user:mux2x1_chain:1.0",
        "ip_revision": "2",
        "xci_name": "BFSK_mux2x1_chain_0_0",
        "xci_path": "ip\\BFSK_mux2x1_chain_0_0\\BFSK_mux2x1_chain_0_0.xci",
        "inst_hier_path": "dieuche"
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "ip_revision": "19",
        "xci_name": "BFSK_c_addsub_0_0",
        "xci_path": "ip\\BFSK_c_addsub_0_0\\BFSK_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Width": {
            "value": "16"
          },
          "B_Value": {
            "value": "0000000000000000"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "BFSK_out"
        ]
      },
      "data_in_0_1": {
        "ports": [
          "data_in_0",
          "dieuche/data_in"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "dieuche/sine_0"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "dieuche/sine_1"
        ]
      },
      "mux2x1_chain_0_sine_12k": {
        "ports": [
          "dieuche/sine_12k",
          "c_addsub_0/A"
        ]
      },
      "mux2x1_chain_0_sine_12k8": {
        "ports": [
          "dieuche/sine_12k8",
          "c_addsub_0/B"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "dieuche/clk",
          "c_addsub_0/CLK"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "dieuche/reset"
        ]
      }
    }
  }
}