
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032021                       # Number of seconds simulated
sim_ticks                                 32021289000                       # Number of ticks simulated
final_tick                                32021289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104496                       # Simulator instruction rate (inst/s)
host_op_rate                                   161105                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              232377446                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670852                       # Number of bytes of host memory used
host_seconds                                   137.80                       # Real time elapsed on the host
sim_insts                                    14399456                       # Number of instructions simulated
sim_ops                                      22200087                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         287808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             342720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54912                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5355                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1714859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8988020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10702880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1714859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1714859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1714859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8988020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10702880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000701000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16864                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10710                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  342720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   32021167000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10710                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.371081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.888249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    92.457084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.04%      0.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1136     41.90%     41.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1225     45.19%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           90      3.32%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           99      3.65%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           33      1.22%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           26      0.96%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           29      1.07%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           72      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2711                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        54912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       287808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1714859.136370181572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8988020.438527630642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     75012000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    501592000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43713.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55769.62                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    373114000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               576604000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   42840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34837.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53837.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5979676.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          31561743500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     14499000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     212160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  28843043000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    509217000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     232821500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2209548500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      68                       # Number of BP lookups
system.cpu.branchPred.condPredicted                68                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   35                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              35                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5038273                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2107155                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           197                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2155520                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         32021289                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    14399456                       # Number of instructions committed
system.cpu.committedOps                      22200087                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       1319049                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.223785                       # CPI: cycles per instruction
system.cpu.ipc                               0.449684                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass               34178      0.15%      0.15% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7157225     32.24%     32.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     32.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.00%     32.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               4194322     18.89%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           2097152      9.45%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          2097152      9.45%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  52962      0.24%     70.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9463      0.04%     70.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           4457110     20.08%     90.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          2097488      9.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 22200087                       # Class of committed instruction
system.cpu.tickCycles                        30842672                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         1178617                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 72                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.448832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7144714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.472928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.448832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993602                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993602                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14323968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14323968                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5004553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5004553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106215                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7110768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7110768                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7110768                       # number of overall hits
system.cpu.dcache.overall_hits::total         7110768                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33507                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          736                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        34243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34243                       # number of overall misses
system.cpu.dcache.overall_misses::total         34243                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1313967000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1313967000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     84576000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     84576000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1398543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1398543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1398543000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1398543000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5038060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5038060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7145011                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7145011                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7145011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7145011                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006651                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000349                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000349                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004793                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39214.701406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39214.701406                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 114913.043478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114913.043478                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40841.719476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40841.719476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40841.719476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40841.719476                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14216                       # number of writebacks
system.cpu.dcache.writebacks::total             14216                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33487                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          459                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33946                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1244871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1244871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     54756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     54756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1299627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1299627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1299627000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1299627000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004751                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37174.754382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37174.754382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119294.117647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119294.117647                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38285.129323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38285.129323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38285.129323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38285.129323                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32922                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           713.345906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2155519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2483.316820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   713.345906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          744                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          694                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4311908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4311908                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2154651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2154651                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2154651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2154651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2154651                       # number of overall hits
system.cpu.icache.overall_hits::total         2154651                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           869                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          869                       # number of overall misses
system.cpu.icache.overall_misses::total           869                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    104849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104849000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    104849000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104849000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    104849000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104849000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2155520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2155520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2155520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2155520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2155520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2155520                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000403                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000403                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 120654.775604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 120654.775604                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 120654.775604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 120654.775604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 120654.775604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 120654.775604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          124                       # number of writebacks
system.cpu.icache.writebacks::total               124                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          869                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          869                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          869                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          869                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          869                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103113000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103113000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 118657.077100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 118657.077100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 118657.077100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 118657.077100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 118657.077100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 118657.077100                       # average overall mshr miss latency
system.cpu.icache.replacements                    124                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4518.559742                       # Cycle average of tags in use
system.l2.tags.total_refs                       67857                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.671709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       804.489693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3714.070050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.024551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.137895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5037                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163422                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    548219                       # Number of tag accesses
system.l2.tags.data_accesses                   548219                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        14216                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14216                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          124                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              124                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         29426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29426                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                29449                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29459                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data               29449                       # number of overall hits
system.l2.overall_hits::total                   29459                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              859                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4061                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4497                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5356                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               859                       # number of overall misses
system.l2.overall_misses::.cpu.data              4497                       # number of overall misses
system.l2.overall_misses::total                  5356                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     52882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52882000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100294000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    526201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    526201000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    100294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    579083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        679377000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    579083000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       679377000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        14216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          124                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          124                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        33487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34815                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.949891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949891                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988493                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121271                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.988493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.132475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.153842                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.132475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.153842                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 121288.990826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121288.990826                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116756.693830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116756.693830                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 129574.242797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129574.242797                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 116756.693830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 128770.958417                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126844.100075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116756.693830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 128770.958417                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126844.100075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          859                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4061                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5356                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     44162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    444981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    444981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     83134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    489143000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    572277000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    489143000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    572277000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121271                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.132475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.153842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.132475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153842                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 101288.990826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101288.990826                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96779.976717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96779.976717                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109574.242797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109574.242797                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96779.976717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108770.958417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106847.834205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96779.976717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108770.958417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106847.834205                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5355                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4919                       # Transaction distribution
system.membus.trans_dist::ReadExReq               436                       # Transaction distribution
system.membus.trans_dist::ReadExResp              436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4919                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       342720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       342720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  342720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5355                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5355000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26783000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        67861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        33047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32021289000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           869                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33487                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       100814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                102675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3082368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3145856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34815                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34811     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34815                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96541000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2604000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101838000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
