# Task
Apply pipeline in the external loop and the internal and compare the results. Why is it more efficient to pipeline the inner loop when in other exercises it's optimal to pipeline the outer one?
## Finished table
| Metric                        | **Pipeline outermost** | **Pipeline innermost** | 
| ----------------------------- | ------------------------------- | ---------------------------------- |
| **Total Latency (cycles)**    |                        |                                 |                                    |
| **LUTs Used**                 |                        |                                 |                                    |
| **FFs Used**                  |                        |                                 |                                    |
| **DSPs Used**                 |                        |                                 |                                    |
| **BRAMs Used**                |                        |                                 |                                    |