--
--	Conversion of EmulatedStepperMotor.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Apr 23 22:33:06 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LabVIEW_UART:Net_9\ : bit;
SIGNAL \LabVIEW_UART:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \LabVIEW_UART:BUART:clock_op\ : bit;
SIGNAL \LabVIEW_UART:BUART:reset_reg\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \LabVIEW_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \LabVIEW_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \LabVIEW_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LabVIEW_UART:BUART:reset_sr\ : bit;
SIGNAL \LabVIEW_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \LabVIEW_UART:BUART:txn\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \LabVIEW_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \LabVIEW_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_state_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_state_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:tx_shift_out\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:counter_load_not\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_state_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_7\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sc_out_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \LabVIEW_UART:BUART:tx_bitclk\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_mark\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_postpoll\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:hd_shift_out\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_fifofull\ : bit;
SIGNAL \LabVIEW_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LabVIEW_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:rx_counter_load\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_bitclk\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \LabVIEW_UART:BUART:pollingrange\ : bit;
SIGNAL \LabVIEW_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:pollcount_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_status_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \LabVIEW_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_break_status\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_address_detected\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_last\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \LabVIEW_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \LabVIEW_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \UARTReset:clk\ : bit;
SIGNAL \UARTReset:rst\ : bit;
SIGNAL \UARTReset:control_out_0\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \UARTReset:control_out_1\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \UARTReset:control_out_2\ : bit;
SIGNAL Net_16 : bit;
SIGNAL \UARTReset:control_out_3\ : bit;
SIGNAL Net_18 : bit;
SIGNAL \UARTReset:control_out_4\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \UARTReset:control_out_5\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \UARTReset:control_out_6\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \UARTReset:control_out_7\ : bit;
SIGNAL \UARTReset:control_7\ : bit;
SIGNAL \UARTReset:control_6\ : bit;
SIGNAL \UARTReset:control_5\ : bit;
SIGNAL \UARTReset:control_4\ : bit;
SIGNAL \UARTReset:control_3\ : bit;
SIGNAL \UARTReset:control_2\ : bit;
SIGNAL \UARTReset:control_1\ : bit;
SIGNAL \UARTReset:control_0\ : bit;
SIGNAL \LEDDrive:clk\ : bit;
SIGNAL \LEDDrive:rst\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \LEDDrive:control_out_0\ : bit;
SIGNAL Net_24 : bit;
SIGNAL \LEDDrive:control_out_1\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \LEDDrive:control_out_2\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \LEDDrive:control_out_3\ : bit;
SIGNAL Net_28 : bit;
SIGNAL \LEDDrive:control_out_4\ : bit;
SIGNAL Net_29 : bit;
SIGNAL \LEDDrive:control_out_5\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \LEDDrive:control_out_6\ : bit;
SIGNAL Net_31 : bit;
SIGNAL \LEDDrive:control_out_7\ : bit;
SIGNAL \LEDDrive:control_7\ : bit;
SIGNAL \LEDDrive:control_6\ : bit;
SIGNAL \LEDDrive:control_5\ : bit;
SIGNAL \LEDDrive:control_4\ : bit;
SIGNAL \LEDDrive:control_3\ : bit;
SIGNAL \LEDDrive:control_2\ : bit;
SIGNAL \LEDDrive:control_1\ : bit;
SIGNAL \LEDDrive:control_0\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL Net_38 : bit;
SIGNAL \ByteCounter:Net_43\ : bit;
SIGNAL Net_35 : bit;
SIGNAL \ByteCounter:Net_49\ : bit;
SIGNAL \ByteCounter:Net_82\ : bit;
SIGNAL \ByteCounter:Net_89\ : bit;
SIGNAL \ByteCounter:Net_95\ : bit;
SIGNAL \ByteCounter:Net_91\ : bit;
SIGNAL \ByteCounter:Net_102\ : bit;
SIGNAL Net_37 : bit;
SIGNAL \ByteCounter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ByteCounter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \ByteCounter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \ByteCounter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \ByteCounter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \ByteCounter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \ByteCounter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_7\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_6\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_5\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_4\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_3\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_2\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_1\ : bit;
SIGNAL \ByteCounter:CounterUDB:control_0\ : bit;
SIGNAL \ByteCounter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \ByteCounter:CounterUDB:prevCapture\ : bit;
SIGNAL \ByteCounter:CounterUDB:capt_rising\ : bit;
SIGNAL \ByteCounter:CounterUDB:capt_falling\ : bit;
SIGNAL \ByteCounter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \ByteCounter:CounterUDB:hwCapture\ : bit;
SIGNAL \ByteCounter:CounterUDB:reload\ : bit;
SIGNAL Net_34 : bit;
SIGNAL Net_36 : bit;
SIGNAL \ByteCounter:CounterUDB:final_enable\ : bit;
SIGNAL \ByteCounter:CounterUDB:counter_enable\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_0\ : bit;
SIGNAL \ByteCounter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_1\ : bit;
SIGNAL \ByteCounter:CounterUDB:per_zero\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_2\ : bit;
SIGNAL \ByteCounter:CounterUDB:overflow_status\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_3\ : bit;
SIGNAL \ByteCounter:CounterUDB:underflow_status\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_4\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_5\ : bit;
SIGNAL \ByteCounter:CounterUDB:fifo_full\ : bit;
SIGNAL \ByteCounter:CounterUDB:status_6\ : bit;
SIGNAL \ByteCounter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \ByteCounter:CounterUDB:overflow\ : bit;
SIGNAL \ByteCounter:CounterUDB:dp_dir\ : bit;
SIGNAL \ByteCounter:CounterUDB:per_equal\ : bit;
SIGNAL \ByteCounter:CounterUDB:underflow\ : bit;
SIGNAL \ByteCounter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:tc_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:cmp_equal\ : bit;
SIGNAL \ByteCounter:CounterUDB:prevCompare\ : bit;
SIGNAL \ByteCounter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:count_stored_i\ : bit;
SIGNAL \ByteCounter:CounterUDB:count_enable\ : bit;
SIGNAL \ByteCounter:CounterUDB:reload_tc\ : bit;
SIGNAL \ByteCounter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \ByteCounter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \ByteCounter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \ByteCounter:CounterUDB:nc42\ : bit;
SIGNAL \ByteCounter:CounterUDB:per_FF\ : bit;
SIGNAL \ByteCounter:CounterUDB:cmp_less\ : bit;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteCounter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteCounter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteCountReset:clk\ : bit;
SIGNAL \ByteCountReset:rst\ : bit;
SIGNAL \ByteCountReset:control_out_0\ : bit;
SIGNAL Net_49 : bit;
SIGNAL \ByteCountReset:control_out_1\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \ByteCountReset:control_out_2\ : bit;
SIGNAL Net_51 : bit;
SIGNAL \ByteCountReset:control_out_3\ : bit;
SIGNAL Net_53 : bit;
SIGNAL \ByteCountReset:control_out_4\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \ByteCountReset:control_out_5\ : bit;
SIGNAL Net_55 : bit;
SIGNAL \ByteCountReset:control_out_6\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \ByteCountReset:control_out_7\ : bit;
SIGNAL \ByteCountReset:control_7\ : bit;
SIGNAL \ByteCountReset:control_6\ : bit;
SIGNAL \ByteCountReset:control_5\ : bit;
SIGNAL \ByteCountReset:control_4\ : bit;
SIGNAL \ByteCountReset:control_3\ : bit;
SIGNAL \ByteCountReset:control_2\ : bit;
SIGNAL \ByteCountReset:control_1\ : bit;
SIGNAL \ByteCountReset:control_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:km_run\ : bit;
SIGNAL \MotorDrive:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_91 : bit;
SIGNAL \MotorDrive:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:control_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_enable\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:prevCapture\ : bit;
SIGNAL \MotorDrive:PWMUDB:capt_rising\ : bit;
SIGNAL \MotorDrive:PWMUDB:capt_falling\ : bit;
SIGNAL \MotorDrive:PWMUDB:hwCapture\ : bit;
SIGNAL \MotorDrive:PWMUDB:hwEnable\ : bit;
SIGNAL \MotorDrive:PWMUDB:trig_last\ : bit;
SIGNAL \MotorDrive:PWMUDB:trig_rise\ : bit;
SIGNAL \MotorDrive:PWMUDB:trig_fall\ : bit;
SIGNAL \MotorDrive:PWMUDB:trig_out\ : bit;
SIGNAL \MotorDrive:PWMUDB:runmode_enable\ : bit;
SIGNAL \MotorDrive:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_73 : bit;
SIGNAL \MotorDrive:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_enable\ : bit;
SIGNAL \MotorDrive:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \MotorDrive:PWMUDB:tc_i\ : bit;
SIGNAL Net_80 : bit;
SIGNAL \MotorDrive:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:km_tc\ : bit;
SIGNAL \MotorDrive:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:sc_kill\ : bit;
SIGNAL \MotorDrive:PWMUDB:min_kill\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_kill\ : bit;
SIGNAL \MotorDrive:PWMUDB:db_tc\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_sel\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:status_0\ : bit;
SIGNAL \MotorDrive:Net_55\ : bit;
SIGNAL \MotorDrive:PWMUDB:prevCompare1\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_status\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2_status\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_kill_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \MotorDrive:PWMUDB:fifo_full\ : bit;
SIGNAL \MotorDrive:PWMUDB:cs_addr_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:cs_addr_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:cs_addr_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_capture\ : bit;
SIGNAL \MotorDrive:PWMUDB:nc2\ : bit;
SIGNAL \MotorDrive:PWMUDB:nc3\ : bit;
SIGNAL \MotorDrive:PWMUDB:nc1\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:nc4\ : bit;
SIGNAL \MotorDrive:PWMUDB:nc5\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:nc6\ : bit;
SIGNAL \MotorDrive:PWMUDB:nc7\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_eq\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_less\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:cmp2_eq\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2_less\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:fifo_nempty\ : bit;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorDrive:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorDrive:PWMUDB:compare1\ : bit;
SIGNAL \MotorDrive:PWMUDB:compare2\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm_i\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm1_i\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm2_i\ : bit;
SIGNAL \MotorDrive:PWMUDB:tc_i_reg\ : bit;
SIGNAL \MotorDrive:Net_101\ : bit;
SIGNAL \MotorDrive:Net_96\ : bit;
SIGNAL Net_76 : bit;
SIGNAL Net_77 : bit;
SIGNAL \MotorDrive:PWMUDB:pwm_temp\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODIN5_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODIN5_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_84 : bit;
SIGNAL Net_121 : bit;
SIGNAL Net_75 : bit;
SIGNAL \MotorDrive:Net_113\ : bit;
SIGNAL \MotorDrive:Net_107\ : bit;
SIGNAL \MotorDrive:Net_114\ : bit;
SIGNAL \Direction:clk\ : bit;
SIGNAL \Direction:rst\ : bit;
SIGNAL Net_107 : bit;
SIGNAL \Direction:control_out_0\ : bit;
SIGNAL Net_92 : bit;
SIGNAL \Direction:control_out_1\ : bit;
SIGNAL Net_93 : bit;
SIGNAL \Direction:control_out_2\ : bit;
SIGNAL Net_94 : bit;
SIGNAL \Direction:control_out_3\ : bit;
SIGNAL Net_96 : bit;
SIGNAL \Direction:control_out_4\ : bit;
SIGNAL Net_97 : bit;
SIGNAL \Direction:control_out_5\ : bit;
SIGNAL Net_98 : bit;
SIGNAL \Direction:control_out_6\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \Direction:control_out_7\ : bit;
SIGNAL \Direction:control_7\ : bit;
SIGNAL \Direction:control_6\ : bit;
SIGNAL \Direction:control_5\ : bit;
SIGNAL \Direction:control_4\ : bit;
SIGNAL \Direction:control_3\ : bit;
SIGNAL \Direction:control_2\ : bit;
SIGNAL \Direction:control_1\ : bit;
SIGNAL \Direction:control_0\ : bit;
SIGNAL Net_120 : bit;
SIGNAL tmpOE__MotorOut_net_0 : bit;
SIGNAL tmpFB_0__MotorOut_net_0 : bit;
SIGNAL tmpIO_0__MotorOut_net_0 : bit;
TERMINAL tmpSIOVREF__MotorOut_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorOut_net_0 : bit;
SIGNAL tmpOE__MotorDirection_net_0 : bit;
SIGNAL tmpFB_0__MotorDirection_net_0 : bit;
SIGNAL tmpIO_0__MotorDirection_net_0 : bit;
TERMINAL tmpSIOVREF__MotorDirection_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorDirection_net_0 : bit;
SIGNAL \MotorKill:clk\ : bit;
SIGNAL \MotorKill:rst\ : bit;
SIGNAL \MotorKill:control_out_0\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \MotorKill:control_out_1\ : bit;
SIGNAL Net_110 : bit;
SIGNAL \MotorKill:control_out_2\ : bit;
SIGNAL Net_111 : bit;
SIGNAL \MotorKill:control_out_3\ : bit;
SIGNAL Net_113 : bit;
SIGNAL \MotorKill:control_out_4\ : bit;
SIGNAL Net_114 : bit;
SIGNAL \MotorKill:control_out_5\ : bit;
SIGNAL Net_115 : bit;
SIGNAL \MotorKill:control_out_6\ : bit;
SIGNAL Net_116 : bit;
SIGNAL \MotorKill:control_out_7\ : bit;
SIGNAL \MotorKill:control_7\ : bit;
SIGNAL \MotorKill:control_6\ : bit;
SIGNAL \MotorKill:control_5\ : bit;
SIGNAL \MotorKill:control_4\ : bit;
SIGNAL \MotorKill:control_3\ : bit;
SIGNAL \MotorKill:control_2\ : bit;
SIGNAL \MotorKill:control_1\ : bit;
SIGNAL \MotorKill:control_0\ : bit;
SIGNAL \StepperStep:Net_260\ : bit;
SIGNAL Net_179 : bit;
SIGNAL \StepperStep:Net_55\ : bit;
SIGNAL Net_131 : bit;
SIGNAL \StepperStep:Net_53\ : bit;
SIGNAL Net_176 : bit;
SIGNAL \StepperStep:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_enable\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_ten\ : bit;
SIGNAL \StepperStep:TimerUDB:control_7\ : bit;
SIGNAL \StepperStep:TimerUDB:control_6\ : bit;
SIGNAL \StepperStep:TimerUDB:control_5\ : bit;
SIGNAL \StepperStep:TimerUDB:control_4\ : bit;
SIGNAL \StepperStep:TimerUDB:control_3\ : bit;
SIGNAL \StepperStep:TimerUDB:control_2\ : bit;
SIGNAL \StepperStep:TimerUDB:control_1\ : bit;
SIGNAL \StepperStep:TimerUDB:control_0\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \StepperStep:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \StepperStep:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \StepperStep:TimerUDB:capture_last\ : bit;
SIGNAL \StepperStep:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \StepperStep:TimerUDB:timer_enable\ : bit;
SIGNAL \StepperStep:TimerUDB:run_mode\ : bit;
SIGNAL \StepperStep:TimerUDB:hwEnable\ : bit;
SIGNAL \StepperStep:TimerUDB:status_tc\ : bit;
SIGNAL \StepperStep:TimerUDB:trigger_enable\ : bit;
SIGNAL \StepperStep:TimerUDB:per_zero\ : bit;
SIGNAL \StepperStep:TimerUDB:tc_i\ : bit;
SIGNAL \StepperStep:TimerUDB:tc_reg_i\ : bit;
SIGNAL \StepperStep:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_180 : bit;
SIGNAL \StepperStep:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_183 : bit;
SIGNAL \StepperStep:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \StepperStep:TimerUDB:runmode_enable\ : bit;
SIGNAL \StepperStep:TimerUDB:trig_reg\ : bit;
SIGNAL \StepperStep:TimerUDB:status_6\ : bit;
SIGNAL \StepperStep:TimerUDB:status_5\ : bit;
SIGNAL \StepperStep:TimerUDB:status_4\ : bit;
SIGNAL \StepperStep:TimerUDB:status_0\ : bit;
SIGNAL \StepperStep:TimerUDB:status_1\ : bit;
SIGNAL \StepperStep:TimerUDB:status_2\ : bit;
SIGNAL \StepperStep:TimerUDB:fifo_full\ : bit;
SIGNAL \StepperStep:TimerUDB:status_3\ : bit;
SIGNAL \StepperStep:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_178 : bit;
SIGNAL \StepperStep:TimerUDB:cs_addr_2\ : bit;
SIGNAL \StepperStep:TimerUDB:cs_addr_1\ : bit;
SIGNAL \StepperStep:TimerUDB:cs_addr_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:nc0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:nc11\ : bit;
SIGNAL \StepperStep:TimerUDB:nc14\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:nc1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:nc10\ : bit;
SIGNAL \StepperStep:TimerUDB:nc13\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:nc2\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:nc9\ : bit;
SIGNAL \StepperStep:TimerUDB:nc12\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperStep:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperStep:Net_102\ : bit;
SIGNAL \StepperStep:Net_266\ : bit;
SIGNAL \StepperStart:clk\ : bit;
SIGNAL \StepperStart:rst\ : bit;
SIGNAL \StepperStart:control_out_0\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \StepperStart:control_out_1\ : bit;
SIGNAL Net_137 : bit;
SIGNAL \StepperStart:control_out_2\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \StepperStart:control_out_3\ : bit;
SIGNAL Net_139 : bit;
SIGNAL \StepperStart:control_out_4\ : bit;
SIGNAL Net_140 : bit;
SIGNAL \StepperStart:control_out_5\ : bit;
SIGNAL Net_141 : bit;
SIGNAL \StepperStart:control_out_6\ : bit;
SIGNAL Net_142 : bit;
SIGNAL \StepperStart:control_out_7\ : bit;
SIGNAL \StepperStart:control_7\ : bit;
SIGNAL \StepperStart:control_6\ : bit;
SIGNAL \StepperStart:control_5\ : bit;
SIGNAL \StepperStart:control_4\ : bit;
SIGNAL \StepperStart:control_3\ : bit;
SIGNAL \StepperStart:control_2\ : bit;
SIGNAL \StepperStart:control_1\ : bit;
SIGNAL \StepperStart:control_0\ : bit;
SIGNAL tmpOE__StepPulseOut_net_0 : bit;
SIGNAL tmpFB_0__StepPulseOut_net_0 : bit;
SIGNAL tmpIO_0__StepPulseOut_net_0 : bit;
TERMINAL tmpSIOVREF__StepPulseOut_net_0 : bit;
SIGNAL tmpINTERRUPT_0__StepPulseOut_net_0 : bit;
SIGNAL \StepperDirection:clk\ : bit;
SIGNAL \StepperDirection:rst\ : bit;
SIGNAL Net_148 : bit;
SIGNAL \StepperDirection:control_out_0\ : bit;
SIGNAL Net_145 : bit;
SIGNAL \StepperDirection:control_out_1\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \StepperDirection:control_out_2\ : bit;
SIGNAL Net_147 : bit;
SIGNAL \StepperDirection:control_out_3\ : bit;
SIGNAL Net_149 : bit;
SIGNAL \StepperDirection:control_out_4\ : bit;
SIGNAL Net_150 : bit;
SIGNAL \StepperDirection:control_out_5\ : bit;
SIGNAL Net_151 : bit;
SIGNAL \StepperDirection:control_out_6\ : bit;
SIGNAL Net_152 : bit;
SIGNAL \StepperDirection:control_out_7\ : bit;
SIGNAL \StepperDirection:control_7\ : bit;
SIGNAL \StepperDirection:control_6\ : bit;
SIGNAL \StepperDirection:control_5\ : bit;
SIGNAL \StepperDirection:control_4\ : bit;
SIGNAL \StepperDirection:control_3\ : bit;
SIGNAL \StepperDirection:control_2\ : bit;
SIGNAL \StepperDirection:control_1\ : bit;
SIGNAL \StepperDirection:control_0\ : bit;
SIGNAL tmpOE__StepDirection_net_0 : bit;
SIGNAL tmpFB_0__StepDirection_net_0 : bit;
SIGNAL tmpIO_0__StepDirection_net_0 : bit;
TERMINAL tmpSIOVREF__StepDirection_net_0 : bit;
SIGNAL tmpINTERRUPT_0__StepDirection_net_0 : bit;
SIGNAL Net_159 : bit;
SIGNAL \StepperCount:Net_43\ : bit;
SIGNAL Net_156 : bit;
SIGNAL \StepperCount:Net_49\ : bit;
SIGNAL \StepperCount:Net_82\ : bit;
SIGNAL \StepperCount:Net_89\ : bit;
SIGNAL \StepperCount:Net_95\ : bit;
SIGNAL \StepperCount:Net_91\ : bit;
SIGNAL \StepperCount:Net_102\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \StepperCount:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \StepperCount:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \StepperCount:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \StepperCount:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \StepperCount:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \StepperCount:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \StepperCount:CounterUDB:ctrl_enable\ : bit;
SIGNAL \StepperCount:CounterUDB:control_7\ : bit;
SIGNAL \StepperCount:CounterUDB:control_6\ : bit;
SIGNAL \StepperCount:CounterUDB:control_5\ : bit;
SIGNAL \StepperCount:CounterUDB:control_4\ : bit;
SIGNAL \StepperCount:CounterUDB:control_3\ : bit;
SIGNAL \StepperCount:CounterUDB:control_2\ : bit;
SIGNAL \StepperCount:CounterUDB:control_1\ : bit;
SIGNAL \StepperCount:CounterUDB:control_0\ : bit;
SIGNAL \StepperCount:CounterUDB:prevCapture\ : bit;
SIGNAL \StepperCount:CounterUDB:capt_rising\ : bit;
SIGNAL \StepperCount:CounterUDB:capt_falling\ : bit;
SIGNAL \StepperCount:CounterUDB:capt_either_edge\ : bit;
SIGNAL \StepperCount:CounterUDB:hwCapture\ : bit;
SIGNAL \StepperCount:CounterUDB:reload\ : bit;
SIGNAL Net_155 : bit;
SIGNAL Net_157 : bit;
SIGNAL \StepperCount:CounterUDB:final_enable\ : bit;
SIGNAL \StepperCount:CounterUDB:counter_enable\ : bit;
SIGNAL \StepperCount:CounterUDB:status_0\ : bit;
SIGNAL \StepperCount:CounterUDB:cmp_out_status\ : bit;
SIGNAL \StepperCount:CounterUDB:status_1\ : bit;
SIGNAL \StepperCount:CounterUDB:per_zero\ : bit;
SIGNAL \StepperCount:CounterUDB:status_2\ : bit;
SIGNAL \StepperCount:CounterUDB:overflow_status\ : bit;
SIGNAL \StepperCount:CounterUDB:status_3\ : bit;
SIGNAL \StepperCount:CounterUDB:underflow_status\ : bit;
SIGNAL \StepperCount:CounterUDB:status_4\ : bit;
SIGNAL \StepperCount:CounterUDB:status_5\ : bit;
SIGNAL \StepperCount:CounterUDB:fifo_full\ : bit;
SIGNAL \StepperCount:CounterUDB:status_6\ : bit;
SIGNAL \StepperCount:CounterUDB:fifo_nempty\ : bit;
SIGNAL \StepperCount:CounterUDB:overflow\ : bit;
SIGNAL \StepperCount:CounterUDB:dp_dir\ : bit;
SIGNAL \StepperCount:CounterUDB:per_equal\ : bit;
SIGNAL \StepperCount:CounterUDB:underflow\ : bit;
SIGNAL \StepperCount:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \StepperCount:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \StepperCount:CounterUDB:tc_i\ : bit;
SIGNAL \StepperCount:CounterUDB:tc_reg_i\ : bit;
SIGNAL \StepperCount:CounterUDB:cmp_out_i\ : bit;
SIGNAL \StepperCount:CounterUDB:cmp_equal\ : bit;
SIGNAL \StepperCount:CounterUDB:prevCompare\ : bit;
SIGNAL \StepperCount:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \StepperCount:CounterUDB:count_stored_i\ : bit;
SIGNAL \StepperCount:CounterUDB:count_enable\ : bit;
SIGNAL \StepperCount:CounterUDB:reload_tc\ : bit;
SIGNAL \StepperCount:CounterUDB:cs_addr_2\ : bit;
SIGNAL \StepperCount:CounterUDB:cs_addr_1\ : bit;
SIGNAL \StepperCount:CounterUDB:cs_addr_0\ : bit;
SIGNAL \StepperCount:CounterUDB:nc26\ : bit;
SIGNAL \StepperCount:CounterUDB:nc29\ : bit;
SIGNAL \StepperCount:CounterUDB:nc7\ : bit;
SIGNAL \StepperCount:CounterUDB:nc15\ : bit;
SIGNAL \StepperCount:CounterUDB:nc8\ : bit;
SIGNAL \StepperCount:CounterUDB:nc9\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:nc38\ : bit;
SIGNAL \StepperCount:CounterUDB:nc41\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \StepperCount:CounterUDB:nc25\ : bit;
SIGNAL \StepperCount:CounterUDB:nc28\ : bit;
SIGNAL \StepperCount:CounterUDB:nc2\ : bit;
SIGNAL \StepperCount:CounterUDB:nc14\ : bit;
SIGNAL \StepperCount:CounterUDB:nc4\ : bit;
SIGNAL \StepperCount:CounterUDB:nc6\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:nc37\ : bit;
SIGNAL \StepperCount:CounterUDB:nc40\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \StepperCount:CounterUDB:nc24\ : bit;
SIGNAL \StepperCount:CounterUDB:nc27\ : bit;
SIGNAL \StepperCount:CounterUDB:nc1\ : bit;
SIGNAL \StepperCount:CounterUDB:nc13\ : bit;
SIGNAL \StepperCount:CounterUDB:nc3\ : bit;
SIGNAL \StepperCount:CounterUDB:nc5\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:nc36\ : bit;
SIGNAL \StepperCount:CounterUDB:nc39\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \StepperCount:CounterUDB:nc45\ : bit;
SIGNAL \StepperCount:CounterUDB:per_FF\ : bit;
SIGNAL \StepperCount:CounterUDB:cmp_less\ : bit;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \StepperCount:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \StepCountReset:clk\ : bit;
SIGNAL \StepCountReset:rst\ : bit;
SIGNAL \StepCountReset:control_out_0\ : bit;
SIGNAL Net_166 : bit;
SIGNAL \StepCountReset:control_out_1\ : bit;
SIGNAL Net_167 : bit;
SIGNAL \StepCountReset:control_out_2\ : bit;
SIGNAL Net_168 : bit;
SIGNAL \StepCountReset:control_out_3\ : bit;
SIGNAL Net_169 : bit;
SIGNAL \StepCountReset:control_out_4\ : bit;
SIGNAL Net_170 : bit;
SIGNAL \StepCountReset:control_out_5\ : bit;
SIGNAL Net_171 : bit;
SIGNAL \StepCountReset:control_out_6\ : bit;
SIGNAL Net_172 : bit;
SIGNAL \StepCountReset:control_out_7\ : bit;
SIGNAL \StepCountReset:control_7\ : bit;
SIGNAL \StepCountReset:control_6\ : bit;
SIGNAL \StepCountReset:control_5\ : bit;
SIGNAL \StepCountReset:control_4\ : bit;
SIGNAL \StepCountReset:control_3\ : bit;
SIGNAL \StepCountReset:control_2\ : bit;
SIGNAL \StepCountReset:control_1\ : bit;
SIGNAL \StepCountReset:control_0\ : bit;
SIGNAL \LabVIEW_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:txn\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4D : bit;
SIGNAL \LabVIEW_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_last\\D\ : bit;
SIGNAL \LabVIEW_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \ByteCounter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:trig_last\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \MotorDrive:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \StepperStep:TimerUDB:capture_last\\D\ : bit;
SIGNAL \StepperStep:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \StepperStep:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \StepperStep:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \StepperCount:CounterUDB:count_stored_i\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \LabVIEW_UART:BUART:txn\);

zero <=  ('0') ;

\LabVIEW_UART:BUART:counter_load_not\ <= ((not \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR \LabVIEW_UART:BUART:tx_state_0\
	OR \LabVIEW_UART:BUART:tx_state_1\);

\LabVIEW_UART:BUART:tx_status_0\ <= ((not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ and \LabVIEW_UART:BUART:tx_fifo_empty\ and \LabVIEW_UART:BUART:tx_state_2\));

\LabVIEW_UART:BUART:tx_status_2\ <= (not \LabVIEW_UART:BUART:tx_fifo_notfull\);

\LabVIEW_UART:BUART:tx_bitclk\\D\ <= ((not \LabVIEW_UART:BUART:tx_state_2\ and \LabVIEW_UART:BUART:tx_bitclk_enable_pre\)
	OR (\LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_bitclk_enable_pre\)
	OR (\LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_bitclk_enable_pre\));

\LabVIEW_UART:BUART:tx_mark\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:tx_mark\));

\LabVIEW_UART:BUART:tx_state_2\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_2\ and \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_counter_dp\ and \LabVIEW_UART:BUART:tx_bitclk\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_2\ and \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_bitclk\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ and \LabVIEW_UART:BUART:tx_state_2\));

\LabVIEW_UART:BUART:tx_state_1\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_state_2\ and \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_bitclk\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_2\ and not \LabVIEW_UART:BUART:tx_bitclk\ and \LabVIEW_UART:BUART:tx_state_1\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ and \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_0\ and not \LabVIEW_UART:BUART:tx_counter_dp\ and \LabVIEW_UART:BUART:tx_state_1\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_state_2\));

\LabVIEW_UART:BUART:tx_state_0\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_fifo_empty\ and \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_state_0\ and not \LabVIEW_UART:BUART:tx_fifo_empty\ and not \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ and \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_2\ and not \LabVIEW_UART:BUART:tx_bitclk\ and \LabVIEW_UART:BUART:tx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_fifo_empty\ and \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_state_2\));

\LabVIEW_UART:BUART:txn\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_0\ and not \LabVIEW_UART:BUART:tx_shift_out\ and not \LabVIEW_UART:BUART:tx_state_2\ and not \LabVIEW_UART:BUART:tx_counter_dp\ and \LabVIEW_UART:BUART:tx_state_1\ and \LabVIEW_UART:BUART:tx_bitclk\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_state_2\ and not \LabVIEW_UART:BUART:tx_bitclk\ and \LabVIEW_UART:BUART:tx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_shift_out\ and not \LabVIEW_UART:BUART:tx_state_2\ and \LabVIEW_UART:BUART:tx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:tx_bitclk\ and \LabVIEW_UART:BUART:txn\ and \LabVIEW_UART:BUART:tx_state_1\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:txn\ and \LabVIEW_UART:BUART:tx_state_2\));

\LabVIEW_UART:BUART:tx_parity_bit\\D\ <= ((not \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:txn\ and \LabVIEW_UART:BUART:tx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:tx_state_1\ and not \LabVIEW_UART:BUART:tx_state_0\ and \LabVIEW_UART:BUART:tx_parity_bit\)
	OR \LabVIEW_UART:BUART:tx_parity_bit\);

\LabVIEW_UART:BUART:rx_counter_load\ <= ((not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_0\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:rx_state_2\));

\LabVIEW_UART:BUART:rx_bitclk_pre\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:rx_count_0\));

\LabVIEW_UART:BUART:rx_state_stop1_reg\\D\ <= (not \LabVIEW_UART:BUART:rx_state_2\
	OR not \LabVIEW_UART:BUART:rx_state_3\
	OR \LabVIEW_UART:BUART:rx_state_0\
	OR \LabVIEW_UART:BUART:rx_state_1\);

\LabVIEW_UART:BUART:pollcount_1\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:pollcount_1\ and Net_7 and \LabVIEW_UART:BUART:pollcount_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:pollcount_1\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not Net_7 and \LabVIEW_UART:BUART:pollcount_1\));

\LabVIEW_UART:BUART:pollcount_0\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and Net_7)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not Net_7 and \LabVIEW_UART:BUART:pollcount_0\));

\LabVIEW_UART:BUART:rx_postpoll\ <= ((Net_7 and \LabVIEW_UART:BUART:pollcount_0\)
	OR \LabVIEW_UART:BUART:pollcount_1\);

\LabVIEW_UART:BUART:rx_status_4\ <= ((\LabVIEW_UART:BUART:rx_load_fifo\ and \LabVIEW_UART:BUART:rx_fifofull\));

\LabVIEW_UART:BUART:rx_status_5\ <= ((\LabVIEW_UART:BUART:rx_fifonotempty\ and \LabVIEW_UART:BUART:rx_state_stop1_reg\));

\LabVIEW_UART:BUART:rx_stop_bit_error\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_0\ and not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_3\ and \LabVIEW_UART:BUART:rx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_0\ and not \LabVIEW_UART:BUART:pollcount_1\ and not Net_7 and \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_3\ and \LabVIEW_UART:BUART:rx_state_2\));

\LabVIEW_UART:BUART:rx_load_fifo\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_0\ and not \LabVIEW_UART:BUART:rx_state_2\ and \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_3\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:rx_state_2\ and not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\ and \LabVIEW_UART:BUART:rx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:rx_state_2\ and not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\ and \LabVIEW_UART:BUART:rx_state_0\));

\LabVIEW_UART:BUART:rx_state_3\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_2\ and not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\ and \LabVIEW_UART:BUART:rx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_2\ and not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\ and \LabVIEW_UART:BUART:rx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_3\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_1\ and \LabVIEW_UART:BUART:rx_state_3\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_2\ and \LabVIEW_UART:BUART:rx_state_3\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_0\ and \LabVIEW_UART:BUART:rx_state_3\));

\LabVIEW_UART:BUART:rx_state_2\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_0\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:rx_state_2\ and not Net_7 and \LabVIEW_UART:BUART:rx_last\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_0\ and not \LabVIEW_UART:BUART:rx_state_2\ and \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_3\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\ and \LabVIEW_UART:BUART:rx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\ and \LabVIEW_UART:BUART:rx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_1\ and \LabVIEW_UART:BUART:rx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_0\ and \LabVIEW_UART:BUART:rx_state_2\));

\LabVIEW_UART:BUART:rx_state_1\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_1\));

\LabVIEW_UART:BUART:rx_state_0\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and not \LabVIEW_UART:BUART:rx_state_1\ and not \LabVIEW_UART:BUART:rx_state_3\ and not \LabVIEW_UART:BUART:pollcount_1\ and not Net_7 and \LabVIEW_UART:BUART:rx_bitclk_enable\ and \LabVIEW_UART:BUART:rx_state_2\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_0\ and \LabVIEW_UART:BUART:rx_count_5\ and \LabVIEW_UART:BUART:rx_count_4\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_0\ and \LabVIEW_UART:BUART:rx_count_6\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_0\ and \LabVIEW_UART:BUART:rx_state_3\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_1\ and \LabVIEW_UART:BUART:rx_state_0\)
	OR (not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_state_0\ and \LabVIEW_UART:BUART:rx_state_2\));

\LabVIEW_UART:BUART:rx_last\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and Net_7));

\LabVIEW_UART:BUART:rx_address_detected\\D\ <= ((not \LabVIEW_UART:BUART:reset_reg\ and \LabVIEW_UART:BUART:rx_address_detected\));

\ByteCounter:CounterUDB:reload\ <= (Net_36
	OR Net_34);

\ByteCounter:CounterUDB:status_0\ <= ((not \ByteCounter:CounterUDB:prevCompare\ and \ByteCounter:CounterUDB:cmp_out_i\));

\ByteCounter:CounterUDB:status_2\ <= ((not \ByteCounter:CounterUDB:overflow_reg_i\ and \ByteCounter:CounterUDB:per_equal\));

\ByteCounter:CounterUDB:count_enable\ <= ((not \ByteCounter:CounterUDB:count_stored_i\ and Net_9 and \ByteCounter:CounterUDB:control_7\));

\MotorDrive:PWMUDB:sc_kill_tmp\\D\ <= ((not \MotorDrive:PWMUDB:tc_i\ and Net_80)
	OR (not \MotorDrive:PWMUDB:tc_i\ and \MotorDrive:PWMUDB:sc_kill_tmp\));

\MotorDrive:PWMUDB:ltch_kill_reg\\D\ <= (\MotorDrive:PWMUDB:ltch_kill_reg\
	OR Net_80);

\MotorDrive:PWMUDB:min_kill_reg\\D\ <= (Net_80
	OR \MotorDrive:PWMUDB:min_kill_reg\);

\MotorDrive:PWMUDB:dith_count_1\\D\ <= ((not \MotorDrive:PWMUDB:dith_count_1\ and \MotorDrive:PWMUDB:tc_i\ and \MotorDrive:PWMUDB:dith_count_0\)
	OR (not \MotorDrive:PWMUDB:dith_count_0\ and \MotorDrive:PWMUDB:dith_count_1\)
	OR (not \MotorDrive:PWMUDB:tc_i\ and \MotorDrive:PWMUDB:dith_count_1\));

\MotorDrive:PWMUDB:dith_count_0\\D\ <= ((not \MotorDrive:PWMUDB:dith_count_0\ and \MotorDrive:PWMUDB:tc_i\)
	OR (not \MotorDrive:PWMUDB:tc_i\ and \MotorDrive:PWMUDB:dith_count_0\));

\MotorDrive:PWMUDB:cmp1_status\ <= ((not Net_80 and not \MotorDrive:PWMUDB:prevCompare1\ and \MotorDrive:PWMUDB:cmp1_less\)
	OR (not Net_80 and not \MotorDrive:PWMUDB:prevCompare1\ and \MotorDrive:PWMUDB:cmp1_eq\));

\MotorDrive:PWMUDB:status_2\ <= ((\MotorDrive:PWMUDB:runmode_enable\ and \MotorDrive:PWMUDB:tc_i\));

\MotorDrive:PWMUDB:pwm_i\ <= ((not Net_80 and \MotorDrive:PWMUDB:runmode_enable\ and \MotorDrive:PWMUDB:cmp1_less\)
	OR (not Net_80 and \MotorDrive:PWMUDB:runmode_enable\ and \MotorDrive:PWMUDB:cmp1_eq\));

\MotorDrive:PWMUDB:cmp1\ <= ((not Net_80 and \MotorDrive:PWMUDB:cmp1_less\)
	OR (not Net_80 and \MotorDrive:PWMUDB:cmp1_eq\));

Net_120 <= (not Net_121);

\StepperStep:TimerUDB:status_tc\ <= ((\StepperStep:TimerUDB:per_zero\ and Net_180));

\StepperCount:CounterUDB:reload\ <= (Net_157
	OR Net_155);

\StepperCount:CounterUDB:status_0\ <= ((not \StepperCount:CounterUDB:prevCompare\ and \StepperCount:CounterUDB:cmp_out_i\));

\StepperCount:CounterUDB:status_2\ <= ((not \StepperCount:CounterUDB:overflow_reg_i\ and \StepperCount:CounterUDB:per_equal\));

\StepperCount:CounterUDB:count_enable\ <= ((not \StepperCount:CounterUDB:count_stored_i\ and Net_131 and Net_180));

\LabVIEW_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LabVIEW_UART:Net_9\,
		dig_domain_out=>open);
\LabVIEW_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LabVIEW_UART:Net_9\,
		enable=>one,
		clock_out=>\LabVIEW_UART:BUART:clock_op\);
\LabVIEW_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LabVIEW_UART:BUART:reset_reg\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		cs_addr=>(\LabVIEW_UART:BUART:tx_state_1\, \LabVIEW_UART:BUART:tx_state_0\, \LabVIEW_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LabVIEW_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\LabVIEW_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LabVIEW_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LabVIEW_UART:BUART:reset_reg\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \LabVIEW_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\LabVIEW_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\LabVIEW_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LabVIEW_UART:BUART:sc_out_7\, \LabVIEW_UART:BUART:sc_out_6\, \LabVIEW_UART:BUART:sc_out_5\, \LabVIEW_UART:BUART:sc_out_4\,
			\LabVIEW_UART:BUART:sc_out_3\, \LabVIEW_UART:BUART:sc_out_2\, \LabVIEW_UART:BUART:sc_out_1\, \LabVIEW_UART:BUART:sc_out_0\));
\LabVIEW_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LabVIEW_UART:BUART:reset_reg\,
		clock=>\LabVIEW_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \LabVIEW_UART:BUART:tx_fifo_notfull\,
			\LabVIEW_UART:BUART:tx_status_2\, \LabVIEW_UART:BUART:tx_fifo_empty\, \LabVIEW_UART:BUART:tx_status_0\),
		interrupt=>\LabVIEW_UART:BUART:tx_interrupt_out\);
\LabVIEW_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LabVIEW_UART:BUART:reset_reg\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		cs_addr=>(\LabVIEW_UART:BUART:rx_state_1\, \LabVIEW_UART:BUART:rx_state_0\, \LabVIEW_UART:BUART:rx_bitclk_enable\),
		route_si=>\LabVIEW_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LabVIEW_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LabVIEW_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LabVIEW_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LabVIEW_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\LabVIEW_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LabVIEW_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\LabVIEW_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LabVIEW_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LabVIEW_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LabVIEW_UART:BUART:clock_op\,
		reset=>\LabVIEW_UART:BUART:reset_reg\,
		load=>\LabVIEW_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\LabVIEW_UART:BUART:rx_count_6\, \LabVIEW_UART:BUART:rx_count_5\, \LabVIEW_UART:BUART:rx_count_4\, \LabVIEW_UART:BUART:rx_count_3\,
			\LabVIEW_UART:BUART:rx_count_2\, \LabVIEW_UART:BUART:rx_count_1\, \LabVIEW_UART:BUART:rx_count_0\),
		tc=>\LabVIEW_UART:BUART:rx_count7_tc\);
\LabVIEW_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LabVIEW_UART:BUART:reset_reg\,
		clock=>\LabVIEW_UART:BUART:clock_op\,
		status=>(zero, \LabVIEW_UART:BUART:rx_status_5\, \LabVIEW_UART:BUART:rx_status_4\, \LabVIEW_UART:BUART:rx_status_3\,
			\LabVIEW_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_9);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\UARTReset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\UARTReset:control_7\, \UARTReset:control_6\, \UARTReset:control_5\, \UARTReset:control_4\,
			\UARTReset:control_3\, \UARTReset:control_2\, \UARTReset:control_1\, Net_6));
ByteReceived:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_9);
\LEDDrive:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LEDDrive:control_7\, \LEDDrive:control_6\, \LEDDrive:control_5\, \LEDDrive:control_4\,
			\LEDDrive:control_3\, \LEDDrive:control_2\, \LEDDrive:control_1\, Net_27));
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_27,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
\ByteCounter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_37,
		enable=>one,
		clock_out=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\);
\ByteCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_37,
		enable=>one,
		clock_out=>\ByteCounter:CounterUDB:Clk_Ctl_i\);
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ByteCounter:CounterUDB:Clk_Ctl_i\,
		control=>(\ByteCounter:CounterUDB:control_7\, \ByteCounter:CounterUDB:control_6\, \ByteCounter:CounterUDB:control_5\, \ByteCounter:CounterUDB:control_4\,
			\ByteCounter:CounterUDB:control_3\, \ByteCounter:CounterUDB:control_2\, \ByteCounter:CounterUDB:control_1\, \ByteCounter:CounterUDB:control_0\));
\ByteCounter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_34,
		clock=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\ByteCounter:CounterUDB:status_6\, \ByteCounter:CounterUDB:status_5\, zero, zero,
			\ByteCounter:CounterUDB:status_2\, \ByteCounter:CounterUDB:status_1\, \ByteCounter:CounterUDB:status_0\),
		interrupt=>Net_38);
\ByteCounter:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \ByteCounter:CounterUDB:count_enable\, \ByteCounter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\ByteCounter:CounterUDB:per_equal\,
		cl0=>\ByteCounter:CounterUDB:nc42\,
		z0=>\ByteCounter:CounterUDB:status_1\,
		ff0=>\ByteCounter:CounterUDB:per_FF\,
		ce1=>\ByteCounter:CounterUDB:cmp_out_i\,
		cl1=>\ByteCounter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ByteCounter:CounterUDB:status_6\,
		f0_blk_stat=>\ByteCounter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"be971226-320e-40a8-bf73-b4d7f06e3004",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_37,
		dig_domain_out=>open);
\ByteCountReset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ByteCountReset:control_7\, \ByteCountReset:control_6\, \ByteCountReset:control_5\, \ByteCountReset:control_4\,
			\ByteCountReset:control_3\, \ByteCountReset:control_2\, \ByteCountReset:control_1\, Net_34));
CommandReceived:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_38);
\MotorDrive:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_91,
		enable=>one,
		clock_out=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\);
\MotorDrive:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		control=>(\MotorDrive:PWMUDB:control_7\, \MotorDrive:PWMUDB:control_6\, \MotorDrive:PWMUDB:control_5\, \MotorDrive:PWMUDB:control_4\,
			\MotorDrive:PWMUDB:control_3\, \MotorDrive:PWMUDB:control_2\, \MotorDrive:PWMUDB:control_1\, \MotorDrive:PWMUDB:control_0\));
\MotorDrive:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \MotorDrive:PWMUDB:status_5\, zero, \MotorDrive:PWMUDB:status_3\,
			\MotorDrive:PWMUDB:status_2\, \MotorDrive:PWMUDB:status_1\, \MotorDrive:PWMUDB:status_0\),
		interrupt=>Net_121);
\MotorDrive:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\MotorDrive:PWMUDB:tc_i\, \MotorDrive:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MotorDrive:PWMUDB:nc2\,
		cl0=>\MotorDrive:PWMUDB:nc3\,
		z0=>\MotorDrive:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\MotorDrive:PWMUDB:nc4\,
		cl1=>\MotorDrive:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\MotorDrive:PWMUDB:nc6\,
		f1_blk_stat=>\MotorDrive:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\MotorDrive:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\MotorDrive:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\MotorDrive:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\MotorDrive:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_eq_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_lt_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_zero_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_ff_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\MotorDrive:PWMUDB:sP16:pwmdp:cap_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\MotorDrive:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MotorDrive:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\MotorDrive:PWMUDB:tc_i\, \MotorDrive:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MotorDrive:PWMUDB:cmp1_eq\,
		cl0=>\MotorDrive:PWMUDB:cmp1_less\,
		z0=>\MotorDrive:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\MotorDrive:PWMUDB:cmp2_eq\,
		cl1=>\MotorDrive:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\MotorDrive:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\MotorDrive:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MotorDrive:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\MotorDrive:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\MotorDrive:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\MotorDrive:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_eq_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_lt_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_zero_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\MotorDrive:PWMUDB:sP16:pwmdp:cmp_ff_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\MotorDrive:PWMUDB:sP16:pwmdp:cap_1\, \MotorDrive:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\MotorDrive:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MotorDrive:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ef284f0f-938e-4705-af17-840c05daf90b",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_91,
		dig_domain_out=>open);
\Direction:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Direction:control_7\, \Direction:control_6\, \Direction:control_5\, \Direction:control_4\,
			\Direction:control_3\, \Direction:control_2\, \Direction:control_1\, Net_107));
MotorOut:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c602d41e-eb19-402f-9985-8cbc5e6f6425",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_84,
		fb=>(tmpFB_0__MotorOut_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorOut_net_0),
		siovref=>(tmpSIOVREF__MotorOut_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorOut_net_0);
MotorDirection:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df01d0d6-bf0e-4711-9359-e6453801538b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_107,
		fb=>(tmpFB_0__MotorDirection_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorDirection_net_0),
		siovref=>(tmpSIOVREF__MotorDirection_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorDirection_net_0);
\MotorKill:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MotorKill:control_7\, \MotorKill:control_6\, \MotorKill:control_5\, \MotorKill:control_4\,
			\MotorKill:control_3\, \MotorKill:control_2\, \MotorKill:control_1\, Net_80));
PWMInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_120);
\StepperStep:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_176,
		enable=>one,
		clock_out=>\StepperStep:TimerUDB:ClockOutFromEnBlock\);
\StepperStep:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \StepperStep:TimerUDB:status_3\,
			\StepperStep:TimerUDB:status_2\, zero, \StepperStep:TimerUDB:status_tc\),
		interrupt=>\StepperStep:Net_55\);
\StepperStep:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, Net_180, \StepperStep:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\StepperStep:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperStep:TimerUDB:nc11\,
		f0_blk_stat=>\StepperStep:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\StepperStep:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\StepperStep:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\StepperStep:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\StepperStep:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_eq0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_lt0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_zero0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_ff0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\StepperStep:TimerUDB:sT32:timerdp:cap0_1\, \StepperStep:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\StepperStep:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\StepperStep:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, Net_180, \StepperStep:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\StepperStep:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperStep:TimerUDB:nc10\,
		f0_blk_stat=>\StepperStep:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\StepperStep:TimerUDB:sT32:timerdp:carry0\,
		co=>\StepperStep:TimerUDB:sT32:timerdp:carry1\,
		sir=>\StepperStep:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\StepperStep:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\StepperStep:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\StepperStep:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\StepperStep:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\StepperStep:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_eq0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_eq1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_lt0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_lt1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_zero0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_zero1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_ff0_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_ff1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\StepperStep:TimerUDB:sT32:timerdp:cap0_1\, \StepperStep:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\StepperStep:TimerUDB:sT32:timerdp:cap1_1\, \StepperStep:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\StepperStep:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\StepperStep:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\StepperStep:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, Net_180, \StepperStep:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\StepperStep:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperStep:TimerUDB:nc9\,
		f0_blk_stat=>\StepperStep:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\StepperStep:TimerUDB:sT32:timerdp:carry1\,
		co=>\StepperStep:TimerUDB:sT32:timerdp:carry2\,
		sir=>\StepperStep:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\StepperStep:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\StepperStep:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\StepperStep:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\StepperStep:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\StepperStep:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_eq1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_eq2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_lt1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_lt2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_zero1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_zero2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_ff1_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_ff2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\StepperStep:TimerUDB:sT32:timerdp:cap1_1\, \StepperStep:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\StepperStep:TimerUDB:sT32:timerdp:cap2_1\, \StepperStep:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\StepperStep:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\StepperStep:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\StepperStep:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, Net_180, \StepperStep:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\StepperStep:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperStep:TimerUDB:status_3\,
		f0_blk_stat=>\StepperStep:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\StepperStep:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\StepperStep:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\StepperStep:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\StepperStep:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_eq2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_lt2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_zero2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\StepperStep:TimerUDB:sT32:timerdp:cmp_ff2_1\, \StepperStep:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\StepperStep:TimerUDB:sT32:timerdp:cap2_1\, \StepperStep:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\StepperStep:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_176,
		dig_domain_out=>open);
\StepperStart:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StepperStart:control_7\, \StepperStart:control_6\, \StepperStart:control_5\, \StepperStart:control_4\,
			\StepperStart:control_3\, \StepperStart:control_2\, \StepperStart:control_1\, Net_180));
StepPulseOut:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"036f3ade-a4b1-4d9b-aa76-236e620559cb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_131,
		fb=>(tmpFB_0__StepPulseOut_net_0),
		analog=>(open),
		io=>(tmpIO_0__StepPulseOut_net_0),
		siovref=>(tmpSIOVREF__StepPulseOut_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__StepPulseOut_net_0);
\StepperDirection:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StepperDirection:control_7\, \StepperDirection:control_6\, \StepperDirection:control_5\, \StepperDirection:control_4\,
			\StepperDirection:control_3\, \StepperDirection:control_2\, \StepperDirection:control_1\, Net_148));
StepDirection:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be0d8a39-a004-498f-9fd0-fae40fa82f89",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_148,
		fb=>(tmpFB_0__StepDirection_net_0),
		analog=>(open),
		io=>(tmpIO_0__StepDirection_net_0),
		siovref=>(tmpSIOVREF__StepDirection_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__StepDirection_net_0);
\StepperCount:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_158,
		enable=>one,
		clock_out=>\StepperCount:CounterUDB:ClockOutFromEnBlock\);
\StepperCount:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_155,
		clock=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		status=>(\StepperCount:CounterUDB:status_6\, \StepperCount:CounterUDB:status_5\, zero, zero,
			\StepperCount:CounterUDB:status_2\, \StepperCount:CounterUDB:status_1\, \StepperCount:CounterUDB:status_0\),
		interrupt=>Net_159);
\StepperCount:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \StepperCount:CounterUDB:count_enable\, \StepperCount:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\StepperCount:CounterUDB:nc26\,
		cl0=>\StepperCount:CounterUDB:nc29\,
		z0=>\StepperCount:CounterUDB:nc7\,
		ff0=>\StepperCount:CounterUDB:nc15\,
		ce1=>\StepperCount:CounterUDB:nc8\,
		cl1=>\StepperCount:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperCount:CounterUDB:nc38\,
		f0_blk_stat=>\StepperCount:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\StepperCount:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\StepperCount:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\StepperCount:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\StepperCount:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_eq0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_lt0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_zero0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_ff0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\StepperCount:CounterUDB:sC32:counterdp:cap0_1\, \StepperCount:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\StepperCount:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\StepperCount:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \StepperCount:CounterUDB:count_enable\, \StepperCount:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\StepperCount:CounterUDB:nc25\,
		cl0=>\StepperCount:CounterUDB:nc28\,
		z0=>\StepperCount:CounterUDB:nc2\,
		ff0=>\StepperCount:CounterUDB:nc14\,
		ce1=>\StepperCount:CounterUDB:nc4\,
		cl1=>\StepperCount:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperCount:CounterUDB:nc37\,
		f0_blk_stat=>\StepperCount:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\StepperCount:CounterUDB:sC32:counterdp:carry0\,
		co=>\StepperCount:CounterUDB:sC32:counterdp:carry1\,
		sir=>\StepperCount:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\StepperCount:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\StepperCount:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\StepperCount:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\StepperCount:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\StepperCount:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_eq0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_eq1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_lt0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_lt1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_zero0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_zero1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_ff0_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_ff1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\StepperCount:CounterUDB:sC32:counterdp:cap0_1\, \StepperCount:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\StepperCount:CounterUDB:sC32:counterdp:cap1_1\, \StepperCount:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\StepperCount:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\StepperCount:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\StepperCount:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \StepperCount:CounterUDB:count_enable\, \StepperCount:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\StepperCount:CounterUDB:nc24\,
		cl0=>\StepperCount:CounterUDB:nc27\,
		z0=>\StepperCount:CounterUDB:nc1\,
		ff0=>\StepperCount:CounterUDB:nc13\,
		ce1=>\StepperCount:CounterUDB:nc3\,
		cl1=>\StepperCount:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperCount:CounterUDB:nc36\,
		f0_blk_stat=>\StepperCount:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\StepperCount:CounterUDB:sC32:counterdp:carry1\,
		co=>\StepperCount:CounterUDB:sC32:counterdp:carry2\,
		sir=>\StepperCount:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\StepperCount:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\StepperCount:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\StepperCount:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\StepperCount:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\StepperCount:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_eq1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_eq2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_lt1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_lt2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_zero1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_zero2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_ff1_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_ff2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\StepperCount:CounterUDB:sC32:counterdp:cap1_1\, \StepperCount:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\StepperCount:CounterUDB:sC32:counterdp:cap2_1\, \StepperCount:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\StepperCount:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\StepperCount:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\StepperCount:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \StepperCount:CounterUDB:count_enable\, \StepperCount:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\StepperCount:CounterUDB:per_equal\,
		cl0=>\StepperCount:CounterUDB:nc45\,
		z0=>\StepperCount:CounterUDB:status_1\,
		ff0=>\StepperCount:CounterUDB:per_FF\,
		ce1=>\StepperCount:CounterUDB:cmp_out_i\,
		cl1=>\StepperCount:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\StepperCount:CounterUDB:status_6\,
		f0_blk_stat=>\StepperCount:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\StepperCount:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\StepperCount:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\StepperCount:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\StepperCount:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_eq2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_lt2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_zero2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\StepperCount:CounterUDB:sC32:counterdp:cmp_ff2_1\, \StepperCount:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\StepperCount:CounterUDB:sC32:counterdp:cap2_1\, \StepperCount:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\StepperCount:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e8e1733e-c17d-46a2-8bc5-54d318ee0093",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_158,
		dig_domain_out=>open);
\StepCountReset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StepCountReset:control_7\, \StepCountReset:control_6\, \StepCountReset:control_5\, \StepCountReset:control_4\,
			\StepCountReset:control_3\, \StepCountReset:control_2\, \StepCountReset:control_1\, Net_155));
StepperInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_159);
\LabVIEW_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:reset_reg\);
\LabVIEW_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:txn\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:txn\);
\LabVIEW_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_state_1\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_state_1\);
\LabVIEW_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_state_0\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_state_0\);
\LabVIEW_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_state_2\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_state_2\);
Net_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>Net_4);
\LabVIEW_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_bitclk\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_bitclk\);
\LabVIEW_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_ctrl_mark_last\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_ctrl_mark_last\);
\LabVIEW_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_mark\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_mark\);
\LabVIEW_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:tx_parity_bit\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:tx_parity_bit\);
\LabVIEW_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_state_1\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_state_1\);
\LabVIEW_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_state_0\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_state_0\);
\LabVIEW_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_load_fifo\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_load_fifo\);
\LabVIEW_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_state_3\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_state_3\);
\LabVIEW_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_state_2\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_state_2\);
\LabVIEW_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_bitclk_pre\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_bitclk_enable\);
\LabVIEW_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_state_stop1_reg\);
\LabVIEW_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:pollcount_1\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:pollcount_1\);
\LabVIEW_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:pollcount_0\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:pollcount_0\);
\LabVIEW_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_markspace_status\);
\LabVIEW_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_status_2\);
\LabVIEW_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_status_3\);
\LabVIEW_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_addr_match_status\);
\LabVIEW_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_markspace_pre\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_markspace_pre\);
\LabVIEW_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_parity_error_pre\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_parity_error_pre\);
\LabVIEW_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_break_status\);
\LabVIEW_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_address_detected\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_address_detected\);
\LabVIEW_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_last\\D\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_last\);
\LabVIEW_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LabVIEW_UART:BUART:rx_parity_bit\,
		clk=>\LabVIEW_UART:BUART:clock_op\,
		q=>\LabVIEW_UART:BUART:rx_parity_bit\);
\ByteCounter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ByteCounter:CounterUDB:prevCapture\);
\ByteCounter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\ByteCounter:CounterUDB:per_equal\,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ByteCounter:CounterUDB:overflow_reg_i\);
\ByteCounter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ByteCounter:CounterUDB:underflow_reg_i\);
\ByteCounter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ByteCounter:CounterUDB:per_equal\,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ByteCounter:CounterUDB:tc_reg_i\);
\ByteCounter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\ByteCounter:CounterUDB:cmp_out_i\,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ByteCounter:CounterUDB:prevCompare\);
\ByteCounter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\ByteCounter:CounterUDB:cmp_out_i\,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_36);
\ByteCounter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_9,
		clk=>\ByteCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ByteCounter:CounterUDB:count_stored_i\);
\MotorDrive:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\MotorDrive:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:min_kill_reg\);
\MotorDrive:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:prevCapture\);
\MotorDrive:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:trig_last\);
\MotorDrive:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\MotorDrive:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:runmode_enable\);
\MotorDrive:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\MotorDrive:PWMUDB:sc_kill_tmp\\D\,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:sc_kill_tmp\);
\MotorDrive:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\MotorDrive:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:ltch_kill_reg\);
\MotorDrive:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\MotorDrive:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:dith_count_1\);
\MotorDrive:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\MotorDrive:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:dith_count_0\);
\MotorDrive:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\MotorDrive:PWMUDB:cmp1\,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:prevCompare1\);
\MotorDrive:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\MotorDrive:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:status_0\);
\MotorDrive:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:status_1\);
\MotorDrive:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_80,
		s=>zero,
		r=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:status_5\);
\MotorDrive:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\MotorDrive:PWMUDB:pwm_i\,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_84);
\MotorDrive:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:pwm1_i_reg\);
\MotorDrive:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:pwm2_i_reg\);
\MotorDrive:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\MotorDrive:PWMUDB:status_2\,
		clk=>\MotorDrive:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorDrive:PWMUDB:tc_i_reg\);
\StepperStep:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		q=>\StepperStep:TimerUDB:capture_last\);
\StepperStep:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\StepperStep:TimerUDB:status_tc\,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_131);
\StepperStep:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>Net_180,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		q=>\StepperStep:TimerUDB:hwEnable_reg\);
\StepperStep:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\StepperStep:TimerUDB:ClockOutFromEnBlock\,
		q=>\StepperStep:TimerUDB:capture_out_reg_i\);
\StepperCount:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>\StepperCount:CounterUDB:prevCapture\);
\StepperCount:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\StepperCount:CounterUDB:per_equal\,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>\StepperCount:CounterUDB:overflow_reg_i\);
\StepperCount:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>\StepperCount:CounterUDB:underflow_reg_i\);
\StepperCount:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\StepperCount:CounterUDB:per_equal\,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>\StepperCount:CounterUDB:tc_reg_i\);
\StepperCount:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\StepperCount:CounterUDB:cmp_out_i\,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>\StepperCount:CounterUDB:prevCompare\);
\StepperCount:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\StepperCount:CounterUDB:cmp_out_i\,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_157);
\StepperCount:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_131,
		clk=>\StepperCount:CounterUDB:ClockOutFromEnBlock\,
		q=>\StepperCount:CounterUDB:count_stored_i\);

END R_T_L;
