

================================================================
== Vitis HLS Report for 'merge_arrays_19'
================================================================
* Date:           Thu Apr 20 09:45:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- merge_arrays  |  10000001|  10000001|         2|          1|          1|  10000000|       yes|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i2_13 = alloca i32 1"   --->   Operation 5 'alloca' 'i2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f1_53 = alloca i32 1"   --->   Operation 6 'alloca' 'f1_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%f2_01 = alloca i32 1"   --->   Operation 8 'alloca' 'f2_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%f1_02 = alloca i32 1"   --->   Operation 9 'alloca' 'f1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 0, i32 %f1_02" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 10 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 262144, i32 %f2_01" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 11 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln47 = store i24 0, i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 12 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 524288, i32 %f1_53" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 13 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 15 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i3_54 = load i32 %f1_53" [sort_seperate_bucket/merge_sort.c:63]   --->   Operation 16 'load' 'i3_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_13 = load i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 17 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%f2_41 = load i32 %f2_01" [sort_seperate_bucket/merge_sort.c:58]   --->   Operation 18 'load' 'f2_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f1_54 = load i32 %f1_02" [sort_seperate_bucket/merge_sort.c:53]   --->   Operation 19 'load' 'f1_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln47 = icmp_eq  i24 %i_13, i24 10000000" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 20 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.83ns)   --->   "%add_ln47 = add i24 %i_13, i24 1" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 21 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 22 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %f1_54" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 23 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln49" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 24 'getelementptr' 'in_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.24ns)   --->   "%t1 = load i24 %in_addr" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 25 'load' 't1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp_eq  i32 %f2_41, i32 %i3_54" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 26 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %lor.lhs.false, void %if.then11" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 27 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %f2_41" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 28 'zext' 'zext_ln50' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_addr_13 = getelementptr i32 %in_r, i64 0, i64 %zext_ln50" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 29 'getelementptr' 'in_addr_13' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%t2 = load i24 %in_addr_13" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 30 'load' 't2' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln47 = store i24 %add_ln47, i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 31 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 262144, i32 %i2_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 14 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i2_56 = load i32 %i2_13" [sort_seperate_bucket/merge_sort.c:62]   --->   Operation 32 'load' 'i2_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000000, i64 10000000, i64 10000000"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i24 %i_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 34 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [sort_seperate_bucket/merge_sort.c:48]   --->   Operation 35 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort_seperate_bucket/merge_sort.c:39]   --->   Operation 36 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.24ns)   --->   "%t1 = load i24 %in_addr" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 37 'load' 't1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 38 [1/2] (1.24ns)   --->   "%t2 = load i24 %in_addr_13" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 38 'load' 't2' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp_slt  i32 %f1_54, i32 %i2_56" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 39 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln51_13 = icmp_slt  i32 %t2, i32 %t1" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 40 'icmp' 'icmp_ln51_13' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%xor_ln51 = xor i1 %icmp_ln51_13, i1 1" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 41 'xor' 'xor_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln51 = and i1 %icmp_ln51, i1 %xor_ln51" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 42 'and' 'and_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %and_ln51, void %if.else, void %if.then11" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr i32 %out_r, i64 0, i64 %zext_ln47" [sort_seperate_bucket/merge_sort.c:57]   --->   Operation 44 'getelementptr' 'out_addr_13' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.24ns)   --->   "%store_ln57 = store i32 %t2, i24 %out_addr_13" [sort_seperate_bucket/merge_sort.c:57]   --->   Operation 45 'store' 'store_ln57' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%f2 = add i32 %f2_41, i32 1" [sort_seperate_bucket/merge_sort.c:58]   --->   Operation 46 'add' 'f2' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end21_ifconv"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln47" [sort_seperate_bucket/merge_sort.c:52]   --->   Operation 48 'getelementptr' 'out_addr' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%store_ln52 = store i32 %t1, i24 %out_addr" [sort_seperate_bucket/merge_sort.c:52]   --->   Operation 49 'store' 'store_ln52' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 50 [1/1] (0.88ns)   --->   "%f1 = add i32 %f1_54, i32 1" [sort_seperate_bucket/merge_sort.c:53]   --->   Operation 50 'add' 'f1' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln54 = br void %if.end21_ifconv" [sort_seperate_bucket/merge_sort.c:54]   --->   Operation 51 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%f2_1 = phi i32 %f2_41, void %if.then11, i32 %f2, void %if.else"   --->   Operation 52 'phi' 'f2_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f1_1 = phi i32 %f1, void %if.then11, i32 %f1_54, void %if.else"   --->   Operation 53 'phi' 'f1_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp_eq  i32 %f1_1, i32 %i2_56" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 54 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln60_13 = icmp_eq  i32 %f2_1, i32 %i3_54" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 55 'icmp' 'icmp_ln60_13' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln60 = and i1 %icmp_ln60, i1 %icmp_ln60_13" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 56 'and' 'and_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%i2 = add i32 %i2_56, i32 524288" [sort_seperate_bucket/merge_sort.c:62]   --->   Operation 57 'add' 'i2' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%i3 = add i32 %i3_54, i32 524288" [sort_seperate_bucket/merge_sort.c:63]   --->   Operation 58 'add' 'i3' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_slt  i32 %i2, i32 10000000" [sort_seperate_bucket/merge_sort.c:64]   --->   Operation 59 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.22ns)   --->   "%i2_59 = select i1 %icmp_ln64, i32 %i2, i32 10000000" [sort_seperate_bucket/merge_sort.c:64]   --->   Operation 60 'select' 'i2_59' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp_slt  i32 %i3, i32 10000000" [sort_seperate_bucket/merge_sort.c:66]   --->   Operation 61 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node i3_53)   --->   "%i3_52 = select i1 %icmp_ln66, i32 %i3, i32 10000000" [sort_seperate_bucket/merge_sort.c:66]   --->   Operation 62 'select' 'i3_52' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.22ns)   --->   "%f2_43 = select i1 %and_ln60, i32 %i2_59, i32 %f2_1" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 63 'select' 'f2_43' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.22ns)   --->   "%f1_56 = select i1 %and_ln60, i32 %i3_54, i32 %f1_1" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 64 'select' 'f1_56' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.22ns)   --->   "%i2_58 = select i1 %and_ln60, i32 %i2_59, i32 %i2_56" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 65 'select' 'i2_58' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.22ns) (out node of the LUT)   --->   "%i3_53 = select i1 %and_ln60, i32 %i3_52, i32 %i3_54" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 66 'select' 'i3_53' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %f1_56, i32 %f1_02" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 67 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %f2_43, i32 %f2_01" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 68 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %i3_53, i32 %f1_53" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 69 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %i2_58, i32 %i2_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 70 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 71 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [sort_seperate_bucket/merge_sort.c:71]   --->   Operation 72 'ret' 'ret_ln71' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('f2') [6]  (0 ns)
	'load' operation ('f2', sort_seperate_bucket/merge_sort.c:58) on local variable 'f2' [18]  (0 ns)
	'getelementptr' operation ('in_addr_13', sort_seperate_bucket/merge_sort.c:50) [35]  (0 ns)
	'load' operation ('t2', sort_seperate_bucket/merge_sort.c:50) on array 'in_r' [36]  (1.25 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	'add' operation ('f2', sort_seperate_bucket/merge_sort.c:58) [45]  (0.88 ns)
	multiplexor before 'phi' operation ('f2') with incoming values : ('f2', sort_seperate_bucket/merge_sort.c:58) [53]  (0.387 ns)
	'phi' operation ('f2') with incoming values : ('f2', sort_seperate_bucket/merge_sort.c:58) [53]  (0 ns)
	'icmp' operation ('icmp_ln60_13', sort_seperate_bucket/merge_sort.c:60) [56]  (0.859 ns)
	'and' operation ('and_ln60', sort_seperate_bucket/merge_sort.c:60) [57]  (0.122 ns)
	'select' operation ('f1', sort_seperate_bucket/merge_sort.c:60) [65]  (0.227 ns)
	'store' operation ('store_ln47', sort_seperate_bucket/merge_sort.c:47) of variable 'f1', sort_seperate_bucket/merge_sort.c:60 on local variable 'f1' [68]  (0.387 ns)
	blocking operation 0.615 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
