( ( net
( "LOGIC_OUT<4>" "logic_out<4>" )
( "LOGIC_OUT<15>" "logic_out<15>" )
( "ARITHMETIC_OUT<4>" "arithmetic_out<4>" )
( "net3<14>" "net3<14>" )
( "ctrl_2_buf<10>" "ctrl_2_buf<10>" )
( "LOGIC_OUT<8>" "logic_out<8>" )
( "alu_out<2>" "alu_out<2>" )
( "alu_pre<6>" "alu_pre<6>" )
( "ARITHMETIC_OUT<14>" "arithmetic_out<14>" )
( "net3<5>" "net3<5>" )
( "alu_out<15>" "alu_out<15>" )
( "alu_pre<10>" "alu_pre<10>" )
( "alu_pre<13>" "alu_pre<13>" )
( "ARITHMETIC_OUT<15>" "arithmetic_out<15>" )
( "net3<6>" "net3<6>" )
( "LOGIC_OUT<14>" "logic_out<14>" )
( "alu_out<5>" "alu_out<5>" )
( "net3<12>" "net3<12>" )
( "alu_out<3>" "alu_out<3>" )
( "ARITHMETIC_OUT<1>" "arithmetic_out<1>" )
( "alu_pre<7>" "alu_pre<7>" )
( "ctrl_2_buf<5>" "ctrl_2_buf<5>" )
( "net3<11>" "net3<11>" )
( "LOGIC_OUT<11>" "logic_out<11>" )
( "ARITHMETIC_OUT<0>" "arithmetic_out<0>" )
( "net3<1>" "net3<1>" )
( "net3<8>" "net3<8>" )
( "alu_out<11>" "alu_out<11>" )
( "alu_pre<2>" "alu_pre<2>" )
( "alu_pre<0>" "alu_pre<0>" )
( "alu_pre<1>" "alu_pre<1>" )
( "net3<0>" "net3<0>" )
( "ctrl_2_buf<13>" "ctrl_2_buf<13>" )
( "LOGIC_OUT<12>" "logic_out<12>" )
( "ARITHMETIC_OUT<12>" "arithmetic_out<12>" )
( "alu_pre<8>" "alu_pre<8>" )
( "alu_pre<11>" "alu_pre<11>" )
( "ctrl_2_buf<14>" "ctrl_2_buf<14>" )
( "ctrl_2_buf<9>" "ctrl_2_buf<9>" )
( "ARITHMETIC_OUT<11>" "arithmetic_out<11>" )
( "alu_pre<3>" "alu_pre<3>" )
( "LOGIC_OUT<9>" "logic_out<9>" )
( "ctrl_2_buf<15>" "ctrl_2_buf<15>" )
( "ARITHMETIC_OUT<6>" "arithmetic_out<6>" )
( "ARITHMETIC_OUT<10>" "arithmetic_out<10>" )
( "ctrl_2_buf<11>" "ctrl_2_buf<11>" )
( "net3<4>" "net3<4>" )
( "alu_out<6>" "alu_out<6>" )
( "alu_out<10>" "alu_out<10>" )
( "ARITHMETIC_OUT<8>" "arithmetic_out<8>" )
( "ARITHMETIC_OUT<9>" "arithmetic_out<9>" )
( "LOGIC_OUT<3>" "logic_out<3>" )
( "alu_pre<9>" "alu_pre<9>" )
( "ctrl<2>" "ctrl<2>" )
( "net3<10>" "net3<10>" )
( "net3<3>" "net3<3>" )
( "alu_pre<4>" "alu_pre<4>" )
( "ARITHMETIC_OUT<5>" "arithmetic_out<5>" )
( "alu_out<7>" "alu_out<7>" )
( "ctrl_2_buf<7>" "ctrl_2_buf<7>" )
( "alu_out<9>" "alu_out<9>" )
( "ctrl_2_buf<3>" "ctrl_2_buf<3>" )
( "LOGIC_OUT<1>" "logic_out<1>" )
( "alu_pre<5>" "alu_pre<5>" )
( "ctrl_2_buf<4>" "ctrl_2_buf<4>" )
( "LOGIC_OUT<0>" "logic_out<0>" )
( "alu_pre<15>" "alu_pre<15>" )
( "ctrl_2_buf<8>" "ctrl_2_buf<8>" )
( "LOGIC_OUT<10>" "logic_out<10>" )
( "alu_out<12>" "alu_out<12>" )
( "ctrl_2_buf<12>" "ctrl_2_buf<12>" )
( "net3<15>" "net3<15>" )
( "net3<2>" "net3<2>" )
( "ctrl_2_buf<6>" "ctrl_2_buf<6>" )
( "ctrl_2_buf<0>" "ctrl_2_buf<0>" )
( "ARITHMETIC_OUT<7>" "arithmetic_out<7>" )
( "LOGIC_OUT<2>" "logic_out<2>" )
( "LOGIC_OUT<6>" "logic_out<6>" )
( "net3<7>" "net3<7>" )
( "alu_out<1>" "alu_out<1>" )
( "ARITHMETIC_OUT<3>" "arithmetic_out<3>" )
( "net3<9>" "net3<9>" )
( "alu_pre<14>" "alu_pre<14>" )
( "ctrl_2_buf<2>" "ctrl_2_buf<2>" )
( "net3<13>" "net3<13>" )
( "alu_out<0>" "alu_out<0>" )
( "LOGIC_OUT<7>" "logic_out<7>" )
( "alu_out<8>" "alu_out<8>" )
( "ctrl_2_buf<1>" "ctrl_2_buf<1>" )
( "alu_out<4>" "alu_out<4>" )
( "alu_pre<12>" "alu_pre<12>" )
( "alu_out<14>" "alu_out<14>" )
( "alu_out<13>" "alu_out<13>" )
( "LOGIC_OUT<5>" "logic_out<5>" )
( "ARITHMETIC_OUT<2>" "arithmetic_out<2>" )
( "LOGIC_OUT<13>" "logic_out<13>" )
( "ARITHMETIC_OUT<13>" "arithmetic_out<13>" )
 )
( inst
( "I19" "xi19" )
( "I2<2>" "xi2<2>" )
( "I2<8>" "xi2<8>" )
( "I0<5>" "xi0<5>" )
( "I0<4>" "xi0<4>" )
( "I2<6>" "xi2<6>" )
( "I0<14>" "xi0<14>" )
( "I21" "xi21" )
( "I1<2>" "xi1<2>" )
( "I2<0>" "xi2<0>" )
( "I0<2>" "xi0<2>" )
( "I2<10>" "xi2<10>" )
( "I0<6>" "xi0<6>" )
( "I0<9>" "xi0<9>" )
( "I1<6>" "xi1<6>" )
( "I12" "xi12" )
( "I2<4>" "xi2<4>" )
( "I0<1>" "xi0<1>" )
( "I0<8>" "xi0<8>" )
( "I4" "xi4" )
( "I1<13>" "xi1<13>" )
( "I2<3>" "xi2<3>" )
( "I0<3>" "xi0<3>" )
( "I22" "xi22" )
( "I2<11>" "xi2<11>" )
( "I1<15>" "xi1<15>" )
( "I16" "xi16" )
( "I23" "xi23" )
( "I24" "xi24" )
( "I18" "xi18" )
( "I3" "xi3" )
( "I2<12>" "xi2<12>" )
( "I1<3>" "xi1<3>" )
( "I1<12>" "xi1<12>" )
( "I1<11>" "xi1<11>" )
( "I11" "xi11" )
( "I1<5>" "xi1<5>" )
( "I0<10>" "xi0<10>" )
( "I2<9>" "xi2<9>" )
( "I1<1>" "xi1<1>" )
( "I1<10>" "xi1<10>" )
( "I26" "xi26" )
( "I2<14>" "xi2<14>" )
( "I25" "xi25" )
( "I27" "xi27" )
( "I1<0>" "xi1<0>" )
( "I2<15>" "xi2<15>" )
( "I2<13>" "xi2<13>" )
( "I1<8>" "xi1<8>" )
( "I0<12>" "xi0<12>" )
( "I1<4>" "xi1<4>" )
( "I0<7>" "xi0<7>" )
( "I2<7>" "xi2<7>" )
( "I1<9>" "xi1<9>" )
( "I17" "xi17" )
( "I2<5>" "xi2<5>" )
( "I0<15>" "xi0<15>" )
( "I2<1>" "xi2<1>" )
( "I20" "xi20" )
( "I0<13>" "xi0<13>" )
( "I0<0>" "xi0<0>" )
( "I0<11>" "xi0<11>" )
( "I1<7>" "xi1<7>" )
( "I1<14>" "xi1<14>" )
 )
 )
