Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec  8 02:27:39 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_1_1_timing_summary_routed.rpt -rpx lab4_1_1_timing_summary_routed.rpx
| Design       : lab4_1_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 23 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.178        0.000                      0                   23        0.158        0.000                      0                   23        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.178        0.000                      0                   23        0.476        0.000                      0                   23       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.207        0.000                      0                   23        0.476        0.000                      0                   23       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.178        0.000                      0                   23        0.158        0.000                      0                   23  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.178        0.000                      0                   23        0.158        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.178ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.896ns (28.876%)  route 4.670ns (71.124%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.727 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.727    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.905    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                193.178    

Slack (MET) :             193.269ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.782ns (27.620%)  route 4.670ns (72.380%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.613 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.613    counter_reg[16]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[17]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                193.269    

Slack (MET) :             193.289ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.785ns (27.653%)  route 4.670ns (72.347%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.616 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.616    counter_reg[20]_i_1_n_7
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.905    counter_reg[20]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                193.289    

Slack (MET) :             193.290ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.761ns (27.383%)  route 4.670ns (72.617%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.592 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.592    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[19]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                193.290    

Slack (MET) :             193.364ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.687ns (26.538%)  route 4.670ns (73.462%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.518 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.518    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[18]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                193.364    

Slack (MET) :             193.380ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.671ns (26.353%)  route 4.670ns (73.647%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.502 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.502    counter_reg[16]_i_1_n_7
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[16]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                193.380    

Slack (MET) :             193.384ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.668ns (26.318%)  route 4.670ns (73.682%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.499 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.499    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                193.384    

Slack (MET) :             193.405ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.647ns (26.073%)  route 4.670ns (73.927%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.478 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.478    counter_reg[12]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                193.405    

Slack (MET) :             193.479ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.573ns (25.196%)  route 4.670ns (74.804%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.404 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.404    counter_reg[12]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                193.479    

Slack (MET) :             193.495ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.557ns (25.004%)  route 4.670ns (74.996%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.388 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.388    counter_reg[12]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                193.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.251ns (43.207%)  route 0.330ns (56.793%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.571    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  counter_reg[20]/Q
                         net (fo=23, routed)          0.330    -0.100    counter_reg[20]
    SLICE_X0Y116         LUT5 (Prop_lut5_I1_O)        0.045    -0.055 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.055    counter[20]_i_2_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.010 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.010    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.809    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.105    -0.466    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.296ns (45.622%)  route 0.353ns (54.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.204    -0.030    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  counter[8]_i_4/O
                         net (fo=1, routed)           0.000     0.015    counter[8]_i_4_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.080 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.080    counter_reg[8]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.450    counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.294ns (44.991%)  route 0.359ns (55.009%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.210    -0.024    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.021 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.021    counter[0]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.084 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.084    counter_reg[0]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.447    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.301ns (46.108%)  route 0.352ns (53.892%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.203    -0.031    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.014 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.014    counter[8]_i_5_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.084 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.084    counter_reg[8]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.450    counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.297ns (44.989%)  route 0.363ns (55.011%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.214    -0.020    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.025 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.025    counter[0]_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.091 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.091    counter_reg[0]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.447    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.301ns (46.235%)  route 0.350ns (53.765%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.201    -0.033    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.012    counter[4]_i_5_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    counter_reg[4]_i_1_n_7
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.464    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.296ns (43.801%)  route 0.380ns (56.199%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.231    -0.003    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.042 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.042    counter[4]_i_4_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.107 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.107    counter_reg[4]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.464    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.252ns (37.026%)  route 0.429ns (62.974%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.110 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.110    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.251ns (36.805%)  route 0.431ns (63.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.431     0.002    counter_reg[13]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     0.047    counter[12]_i_4_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.112 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.112    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.285ns (39.938%)  route 0.429ns (60.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.143 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.143    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   Cach/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y113     counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y113     counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y115     counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y116     counter_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y116     counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   Cach/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.207ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.896ns (28.876%)  route 4.670ns (71.124%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.727 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.727    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.934    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                193.207    

Slack (MET) :             193.298ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.782ns (27.620%)  route 4.670ns (72.380%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.613 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.613    counter_reg[16]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.289   198.849    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[17]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                193.298    

Slack (MET) :             193.318ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.785ns (27.653%)  route 4.670ns (72.347%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.616 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.616    counter_reg[20]_i_1_n_7
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.934    counter_reg[20]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                193.318    

Slack (MET) :             193.319ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.761ns (27.383%)  route 4.670ns (72.617%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.592 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.592    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.289   198.849    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[19]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                193.319    

Slack (MET) :             193.393ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.687ns (26.538%)  route 4.670ns (73.462%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.518 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.518    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.289   198.849    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[18]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                193.393    

Slack (MET) :             193.409ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.671ns (26.353%)  route 4.670ns (73.647%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.502 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.502    counter_reg[16]_i_1_n_7
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.289   198.849    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[16]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                193.409    

Slack (MET) :             193.413ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.668ns (26.318%)  route 4.670ns (73.682%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.499 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.499    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                193.413    

Slack (MET) :             193.434ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.647ns (26.073%)  route 4.670ns (73.927%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.478 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.478    counter_reg[12]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                193.434    

Slack (MET) :             193.508ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.573ns (25.196%)  route 4.670ns (74.804%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.404 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.404    counter_reg[12]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                193.508    

Slack (MET) :             193.524ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.557ns (25.004%)  route 4.670ns (74.996%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.388 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.388    counter_reg[12]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                193.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.251ns (43.207%)  route 0.330ns (56.793%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.571    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  counter_reg[20]/Q
                         net (fo=23, routed)          0.330    -0.100    counter_reg[20]
    SLICE_X0Y116         LUT5 (Prop_lut5_I1_O)        0.045    -0.055 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.055    counter[20]_i_2_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.010 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.010    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.809    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.105    -0.466    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.296ns (45.622%)  route 0.353ns (54.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.204    -0.030    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  counter[8]_i_4/O
                         net (fo=1, routed)           0.000     0.015    counter[8]_i_4_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.080 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.080    counter_reg[8]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.450    counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.294ns (44.991%)  route 0.359ns (55.009%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.210    -0.024    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.021 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.021    counter[0]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.084 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.084    counter_reg[0]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.447    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.301ns (46.108%)  route 0.352ns (53.892%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.203    -0.031    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.014 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.014    counter[8]_i_5_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.084 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.084    counter_reg[8]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.450    counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.297ns (44.989%)  route 0.363ns (55.011%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.214    -0.020    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.025 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.025    counter[0]_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.091 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.091    counter_reg[0]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.447    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.301ns (46.235%)  route 0.350ns (53.765%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.201    -0.033    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.012    counter[4]_i_5_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    counter_reg[4]_i_1_n_7
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.464    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.296ns (43.801%)  route 0.380ns (56.199%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.231    -0.003    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.042 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.042    counter[4]_i_4_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.107 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.107    counter_reg[4]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.464    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.252ns (37.026%)  route 0.429ns (62.974%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.110 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.110    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.251ns (36.805%)  route 0.431ns (63.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.431     0.002    counter_reg[13]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     0.047    counter[12]_i_4_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.112 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.112    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.285ns (39.938%)  route 0.429ns (60.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.143 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.143    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   Cach/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y113     counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y113     counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y114     counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y115     counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y114     counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y116     counter_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y116     counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   Cach/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.178ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.896ns (28.876%)  route 4.670ns (71.124%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.727 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.727    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.905    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                193.178    

Slack (MET) :             193.269ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.782ns (27.620%)  route 4.670ns (72.380%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.613 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.613    counter_reg[16]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[17]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                193.269    

Slack (MET) :             193.289ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.785ns (27.653%)  route 4.670ns (72.347%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.616 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.616    counter_reg[20]_i_1_n_7
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.905    counter_reg[20]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                193.289    

Slack (MET) :             193.290ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.761ns (27.383%)  route 4.670ns (72.617%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.592 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.592    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[19]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                193.290    

Slack (MET) :             193.364ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.687ns (26.538%)  route 4.670ns (73.462%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.518 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.518    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[18]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                193.364    

Slack (MET) :             193.380ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.671ns (26.353%)  route 4.670ns (73.647%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.502 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.502    counter_reg[16]_i_1_n_7
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[16]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                193.380    

Slack (MET) :             193.384ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.668ns (26.318%)  route 4.670ns (73.682%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.499 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.499    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                193.384    

Slack (MET) :             193.405ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.647ns (26.073%)  route 4.670ns (73.927%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.478 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.478    counter_reg[12]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                193.405    

Slack (MET) :             193.479ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.573ns (25.196%)  route 4.670ns (74.804%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.404 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.404    counter_reg[12]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                193.479    

Slack (MET) :             193.495ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.557ns (25.004%)  route 4.670ns (74.996%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.388 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.388    counter_reg[12]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                193.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.251ns (43.207%)  route 0.330ns (56.793%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.571    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  counter_reg[20]/Q
                         net (fo=23, routed)          0.330    -0.100    counter_reg[20]
    SLICE_X0Y116         LUT5 (Prop_lut5_I1_O)        0.045    -0.055 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.055    counter[20]_i_2_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.010 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.010    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.809    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.318    -0.253    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.105    -0.148    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.296ns (45.622%)  route 0.353ns (54.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.204    -0.030    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  counter[8]_i_4/O
                         net (fo=1, routed)           0.000     0.015    counter[8]_i_4_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.080 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.080    counter_reg[8]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.132    counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.294ns (44.991%)  route 0.359ns (55.009%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.210    -0.024    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.021 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.021    counter[0]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.084 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.084    counter_reg[0]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.129    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.301ns (46.108%)  route 0.352ns (53.892%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.203    -0.031    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.014 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.014    counter[8]_i_5_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.084 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.084    counter_reg[8]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.132    counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.297ns (44.989%)  route 0.363ns (55.011%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.214    -0.020    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.025 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.025    counter[0]_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.091 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.091    counter_reg[0]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.129    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.301ns (46.235%)  route 0.350ns (53.765%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.201    -0.033    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.012    counter[4]_i_5_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    counter_reg[4]_i_1_n_7
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.146    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.296ns (43.801%)  route 0.380ns (56.199%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.231    -0.003    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.042 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.042    counter[4]_i_4_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.107 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.107    counter_reg[4]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.146    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.252ns (37.026%)  route 0.429ns (62.974%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.110 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.110    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.251ns (36.805%)  route 0.431ns (63.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.431     0.002    counter_reg[13]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     0.047    counter[12]_i_4_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.112 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.112    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.285ns (39.938%)  route 0.429ns (60.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.143 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.143    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.178ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.896ns (28.876%)  route 4.670ns (71.124%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.727 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.727    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.905    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                193.178    

Slack (MET) :             193.269ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.782ns (27.620%)  route 4.670ns (72.380%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.613 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.613    counter_reg[16]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[17]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                193.269    

Slack (MET) :             193.289ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.785ns (27.653%)  route 4.670ns (72.347%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 198.561 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.393 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    counter_reg[16]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.616 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.616    counter_reg[20]_i_1_n_7
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.582   198.561    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.600   199.161    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062   198.905    counter_reg[20]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                193.289    

Slack (MET) :             193.290ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.761ns (27.383%)  route 4.670ns (72.617%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.592 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.592    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[19]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                193.290    

Slack (MET) :             193.364ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.687ns (26.538%)  route 4.670ns (73.462%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.518 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.518    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[18]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                193.364    

Slack (MET) :             193.380ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.671ns (26.353%)  route 4.670ns (73.647%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.279 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.279    counter_reg[12]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.502 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.502    counter_reg[16]_i_1_n_7
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.583   198.562    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062   198.882    counter_reg[16]
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                193.380    

Slack (MET) :             193.384ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.668ns (26.318%)  route 4.670ns (73.682%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.499 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.499    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                193.384    

Slack (MET) :             193.405ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.647ns (26.073%)  route 4.670ns (73.927%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.478 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.478    counter_reg[12]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                193.405    

Slack (MET) :             193.479ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.573ns (25.196%)  route 4.670ns (74.804%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.404 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.404    counter_reg[12]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                193.479    

Slack (MET) :             193.495ns  (required time - arrival time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.557ns (25.004%)  route 4.670ns (74.996%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.701    -0.839    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  counter_reg[20]/Q
                         net (fo=23, routed)          4.475     4.092    counter_reg[20]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.124     4.216 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.195     4.411    counter[0]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.937 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    counter_reg[0]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    counter_reg[4]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.165    counter_reg[8]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.388 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.388    counter_reg[12]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                193.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.251ns (43.207%)  route 0.330ns (56.793%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.571    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  counter_reg[20]/Q
                         net (fo=23, routed)          0.330    -0.100    counter_reg[20]
    SLICE_X0Y116         LUT5 (Prop_lut5_I1_O)        0.045    -0.055 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.055    counter[20]_i_2_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.010 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.010    counter_reg[20]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.809    clk5
    SLICE_X0Y116         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.318    -0.253    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.105    -0.148    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.296ns (45.622%)  route 0.353ns (54.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.204    -0.030    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  counter[8]_i_4/O
                         net (fo=1, routed)           0.000     0.015    counter[8]_i_4_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.080 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.080    counter_reg[8]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.132    counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.294ns (44.991%)  route 0.359ns (55.009%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.210    -0.024    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.021 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.021    counter[0]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.084 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.084    counter_reg[0]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.129    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.301ns (46.108%)  route 0.352ns (53.892%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.203    -0.031    salida_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.014 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.014    counter[8]_i_5_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.084 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.084    counter_reg[8]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.132    counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.297ns (44.989%)  route 0.363ns (55.011%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.214    -0.020    salida_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.025 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.025    counter[0]_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.091 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.091    counter_reg[0]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.129    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.301ns (46.235%)  route 0.350ns (53.765%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.201    -0.033    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.012    counter[4]_i_5_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    counter_reg[4]_i_1_n_7
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.146    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.296ns (43.801%)  route 0.380ns (56.199%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.149    -0.279    counter_reg[5]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  salida_i_3/O
                         net (fo=22, routed)          0.231    -0.003    salida_i_3_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.042 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.042    counter[4]_i_4_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.107 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.107    counter_reg[4]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.146    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.252ns (37.026%)  route 0.429ns (62.974%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.110 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.110    counter_reg[16]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.251ns (36.805%)  route 0.431ns (63.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.431     0.002    counter_reg[13]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     0.047    counter[12]_i_4_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.112 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.112    counter_reg[12]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.285ns (39.938%)  route 0.429ns (60.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.570    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.429    -0.001    counter_reg[18]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.044    counter[16]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.143 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.143    counter_reg[16]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.808    clk5
    SLICE_X0Y115         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.291    





