Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 24 20:02:09 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.918        0.000                      0                  226        0.122        0.000                      0                  226        3.870        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.918        0.000                      0                  226        0.122        0.000                      0                  226        3.870        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 tail_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.874ns (28.767%)  route 2.164ns (71.233%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.431     4.590    clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  tail_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.348     4.938 r  tail_reg_rep[4]/Q
                         net (fo=18, routed)          1.223     6.160    ram_reg_0_31_6_11/ADDRB4
    SLICE_X64Y34         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.243     6.403 r  ram_reg_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.942     7.345    Multi_Display/data[8]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.283     7.628 r  Multi_Display/digit_D/O
                         net (fo=1, routed)           0.000     7.628    Multi_Display/digit_D_n_0
    SLICE_X65Y33         FDRE                                         r  Multi_Display/digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    Multi_Display/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  Multi_Display/digit_D_reg/C
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X65Y33         FDRE (Setup_fdre_C_D)        0.032    14.547    Multi_Display/digit_D_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 Multi_Display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/counter_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.333ns (45.524%)  route 1.595ns (54.476%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.423     4.582    Multi_Display/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Multi_Display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  Multi_Display/counter_reg[2]/Q
                         net (fo=4, routed)           0.790     5.751    Multi_Display/counter_reg[2]
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.105     5.856 r  Multi_Display/counter_new5_carry_i_7/O
                         net (fo=1, routed)           0.000     5.856    Multi_Display/counter_new5_carry_i_7_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.300 r  Multi_Display/counter_new5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.300    Multi_Display/counter_new5_carry_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.400 r  Multi_Display/counter_new5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.400    Multi_Display/counter_new5_carry__0_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.500 r  Multi_Display/counter_new5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.500    Multi_Display/counter_new5_carry__1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.600 r  Multi_Display/counter_new5_carry__2/CO[3]
                         net (fo=2, routed)           0.806     7.405    Multi_Display/counter_new5
    SLICE_X61Y32         LUT3 (Prop_lut3_I1_O)        0.105     7.510 r  Multi_Display/counter_new[0]_i_1/O
                         net (fo=1, routed)           0.000     7.510    Multi_Display/counter_new[0]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  Multi_Display/counter_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.323    14.323    Multi_Display/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  Multi_Display/counter_new_reg[0]/C
                         clock pessimism              0.240    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.030    14.558    Multi_Display/counter_new_reg[0]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 Multi_Display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.333ns (45.524%)  route 1.595ns (54.476%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.423     4.582    Multi_Display/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Multi_Display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  Multi_Display/counter_reg[2]/Q
                         net (fo=4, routed)           0.790     5.751    Multi_Display/counter_reg[2]
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.105     5.856 r  Multi_Display/counter_new5_carry_i_7/O
                         net (fo=1, routed)           0.000     5.856    Multi_Display/counter_new5_carry_i_7_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.300 r  Multi_Display/counter_new5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.300    Multi_Display/counter_new5_carry_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.400 r  Multi_Display/counter_new5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.400    Multi_Display/counter_new5_carry__0_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.500 r  Multi_Display/counter_new5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.500    Multi_Display/counter_new5_carry__1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.600 r  Multi_Display/counter_new5_carry__2/CO[3]
                         net (fo=2, routed)           0.806     7.405    Multi_Display/counter_new5
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.105     7.510 r  Multi_Display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     7.510    Multi_Display/counter_new[1]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  Multi_Display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.323    14.323    Multi_Display/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  Multi_Display/counter_new_reg[1]/C
                         clock pessimism              0.240    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.032    14.560    Multi_Display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.630ns (25.586%)  route 1.832ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.367     4.526    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.398     4.924 f  state_reg[2]/Q
                         net (fo=5, routed)           0.738     5.662    state_reg_n_0_[2]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.232     5.894 r  head[4]_i_1/O
                         net (fo=29, routed)          1.094     6.988    ram_reg_0_31_0_5/WE
    SLICE_X64Y33         RAMS32                                       r  ram_reg_0_31_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.325    14.325    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMS32                                       r  ram_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.225    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X64Y33         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    14.080    ram_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMS32                                       r  ram_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMS32                                       r  ram_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.012%)  route 0.177ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  head_reg[4]/Q
                         net (fo=26, routed)          0.177     1.777    ram_reg_0_31_0_5/ADDRD4
    SLICE_X64Y33         RAMS32                                       r  ram_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMS32                                       r  ram_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.655    ram_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.467%)  route 0.338ns (70.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  head_reg[1]/Q
                         net (fo=31, routed)          0.338     1.951    ram_reg_0_31_0_5/ADDRD1
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.467%)  route 0.338ns (70.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  head_reg[1]/Q
                         net (fo=31, routed)          0.338     1.951    ram_reg_0_31_0_5/ADDRD1
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.986    ram_reg_0_31_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y27   Multi_Display/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y29   Multi_Display/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y29   Multi_Display/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y30   Multi_Display/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y30   Multi_Display/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y30   Multi_Display/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y30   Multi_Display/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y31   Multi_Display/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y31   Multi_Display/counter_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y35   ram_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y35   ram_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y35   ram_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y33   ram_reg_0_31_0_5/RAMB/CLK



