use std::{num::NonZeroU16, sync::atomic::AtomicUsize};
use log::{debug, error, warn};

use crate::mem::BigEndianMemory;

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub(super) enum CardCapacity {
    /// Standard Capacity SD Memory Card (up to and including 2 GB).
    /// Uses byte addressing for memory access commands.
    /// Uses CSD Version 1.0.
    /// Does not respond to CMD8 (presents as a v1.x card).
    StandardCapacity,
    /// High Capacity SD Memory Card (more than 2 GB, up to 32 GB).
    /// Uses block (512 byte) addressing for memory access commands.
    /// Uses CSD Version 2.0.
    /// Responds to CMD8.
    HighCapacity,
}
impl CardCapacity {
    fn from_bytes(len: usize) -> Self {
        const TWO_GB: usize = 2 * 1024 * 1024 * 1024;
        if len > TWO_GB {
            CardCapacity::HighCapacity
        } else {
            CardCapacity::StandardCapacity
        }
    }
}

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
/// The Transaction State of the emulated SD card.
/// The SD Interface and Bus Tasks will check and update this as I/O is performed on the card
pub(super) enum CardTXStatus {
    /// No Transaction in progress. The default state.
    None,
    /// A multi-block Read transaction has been issued, but the SD Interface hasn't told anyone yet.
    MultiReadPending,
    /// A multi-block Read transaction in in progress, the SD Interface is redirecting reads from it's Buffer Data Port to the Card's backing memory
    MultiReadInProgress,
    /// A multi-block Write transaction has been issued, but the SD Interface hasn't told anyone yet.
    MultiWritePending,
    /// A multi-block Read transaction in in progress, the SD Interface is redirecting writes to it's Buffer Data Port to the Card's backing memory
    MultiWriteInProgress,
    /// The SD Interface is performing DMA Read operations on the Card's backing memory.
    DMAReadInProgress,
    /// The SD Interface is performing DMA Write operations on the Card's backing memory.
    DMAWriteInProgress,
}

impl Default for CardTXStatus {
    fn default() -> Self {
        Self::None
    }
}

#[derive(Debug, Clone)]
pub struct Command {
    pub index: u8,
    _ty: CommandType,
    _data_present: bool,
    // command_idx_ck: bool,
    // crc_ck: bool,
    _response: bool,
}

impl From<u32> for Command {
    fn from(value: u32) -> Self {
            Self {
                index: ((value & 0x3f00) >> 8) as u8,
                _ty: CommandType::new(((value & (1<<6)) >> 6) == 1, ((value & (1<<7)) >> 7) == 1),
                _data_present: ((value & (1<<5)) >> 5 == 1),
                // command_idx_ck: ((value & (1<<4)) >> 5 == 1),
                // crc_ck: ((value & (1<<3)) >> 5 == 1),
                _response: value & 0b11 != 0,
            }
    }
}

#[derive(Debug, Clone, Copy)]
enum CommandType {
    /// CMD12, CMD52 for writing I/O Abort in CCCR
    Abort,
    /// CMD52 for writing Function Select in CCCR
    Resume,
    /// CMD 52 for writing Bus Suspend in CCCR
    Suspend,
    /// All other commands
    Normal,
}
impl CommandType {
    fn new(bit6: bool, bit7: bool) -> Self {
        match (bit6, bit7) {
            (true, true) => Self::Abort,
            (true, false) => Self::Resume,
            (false, true) => Self::Suspend,
            (false, false) => Self::Normal,
        }
    }
}
use parking_lot::Mutex;
#[derive(Debug)]
pub(super) struct Card {
    pub available: bool,
    pub state: CardState,
    pub backing_mem: Mutex<BigEndianMemory>,
    acmd: bool,
    ocr: OcrReg,
    cid: CidReg,
    /// Relative Card Address. The Host Driver will help us assign one and then use this to select us as the Active card.
    rca: Option<NonZeroU16>,
    csd: CsdReg,
    /// Whether this card is SDSC (<=2GB) or SDHC (>2GB).
    pub capacity: CardCapacity,
    /// The Card is selected by the Host Driver
    selected: bool,
    /// Pointer into the Backing Mem to keep track of multi-block transfers
    pub rw_index: AtomicUsize,
    /// The end address for the multi-block transfer. Should equal the initial rw_index + BlockCount*BlockSize
    pub rw_stop: usize,
    pub tx_status: CardTXStatus,
    /// When true, the in-progress PIO read is served from `switch_status_buf` (CMD6's
    /// synthesized status block) rather than `backing_mem`.
    pub reading_switch_status: bool,
    /// Scratch buffer for CMD6 (SWITCH_FUNC)'s 64-byte status response.
    pub switch_status_buf: [u8; 64],
}

impl Card {
    /// Build an interface with no card ever inserted, e.g. for SDHC1, which is wired to the
    /// BCM4318 WLAN card rather than an actual SD card slot.
    pub(super) fn new_unavailable() -> Self {
        let len = 0usize;
        let backing_mem = BigEndianMemory::new(len, None, false).unwrap();
        let capacity = CardCapacity::from_bytes(len);
        Self {
            available: false,
            state: Default::default(),
            backing_mem: Mutex::new(backing_mem),
            acmd: Default::default(),
            ocr: OcrReg::new(capacity),
            cid: Default::default(),
            rca: Default::default(),
            csd: CsdReg::new(len, capacity),
            capacity,
            selected: Default::default(),
            rw_index: Default::default(),
            rw_stop: Default::default(),
            tx_status: Default::default(),
            reading_switch_status: false,
            switch_status_buf: [0u8; 64],
        }
    }

    pub(super) fn new() -> Self {
        const FILENAME: &str = "sd.img";
        let mut len = 0usize;
        let backing_mem: BigEndianMemory;
        let mut card_inserted = true;
        if let Ok(f) = std::fs::File::open(FILENAME)
        && let Ok(metadata) = f.metadata() {
            len = metadata.len() as usize;
            backing_mem = BigEndianMemory::new(len, Some(FILENAME), false).unwrap_or_else(|_|{
                card_inserted = false;
                BigEndianMemory::new(len, None, false).unwrap()
            });
        }
        else {
            card_inserted = false;
            backing_mem = BigEndianMemory::new(len, None, false).unwrap();
        }
        let capacity = CardCapacity::from_bytes(len);
        debug!(target: "SDHC", "SD card image size: {} bytes, capacity type: {:?}", len, capacity);
        Self {
            available: card_inserted,
            state: Default::default(),
            backing_mem: Mutex::new(backing_mem),
            acmd: Default::default(),
            ocr: OcrReg::new(capacity),
            cid: Default::default(),
            rca: Default::default(),
            csd: CsdReg::new(len, capacity),
            capacity,
            selected: Default::default(),
            rw_index: Default::default(),
            rw_stop: Default::default(),
            tx_status: Default::default(),
            reading_switch_status: false,
            switch_status_buf: [0u8; 64],
        }
    }
}

impl Card {
    /// Issue a command to the emulated SD card. Unimplemented commands will terminate the emulator.
    pub(super) fn issue(&mut self, cmd: Command, argument: u32) -> Option<Response> {
        let acmd = std::mem::replace(&mut self.acmd, false);
        match (acmd, cmd.index) {
            (false, 0) => { return Some(self.cmd0(argument)); },
            (false, 8) => { return self.cmd8(argument); },
            (true, 41) => { return Some(self.acmd41(argument)); },
            (false, 2) => { return Some(self.cmd2(argument)); },
            (false, 3) => { return Some(self.cmd3(argument)); },
            (false, 9) => { return Some(self.cmd9(argument)); },
            (false, 7) => { return self.cmd7(argument); },
            (false, 6) => { return Some(self.cmd6(argument)); },
            (false, 13) => { return Some(self.cmd13(argument)); },
            (false, 16) => { return Some(self.cmd16(argument)); },
            (false, 17) => { return Some(self.cmd17(argument)); },
            (false, 18) => { return Some(self.cmd18(argument)); },
            (false, 25) => { return Some(self.cmd25(argument)); },
            (true, 6) => { return Some(self.acmd6(argument)); },
            (_, 55) => {
                self.acmd = true;
                return Some(Response::Regular(0));
            }
            _ => {
                error!(target: "SDHC", "SD Card {}CMD{} not implemented", match acmd { true => "A", false => ""}, cmd.index);
                panic!();
            },
        }
    }
    fn cmd8(&mut self, argument: u32) -> Option<Response> {
        match self.capacity {
            CardCapacity::HighCapacity => {
                Some(Response::Regular(argument & 0xfff))
            },
            CardCapacity::StandardCapacity => {
                None
            },
        }
    }
    fn cmd0(&mut self, _argument: u32) -> Response {
        self.state = CardState::Idle;
        Response::Regular(0)
    }
    fn acmd41(&mut self, _argument: u32) -> Response {
        self.state = CardState::Ready;
        Response::Regular(self.ocr.0)
    }
    fn cmd2(&mut self, _argument: u32) -> Response {
        self.state = CardState::Ident;
        Response::R2(self.cid.0)
    }
    fn cmd3(&mut self, _argument: u32) -> Response {
        self.state = CardState::Stby;
        self.rca = Some(NonZeroU16::new(0x4321).unwrap());
        match self.rca {
            Some(existing) => {
                self.rca = Some(existing.checked_add(1).unwrap())
            },
            None => self.rca = Some(NonZeroU16::new(0x4321).unwrap()),
        }
        Response::Regular((self.rca.unwrap().get() as u32) << 16 | self.state.bits_for_card_status() as u32)
    }
    fn cmd9(&mut self, _argument: u32) -> Response {
        Response::R2(self.csd.0)
    }
    fn cmd13(&self, _argument: u32) -> Response {
        Response::Regular((self.state.bits_for_card_status() as u32) << 9)
    }
    /// SWITCH_FUNC. We don't implement any alternate speed/current/driver-strength
    /// functions, so every function group reports "not supported" (an all-zero status
    /// block). Host drivers are required to treat that as "stay at default settings",
    /// which is exactly the behavior of a real card with no optional functions.
    fn cmd6(&mut self, _argument: u32) -> Response {
        self.switch_status_buf = [0u8; 64];
        self.reading_switch_status = true;
        self.state = CardState::Data;
        self.rw_index.store(0, std::sync::atomic::Ordering::Relaxed);
        let response = (self.state.bits_for_card_status() as u32) << 9;
        self.tx_status = CardTXStatus::MultiReadPending;
        Response::Regular(response)
    }
    fn cmd7(&mut self, argument: u32) -> Option<Response> {
        let selected_addr = (argument >> 16) as u16;
        if let Some(rca) = self.rca && selected_addr == rca.get() {
            if self.state == CardState::Dis {
                self.state = CardState::Prg;
            }
            else {
                self.state = CardState::Trans;
            }
            debug!(target: "SDHC", "card selected");
            self.selected = true;
            return None;
        }
        else {
            self.selected = false;
            debug!(target: "SDHC", "card diselected");
            if self.state == CardState::Prg {
                self.state = CardState::Dis;
            }
            else {
                self.state = CardState::Stby;
            }
        }
        None
    }
    fn cmd16(&self, argument: u32) -> Response {
        let mut response = (self.state.bits_for_card_status() as u32) << 9;
        if argument != 512 {
            error!(target: "SDHC", "CMD16 with block len != 512 is not currently supported");
            response |= 1 << 29; // block len error
        }
        Response::Regular(response)
    }
    /// SDHC: argument is a block address
    /// SDSC: argument is already a byte address
    fn argument_to_byte_offset(&self, argument: u32) -> usize {
        match self.capacity {
            CardCapacity::HighCapacity => argument as usize * 512,
            CardCapacity::StandardCapacity => argument as usize,
        }
    }
    fn cmd17(&mut self, argument: u32) -> Response {
        let byte_offset = self.argument_to_byte_offset(argument);
        log::debug!(target: "SDHC", "Issued single block transfer(R): byte offset {} (arg=0x{:x}, {:?})", byte_offset, argument, self.capacity);
        self.state = CardState::Data;
        self.rw_index.store(byte_offset, std::sync::atomic::Ordering::Relaxed);
        let response = (self.state.bits_for_card_status() as u32) << 9;
        // The single-vs-multi distinction lives in the host's TxMode/BlockCount registers,
        // not here: the SDHC interface drives completion off BlockCount regardless, so this
        // reuses the same pending state as CMD18.
        self.tx_status = CardTXStatus::MultiReadPending;
        Response::Regular(response)
    }
    fn cmd18(&mut self, argument: u32) -> Response {
        let byte_offset = self.argument_to_byte_offset(argument);
        log::debug!(target: "SDHC", "Issued multi block transfer(R): byte offset {} (arg=0x{:x}, {:?})", byte_offset, argument, self.capacity);
        self.state = CardState::Data;
        self.rw_index.store(byte_offset, std::sync::atomic::Ordering::Relaxed);
        let response = (self.state.bits_for_card_status() as u32) << 9;
        self.tx_status = CardTXStatus::MultiReadPending;
        Response::Regular(response)
    }
    fn cmd25(&mut self, argument: u32) -> Response {
        let byte_offset = self.argument_to_byte_offset(argument);
        log::debug!(target: "SDHC", "Issued multi block transfer(W): byte offset {} (arg=0x{:x}, {:?})", byte_offset, argument, self.capacity);
        self.state = CardState::Rcv;
        self.rw_index.store(byte_offset, std::sync::atomic::Ordering::Relaxed);
        let response = (self.state.bits_for_card_status() as u32) << 9;
        self.tx_status = CardTXStatus::MultiWritePending;
        Response::Regular(response)
    }
    fn acmd6(&mut self, _argument: u32) -> Response {
        // Set bus width command, we aren't emulating individual SD bus cycles, so this is just a stub
        Response::Regular((self.state.bits_for_card_status() as u32) << 9)
    }
}

#[derive(Debug, Clone, Copy, PartialEq)]
/// The card response to commands.
/// Different types are for mapping the Part 1 response field bits to Part 2 Response Register bits
pub(super) enum Response {
    /// R1, R3, R4, R5, R6, R7. Part 1 [39:8] to Part 2 [31:0]
    Regular(u32),
    // AutoCMD12(u32), // Part 1 [39:8] to Part 2 [127:96]
    /// Part 1 [127:8] to Part 2 [119:0]
    R2(u128),
}

#[allow(dead_code)]
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
#[repr(u8)]
/// Card States as defined in Part 1
pub(super) enum CardState {
    Idle,
    Ready,
    Ident,
    Stby,
    Trans,
    Data,
    Rcv,
    Prg,
    Dis,
    Ina,
}
impl Default for CardState {
    fn default() -> Self {
        Self::Idle
    }
}
impl CardState {
    // Part1 simplified version 2 - Table 4-35
    fn bits_for_card_status(&self) -> u8 {
        match self {
            Self::Idle => 0,
            Self::Ready => 1,
            Self::Ident => 2,
            Self::Stby => 3,
            Self::Trans => 4,
            Self::Data => 5,
            Self::Rcv => 6,
            Self::Prg => 7,
            Self::Dis => 8,
            Self::Ina => panic!(),
            // 9-14 reserved
            // 15 reserved for io mode
        }
    }
}

#[derive(Debug, Clone, Copy, PartialEq, Eq, PartialOrd, Ord)]
/// Operation Condition Register of the emulated SD card.
/// Mostly does not matter.
struct OcrReg(u32);

impl OcrReg {
    fn new(capacity: CardCapacity) -> Self {
        let ccs = match capacity {
            CardCapacity::HighCapacity => 1 << 30, // CCS = 1: High Capacity
            CardCapacity::StandardCapacity => 0,    // CCS = 0: Standard Capacity
        };
        Self((1 << 31 /* powerup complete */) | ccs | (1 << 20 /* 3.3v */))
    }
}

#[derive(Debug, Clone, Copy, PartialEq, Eq, PartialOrd, Ord)]
struct CidReg(u128);

impl Default for CidReg {
    fn default() -> Self {
        let man_id:u128 = 0xffff << 120;
        let oid: u128 = (65 << 119) | (80 << 118); // AP
        let pnm: u128 = (73 << 117) | (82 << 116) | (79 << 115) | (78 << 114) | (89 << 113);
        let crc = 0; // FIXME !!
        Self(man_id | oid | pnm | crc | 1)
    }
}

#[derive(Debug, Clone, Copy, PartialEq, Eq, PartialOrd, Ord)]
/// Card Specific Data Register of the emulated SD card.
/// Defines to the Host Driver what kind of card we are and what we support.
struct CsdReg(u128);

impl CsdReg {
    fn new(len: usize, capacity: CardCapacity) -> Self {
        match capacity {
            CardCapacity::HighCapacity => Self::new_v2(len / 512),
            CardCapacity::StandardCapacity => Self::new_v1(len),
        }
    }

    /// Build CSD Version 2.0 for SDHC cards (>2GB).
    /// C_SIZE is in units of 512KB: memory capacity = (C_SIZE+1) * 512K byte
    fn new_v2(num_blocks: usize) -> Self {
        let num_blocks = ((num_blocks & 0x3fffff) + 1) as u128; // mask to 22 bit, spec builds in an additional +1 as well.
        let x =
            (1 << 126) | //structure ver 2
            (0xe << 112) | // TAAC fixed defintion
            (0x32 << 96) | // trans speed for 25Mhz
            (0b010110110101 << 84) | // command classes - mandatory only
            (0x9 << 80) | // block len fixed to 512
            (num_blocks << 48) | // card size in blocks
            (1 << 46) | // erase block en fixed
            (0x7f << 39) | // sector size fixed
            (0b10 << 26) | //write speed factor fixed
            (9 << 22) | // write bl len fixed
            (3 << 10) // file format other
        ;
        Self(x >> 8) /* mini is off, or we are - probably us!! */
    }

    /// Build CSD Version 1.0 for SDSC cards (<=2GB).
    /// Uses the C_SIZE / C_SIZE_MULT / READ_BL_LEN encoding per SD Physical Layer spec Table 5-4.
    ///
    /// memory capacity = BLOCKNR * BLOCK_LEN
    /// BLOCKNR = (C_SIZE+1) * MULT
    /// MULT = 2^(C_SIZE_MULT+2)
    /// BLOCK_LEN = 2^READ_BL_LEN
    fn new_v1(len: usize) -> Self {
        // ?? worth supporting oddly sized cards ??
        //
        // C_SIZE is 12 bits (0..4095), C_SIZE_MULT is 3 bits (0..7), READ_BL_LEN is 9,10, or 11.
        //
        // try READ_BL_LEN = 9 (512 bytes) first, then 10 (1024), then 11 (2048).
        // for each, try C_SIZE_MULT from 0..7.
        // Pick the first combination that works.
        //
        let mut read_bl_len: u128 = 9;
        let mut c_size: u128 = 0;
        let mut c_size_mult: u128 = 0;
        let mut found = false;

        for bl_len in [9u32, 10, 11] {
            let block_len = 1usize << bl_len;
            if len % block_len != 0 {
                continue;
            }
            let total_blocks = len / block_len;
            for mult_val in 0u32..=7 {
                let mult = 1usize << (mult_val + 2);
                if total_blocks % mult != 0 {
                    continue;
                }
                let cs = (total_blocks / mult).saturating_sub(1); // C_SIZE = BLOCKNR/MULT - 1
                if cs <= 0xFFF { // C_SIZE fits in 12 bits
                    read_bl_len = bl_len as u128;
                    c_size = cs as u128;
                    c_size_mult = mult_val as u128;
                    found = true;
                    break;
                }
            }
            if found { break; }
        }

        if !found {
            // Fallback: pick something reasonable. Use 512-byte blocks and max out C_SIZE_MULT.
            // This handles odd-sized images by rounding down
            let block_len = 512usize;
            let mult = 1usize << 9; // C_SIZE_MULT=7 -> MULT=512
            let total_blocks = len / block_len;
            c_size = ((total_blocks / mult).saturating_sub(1).min(0xFFF)) as u128;
            c_size_mult = 7;
            read_bl_len = 9;
            warn!(target: "SDHC", "CSD v1: using fallback encoding, capacity may not match exactly");
        }

        debug!(target: "SDHC", "CSD v1: READ_BL_LEN={}, C_SIZE={}, C_SIZE_MULT={}", read_bl_len, c_size, c_size_mult);

        // CSD v1.0 bit layout (128 bits, [127:0]):
        //  [127:126] CSD_STRUCTURE = 0 (v1.0)
        //  [125:120] reserved = 0
        //  [119:112] TAAC
        //  [111:104] NSAC
        //  [103:96]  TRAN_SPEED
        //  [95:84]   CCC
        //  [83:80]   READ_BL_LEN
        //  [79]      READ_BL_PARTIAL = 1
        //  [78]      WRITE_BLK_MISALIGN = 0
        //  [77]      READ_BLK_MISALIGN = 0
        //  [76]      DSR_IMP = 0
        //  [75:74]   reserved = 0
        //  [73:62]   C_SIZE (12 bits)
        //  [61:59]   VDD_R_CURR_MIN
        //  [58:56]   VDD_R_CURR_MAX
        //  [55:53]   VDD_W_CURR_MIN
        //  [52:50]   VDD_W_CURR_MAX
        //  [49:47]   C_SIZE_MULT (3 bits)
        //  [46]      ERASE_BLK_EN = 1
        //  [45:39]   SECTOR_SIZE = 0x7f (128 write blocks)
        //  [38:32]   WP_GRP_SIZE = 0
        //  [31]      WP_GRP_ENABLE = 0
        //  [30:29]   reserved = 0
        //  [28:26]   R2W_FACTOR = 0b010 (4x)
        //  [25:22]   WRITE_BL_LEN = READ_BL_LEN
        //  [21]      WRITE_BL_PARTIAL = 0
        //  [20:16]   reserved = 0
        //  [15]      FILE_FORMAT_GRP = 0
        //  [14]      COPY = 0
        //  [13]      PERM_WRITE_PROTECT = 0
        //  [12]      TMP_WRITE_PROTECT = 0
        //  [11:10]   FILE_FORMAT = 0b11 (other)
        //  [9:8]     reserved = 0
        //  [7:1]     CRC = 0 (not checked ????)
        //  [0]       always 1
        let x: u128 =
            (0u128 << 126) |                    // CSD_STRUCTURE = 0 (v1.0)
            (0x26u128 << 112) |                 // TAAC = 0x26 (1ms, matches typical SDSC)
            (0x00u128 << 104) |                 // NSAC = 0
            (0x32u128 << 96) |                  // TRAN_SPEED = 25MHz
            (0b010110110101u128 << 84) |        // CCC - mandatory classes
            (read_bl_len << 80) |               // READ_BL_LEN
            (0u128 << 79) |                     // READ_BL_PARTIAL = 0
            (0u128 << 78) |                     // WRITE_BLK_MISALIGN = 0
            (0u128 << 77) |                     // READ_BLK_MISALIGN = 0
            (0u128 << 76) |                     // DSR_IMP = 0
            (c_size << 62) |                    // C_SIZE (12 bits)
            (0b011u128 << 59) |                 // VDD_R_CURR_MIN = 10mA
            (0b011u128 << 56) |                 // VDD_R_CURR_MAX = 25mA
            (0b011u128 << 53) |                 // VDD_W_CURR_MIN = 10mA
            (0b011u128 << 50) |                 // VDD_W_CURR_MAX = 25mA
            (c_size_mult << 47) |               // C_SIZE_MULT
            (1u128 << 46) |                     // ERASE_BLK_EN = 1
            (0x7fu128 << 39) |                  // SECTOR_SIZE = 127 (128 blocks)
            (0u128 << 32) |                     // WP_GRP_SIZE = 0
            (0u128 << 31) |                     // WP_GRP_ENABLE = 0
            (0b010u128 << 26) |                 // R2W_FACTOR = 4x
            (read_bl_len << 22) |               // WRITE_BL_LEN = READ_BL_LEN
            (0u128 << 21) |                     // WRITE_BL_PARTIAL = 0
            (0b11u128 << 10) |                  // FILE_FORMAT = other
            1u128                               // always 1 bit
        ;
        Self(x >> 8) /* fuck me idk */
    }
}
