PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1      ARN   F_SW:	IB1,		link count = 1
 IB1					link count = 1
 IX0					link count = 2
 IX0.0					link count = 2
 IX0.3					link count = 4
 del1       ARN  ARITH:	del1_1,	IB1,		link count = 8
 del1_1      OR  ARITH:	 IX0.0,		link count = 10
 iClock					link count = 11
 t					link count = 11
 t_1         OR   TIMR:	 t_2,		link count = 12
 t_2					link count = 12
 t_3         OR CH_BIT:	 IX0.3,		link count = 15
 link count = 15
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 IB1       -1   2
 IX0        0   9
 IX0.0      0   1
 IX0.3      0   1
 del1       2   0   1
 del1_1     1   1
 iClock    -1   2
 t          1   1
 t_1        1   1
 t_2        1   1
 t_3        1   1
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1      ARN   F_SW:	0x0()	0x0(),	!t,	<del1,
 IB1       INPW  ARITH:	_f1_1,	del1,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	del1_1,
 IX0.3     INPX   GATE:	t_3,
 del1       ARN  ARITH:	0x0()
 del1_1      OR  ARITH:	del1,
 iClock     CLK  CLCKL:
 t          TIM  TIMRL:
 t_1         OR   TIMR:	t,	:iClock,
 t_2         VF   GATE:	t_1,
 t_3         OR CH_BIT:	t_2,	:iClock,

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    +	_f1_1:	1 inputs
	    [	IB1:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.3:	0000 inputs
	    +	del1:	2 inputs
	    |	del1_1:	1 inputs
	    !	t:	0080 inputs
	    |	t_1:	1 inputs
	    >	t_2:	0004 inputs
	    |	t_3:	1 inputs
== Pass 4:
IB1:	0	_f1_1 0 ==>> 0	del1 0 ==>> 5
IX0.0:	+1
IX0.3:	+1
del1:	5
del1_1:	0	del1 5 ==> 5
t_2:	+1
== Init complete =======
