// Library - 16nm_Tests, Cell - 6T_DataPath_Test, View - schematic
// LAST TIME SAVED: Apr 24 13:57:30 2015
// NETLIST TIME: Apr 24 19:57:09 2015
`timescale 1ps / 1ps 

module cdsModule_47 ( RData, R_AddressAck, ReadAck, W_AddresAck,
     WdataAck, WriteAck, RRW, R_Address, RdataAck, WData, WRW,
     W_Address );

output  ReadAck, WriteAck;


output [4:0]  R_AddressAck;
output [7:0]  RData;
output [1:0]  WdataAck;
output [4:0]  W_AddresAck;

input [1:0]  RRW;
input [1:0]  RdataAck;
input [19:0]  W_Address;
input [7:0]  WData;
input [1:0]  WRW;
input [19:0]  R_Address;

// Buses in the design

wire  [3:0]  B0_1;

wire  [19:0]  R_AddressT;

wire  [0:7]  net027;

wire  [0:1]  net036;

wire  [1:0]  WdataAckT;

wire  [0:19]  net049;

wire  [1:0]  RdataAckT;

wire  [63:0]  Aline;

wire  [3:0]  W1_1;

wire  [1:0]  WRWT;

wire  [1:0]  RW;

wire  [19:0]  W_AddressT;

wire  [3:0]  B1_1;

wire  [3:0]  cdsbus0;

wire  [19:0]  AT;

wire  [3:0]  cdsbus1;

wire  [0:1]  net064;

wire  [1:0]  cdsbus2;

wire  [3:0]  W0_1;

wire  [5:0]  Acko;

wire  [0:1]  net41;

wire  [0:4]  net045;

wire  [0:19]  net060;

wire  [4:0]  W_Address_AckT;

wire  [0:7]  net44;

wire  [7:0]  S;

wire  [7:0]  RDataT;

wire  [0:4]  net048;

wire  [7:0]  WDataT;

wire  [0:4]  net055;

wire  [0:1]  net046;

// begin interface element definitions

wire cdsNet0;
wire cdsNet1;
reg mixedNet99996;
reg mixedNet99982;
reg mixedNet99980;
reg mixedNet99977;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99973;
reg mixedNet99972;
reg mixedNet99971;
reg mixedNet99969;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99959;
reg mixedNet99956;
reg mixedNet99950;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99945;
reg mixedNet99940;
reg mixedNet99929;
reg mixedNet99927;
assign net027[6] = mixedNet99996;
assign net027[2] = mixedNet99982;
assign net036[0] = mixedNet99980;
assign net027[1] = mixedNet99977;
assign net027[3] = mixedNet99976;
assign net036[1] = mixedNet99975;
assign net045[3] = mixedNet99974;
assign net045[0] = mixedNet99973;
assign cdsNet0 = mixedNet99972;
assign net045[1] = mixedNet99971;
assign net045[2] = mixedNet99969;
assign cdsNet1 = mixedNet99967;
assign net045[4] = mixedNet99966;
assign net027[0] = mixedNet99959;
assign net027[5] = mixedNet99956;
assign net048[2] = mixedNet99950;
assign net048[3] = mixedNet99947;
assign net048[4] = mixedNet99946;
assign net027[7] = mixedNet99945;
assign net048[1] = mixedNet99940;
assign net048[0] = mixedNet99929;
assign net027[4] = mixedNet99927;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_DataPath_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

