$date
	Sun Sep 18 19:20:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_tb $end
$var wire 1 ! t_o $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_c $end
$var reg 1 % t_d $end
$var reg 1 & t_p $end
$var reg 1 ' t_q $end
$scope module mux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var wire 1 ( q $end
$var wire 1 ) p $end
$var wire 1 ! o $end
$scope module i0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 & j $end
$var wire 1 ) o $end
$upscope $end
$scope module i1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & j $end
$var wire 1 ( o $end
$upscope $end
$scope module i2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 ' j $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
0!
0)
1%
1$
0"
#20
1(
1&
0%
1"
#30
0(
1'
1%
0$
#40
1!
1(
1)
1$
1#
