Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Aug  1 14:10:15 2024
| Host         : QIHANGWUFDE9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file open_list_queue_timing_summary_routed.rpt -pb open_list_queue_timing_summary_routed.pb -rpx open_list_queue_timing_summary_routed.rpx -warn_on_violation
| Design       : open_list_queue
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.196        0.000                      0                  685        0.130        0.000                      0                  685        4.500        0.000                       0                   302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.196        0.000                      0                  685        0.130        0.000                      0                  685        4.500        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.242ns (27.927%)  route 5.786ns (72.073%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.148    13.181    outQueue[2][31]_i_1_n_0
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.444    14.785    CLK_IBUF_BUFG
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][4]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y34         FDSE (Setup_fdse_C_S)       -0.632    14.378    outQueue_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.242ns (27.927%)  route 5.786ns (72.073%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.148    13.181    outQueue[2][31]_i_1_n_0
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.444    14.785    CLK_IBUF_BUFG
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y34         FDSE (Setup_fdse_C_S)       -0.632    14.378    outQueue_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.242ns (28.589%)  route 5.600ns (71.411%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.962    12.995    outQueue[2][31]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.448    14.789    CLK_IBUF_BUFG
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][17]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.727    14.287    outQueue_reg[2][17]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.242ns (28.589%)  route 5.600ns (71.411%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.962    12.995    outQueue[2][31]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.448    14.789    CLK_IBUF_BUFG
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][20]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.727    14.287    outQueue_reg[2][20]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][27]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.242ns (28.589%)  route 5.600ns (71.411%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.962    12.995    outQueue[2][31]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][27]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.448    14.789    CLK_IBUF_BUFG
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][27]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.727    14.287    outQueue_reg[2][27]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][30]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.242ns (28.589%)  route 5.600ns (71.411%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.962    12.995    outQueue[2][31]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][30]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.448    14.789    CLK_IBUF_BUFG
    SLICE_X8Y40          FDSE                                         r  outQueue_reg[2][30]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.727    14.287    outQueue_reg[2][30]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.242ns (28.425%)  route 5.645ns (71.575%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007    13.041    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y35         FDSE (Setup_fdse_C_S)       -0.632    14.379    outQueue_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.242ns (28.425%)  route 5.645ns (71.575%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007    13.041    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y35         FDSE (Setup_fdse_C_S)       -0.632    14.379    outQueue_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.242ns (28.425%)  route 5.645ns (71.575%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007    13.041    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y35         FDSE (Setup_fdse_C_S)       -0.632    14.379    outQueue_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 outQueue_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[2][5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.242ns (28.425%)  route 5.645ns (71.575%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.632     5.153    CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  outQueue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     5.609 r  outQueue_reg[2][0]/Q
                         net (fo=8, routed)           1.296     6.906    outQueue_reg[2][0]
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  outQueue[3][31]_i_114/O
                         net (fo=1, routed)           0.000     7.030    outQueue[3][31]_i_114_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.562    outQueue_reg[3][31]_i_82_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.676    outQueue_reg[3][31]_i_55_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.790    outQueue_reg[3][31]_i_28_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.290     9.193    p_1_in23_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.156     9.349 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          0.976    10.325    nextInQueueValid124_out
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.355    10.680 r  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.319    11.000    outQueue[3][31]_i_9_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.124 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757    11.881    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153    12.034 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007    13.041    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y35         FDSE (Setup_fdse_C_S)       -0.632    14.379    outQueue_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 outQueue_reg[0][25]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X3Y37          FDSE                                         r  outQueue_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDSE (Prop_fdse_C_Q)         0.141     1.616 r  outQueue_reg[0][25]/Q
                         net (fo=5, routed)           0.078     1.695    o_node_f_OBUF[25]
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.045     1.740 r  inQueue[0][25]_i_1/O
                         net (fo=1, routed)           0.000     1.740    nextInQueue[0][25]
    SLICE_X2Y37          FDSE                                         r  inQueue_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.862     1.989    CLK_IBUF_BUFG
    SLICE_X2Y37          FDSE                                         r  inQueue_reg[0][25]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDSE (Hold_fdse_C_D)         0.121     1.609    inQueue_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 outQueue_reg[2][18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[2][18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.794%)  route 0.081ns (30.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X7Y39          FDSE                                         r  outQueue_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  outQueue_reg[2][18]/Q
                         net (fo=8, routed)           0.081     1.696    outQueue_reg[2][18]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.045     1.741 r  inQueue[2][18]_i_1/O
                         net (fo=1, routed)           0.000     1.741    inQueue[2][18]_i_1_n_0
    SLICE_X6Y39          FDSE                                         r  inQueue_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.862     1.989    CLK_IBUF_BUFG
    SLICE_X6Y39          FDSE                                         r  inQueue_reg[2][18]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y39          FDSE (Hold_fdse_C_D)         0.120     1.607    inQueue_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 outQueue_reg[2][9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[2][9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.912%)  route 0.092ns (33.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.473    CLK_IBUF_BUFG
    SLICE_X7Y37          FDSE                                         r  outQueue_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  outQueue_reg[2][9]/Q
                         net (fo=8, routed)           0.092     1.706    outQueue_reg[2][9]
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.045     1.751 r  inQueue[2][9]_i_1/O
                         net (fo=1, routed)           0.000     1.751    inQueue[2][9]_i_1_n_0
    SLICE_X6Y37          FDSE                                         r  inQueue_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X6Y37          FDSE                                         r  inQueue_reg[2][9]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X6Y37          FDSE (Hold_fdse_C_D)         0.121     1.607    inQueue_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inQueue_reg[3][24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outQueue_reg[3][24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X13Y42         FDSE                                         r  inQueue_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  inQueue_reg[3][24]/Q
                         net (fo=3, routed)           0.099     1.688    inQueue_reg[3][24]
    SLICE_X12Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.733 r  outQueue[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.733    outQueue[3][24]_i_1_n_0
    SLICE_X12Y42         FDSE                                         r  outQueue_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X12Y42         FDSE                                         r  outQueue_reg[3][24]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y42         FDSE (Hold_fdse_C_D)         0.120     1.581    outQueue_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 outQueue_reg[0][26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[0][26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X3Y38          FDSE                                         r  outQueue_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDSE (Prop_fdse_C_Q)         0.141     1.617 r  outQueue_reg[0][26]/Q
                         net (fo=5, routed)           0.099     1.716    o_node_f_OBUF[26]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  inQueue[0][26]_i_1/O
                         net (fo=1, routed)           0.000     1.761    nextInQueue[0][26]
    SLICE_X2Y38          FDSE                                         r  inQueue_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X2Y38          FDSE                                         r  inQueue_reg[0][26]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y38          FDSE (Hold_fdse_C_D)         0.120     1.609    inQueue_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 outQueue_reg[2][22]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[2][22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X7Y39          FDSE                                         r  outQueue_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  outQueue_reg[2][22]/Q
                         net (fo=8, routed)           0.101     1.716    outQueue_reg[2][22]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  inQueue[2][22]_i_1/O
                         net (fo=1, routed)           0.000     1.761    inQueue[2][22]_i_1_n_0
    SLICE_X6Y39          FDSE                                         r  inQueue_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.862     1.989    CLK_IBUF_BUFG
    SLICE_X6Y39          FDSE                                         r  inQueue_reg[2][22]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y39          FDSE (Hold_fdse_C_D)         0.121     1.608    inQueue_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outQueue_reg[2][28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[2][28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.380%)  route 0.138ns (42.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDSE (Prop_fdse_C_Q)         0.141     1.589 r  outQueue_reg[2][28]/Q
                         net (fo=8, routed)           0.138     1.727    outQueue_reg[2][28]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  inQueue[2][28]_i_1/O
                         net (fo=1, routed)           0.000     1.772    inQueue[2][28]_i_1_n_0
    SLICE_X10Y41         FDSE                                         r  inQueue_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X10Y41         FDSE                                         r  inQueue_reg[2][28]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y41         FDSE (Hold_fdse_C_D)         0.121     1.605    inQueue_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outQueue_reg[0][7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X4Y31          FDSE                                         r  outQueue_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDSE (Prop_fdse_C_Q)         0.141     1.610 r  outQueue_reg[0][7]/Q
                         net (fo=5, routed)           0.141     1.751    o_node_f_OBUF[7]
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  inQueue[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.796    nextInQueue[0][7]
    SLICE_X2Y31          FDSE                                         r  inQueue_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X2Y31          FDSE                                         r  inQueue_reg[0][7]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          FDSE (Hold_fdse_C_D)         0.121     1.627    inQueue_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 outQueue_reg[1][17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[1][17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.933%)  route 0.147ns (44.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.473    CLK_IBUF_BUFG
    SLICE_X5Y37          FDSE                                         r  outQueue_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  outQueue_reg[1][17]/Q
                         net (fo=8, routed)           0.147     1.761    outQueue_reg[1][17]
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  inQueue[1][17]_i_1/O
                         net (fo=1, routed)           0.000     1.806    inQueue[1][17]_i_1_n_0
    SLICE_X2Y36          FDSE                                         r  inQueue_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y36          FDSE                                         r  inQueue_reg[1][17]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDSE (Hold_fdse_C_D)         0.121     1.631    inQueue_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inQueue_reg[0][23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inQueue_reg[1][23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.654%)  route 0.102ns (35.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y34          FDSE                                         r  inQueue_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  inQueue_reg[0][23]/Q
                         net (fo=17, routed)          0.102     1.717    inQueue_reg[0][23]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.045     1.762 r  inQueue[1][23]_i_1/O
                         net (fo=1, routed)           0.000     1.762    inQueue[1][23]_i_1_n_0
    SLICE_X1Y34          FDSE                                         r  inQueue_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X1Y34          FDSE                                         r  inQueue_reg[1][23]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y34          FDSE (Hold_fdse_C_D)         0.092     1.579    inQueue_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    curr_size_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    curr_size_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    curr_size_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    curr_size_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    inQueueValid_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40    inQueueValid_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    inQueueValid_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    inQueueValid_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    curr_size_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 3.687ns (43.777%)  route 4.735ns (56.223%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          2.856     3.805    i_read_IBUF
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.929 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.879     5.808    o_full_OBUF
    J17                  OBUF (Prop_obuf_I_O)         2.614     8.422 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     8.422    o_full
    J17                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.691ns (44.701%)  route 4.566ns (55.299%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          2.848     3.797    i_read_IBUF
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     5.639    o_empty_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.618     8.257 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     8.257    o_empty
    J18                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.342ns (54.919%)  route 1.102ns (45.081%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.742     0.904    i_wrt_IBUF
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.949 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.360     1.310    o_empty_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.135     2.444 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     2.444    o_empty
    J18                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.339ns (50.775%)  route 1.298ns (49.225%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.883     1.046    i_wrt_IBUF
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     1.505    o_full_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.131     2.636 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     2.636    o_full
    J17                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outQueue_reg[0][5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 3.103ns (36.296%)  route 5.446ns (63.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.629     5.150    CLK_IBUF_BUFG
    SLICE_X2Y32          FDSE                                         r  outQueue_reg[0][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  outQueue_reg[0][5]_lopt_replica/Q
                         net (fo=1, routed)           5.446    11.115    outQueue_reg[0][5]_lopt_replica_1
    C16                  OBUF (Prop_obuf_I_O)         2.585    13.700 r  o_node_f_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.700    o_node_f[5]
    C16                                                               r  o_node_f[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.465ns  (logic 3.057ns (36.111%)  route 5.408ns (63.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y33          FDSE                                         r  outQueue_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  outQueue_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           5.408    11.016    outQueue_reg[0][6]_lopt_replica_1
    A17                  OBUF (Prop_obuf_I_O)         2.601    13.617 r  o_node_f_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.617    o_node_f[6]
    A17                                                               r  o_node_f[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 3.061ns (36.488%)  route 5.328ns (63.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y33          FDSE                                         r  outQueue_reg[0][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  outQueue_reg[0][7]_lopt_replica/Q
                         net (fo=1, routed)           5.328    10.935    outQueue_reg[0][7]_lopt_replica_1
    A16                  OBUF (Prop_obuf_I_O)         2.605    13.540 r  o_node_f_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.540    o_node_f[7]
    A16                                                               r  o_node_f[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 3.114ns (37.570%)  route 5.175ns (62.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.629     5.150    CLK_IBUF_BUFG
    SLICE_X2Y32          FDSE                                         r  outQueue_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  outQueue_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           5.175    10.843    outQueue_reg[0][3]_lopt_replica_1
    C17                  OBUF (Prop_obuf_I_O)         2.596    13.439 r  o_node_f_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.439    o_node_f[3]
    C17                                                               r  o_node_f[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 3.056ns (36.875%)  route 5.231ns (63.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X4Y30          FDSE                                         r  outQueue_reg[0][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDSE (Prop_fdse_C_Q)         0.456     5.600 r  outQueue_reg[0][2]_lopt_replica/Q
                         net (fo=1, routed)           5.231    10.831    outQueue_reg[0][2]_lopt_replica_1
    B17                  OBUF (Prop_obuf_I_O)         2.600    13.431 r  o_node_f_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.431    o_node_f[2]
    B17                                                               r  o_node_f[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 3.056ns (37.629%)  route 5.066ns (62.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y41          FDSE                                         r  outQueue_reg[0][31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456     5.614 r  outQueue_reg[0][31]_lopt_replica/Q
                         net (fo=1, routed)           5.066    10.680    outQueue_reg[0][31]_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         2.600    13.280 r  o_node_f_OBUF[31]_inst/O
                         net (fo=0)                   0.000    13.280    o_node_f[31]
    G3                                                                r  o_node_f[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.067ns (38.343%)  route 4.931ns (61.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X3Y30          FDSE                                         r  outQueue_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  outQueue_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           4.931    10.535    outQueue_reg[0][0]_lopt_replica_1
    A18                  OBUF (Prop_obuf_I_O)         2.611    13.146 r  o_node_f_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.146    o_node_f[0]
    A18                                                               r  o_node_f[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][25]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 3.056ns (38.308%)  route 4.921ns (61.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.634     5.155    CLK_IBUF_BUFG
    SLICE_X5Y41          FDSE                                         r  outQueue_reg[0][25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456     5.611 r  outQueue_reg[0][25]_lopt_replica/Q
                         net (fo=1, routed)           4.921    10.532    outQueue_reg[0][25]_lopt_replica_1
    K2                   OBUF (Prop_obuf_I_O)         2.600    13.132 r  o_node_f_OBUF[25]_inst/O
                         net (fo=0)                   0.000    13.132    o_node_f[25]
    K2                                                                r  o_node_f[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][30]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 3.039ns (38.257%)  route 4.904ns (61.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.634     5.155    CLK_IBUF_BUFG
    SLICE_X4Y41          FDSE                                         r  outQueue_reg[0][30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDSE (Prop_fdse_C_Q)         0.456     5.611 r  outQueue_reg[0][30]_lopt_replica/Q
                         net (fo=1, routed)           4.904    10.516    outQueue_reg[0][30]_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         2.583    13.099 r  o_node_f_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.099    o_node_f[30]
    G2                                                                r  o_node_f[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][15]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.934ns  (logic 3.121ns (39.331%)  route 4.814ns (60.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.152    CLK_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  outQueue_reg[0][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.518     5.670 r  outQueue_reg[0][15]_lopt_replica/Q
                         net (fo=1, routed)           4.814    10.484    outQueue_reg[0][15]_lopt_replica_1
    N1                   OBUF (Prop_obuf_I_O)         2.603    13.087 r  o_node_f_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.087    o_node_f[15]
    N1                                                                r  o_node_f[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outQueueValid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.257ns (72.798%)  route 0.470ns (27.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  outQueueValid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  outQueueValid_reg[0]/Q
                         net (fo=6, routed)           0.470     2.086    o_valid_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.116     3.201 r  o_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.201    o_valid
    H17                                                               r  o_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_size_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.321ns (71.649%)  route 0.523ns (28.351%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  curr_size_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  curr_size_reg[3]/Q
                         net (fo=3, routed)           0.162     1.779    curr_size_reg[3]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.360     2.185    o_empty_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.135     3.319 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.319    o_empty
    J18                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.357ns (70.700%)  route 0.562ns (29.300%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  curr_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  curr_size_reg[2]/Q
                         net (fo=4, routed)           0.148     1.752    curr_size_reg[2]
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.098     1.850 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     2.264    o_full_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.131     3.395 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.395    o_full
    J17                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ready_enq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.306ns (61.663%)  route 0.812ns (38.337%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.459     2.077    curr_state
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     2.122 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.353     2.475    o_ready_rep_OBUF
    K19                  OBUF (Prop_obuf_I_O)         1.120     3.595 r  o_ready_enq_OBUF_inst/O
                         net (fo=0)                   0.000     3.595    o_ready_enq
    K19                                                               r  o_ready_enq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ready_rep
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.325ns (62.186%)  route 0.806ns (37.814%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.459     2.077    curr_state
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     2.122 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.347     2.469    o_ready_rep_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.139     3.608 r  o_ready_rep_OBUF_inst/O
                         net (fo=0)                   0.000     3.608    o_ready_rep
    G17                                                               r  o_ready_rep (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.254ns (51.763%)  route 1.169ns (48.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X1Y37          FDSE                                         r  outQueue_reg[0][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDSE (Prop_fdse_C_Q)         0.141     1.616 r  outQueue_reg[0][10]_lopt_replica/Q
                         net (fo=1, routed)           1.169     2.785    outQueue_reg[0][10]_lopt_replica_1
    A15                  OBUF (Prop_obuf_I_O)         1.113     3.898 r  o_node_f_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.898    o_node_f[10]
    A15                                                               r  o_node_f[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.285ns (52.522%)  route 1.162ns (47.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.472    CLK_IBUF_BUFG
    SLICE_X2Y32          FDSE                                         r  outQueue_reg[0][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     1.636 r  outQueue_reg[0][1]_lopt_replica/Q
                         net (fo=1, routed)           1.162     2.798    outQueue_reg[0][1]_lopt_replica_1
    B18                  OBUF (Prop_obuf_I_O)         1.121     3.919 r  o_node_f_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.919    o_node_f[1]
    B18                                                               r  o_node_f[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.271ns (51.305%)  route 1.206ns (48.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.472    CLK_IBUF_BUFG
    SLICE_X4Y36          FDSE                                         r  outQueue_reg[0][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  outQueue_reg[0][11]_lopt_replica/Q
                         net (fo=1, routed)           1.206     2.819    outQueue_reg[0][11]_lopt_replica_1
    A14                  OBUF (Prop_obuf_I_O)         1.130     3.949 r  o_node_f_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.949    o_node_f[11]
    A14                                                               r  o_node_f[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][8]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.276ns (50.957%)  route 1.228ns (49.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.472    CLK_IBUF_BUFG
    SLICE_X1Y32          FDSE                                         r  outQueue_reg[0][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  outQueue_reg[0][8]_lopt_replica/Q
                         net (fo=1, routed)           1.228     2.841    outQueue_reg[0][8]_lopt_replica_1
    B15                  OBUF (Prop_obuf_I_O)         1.135     3.976 r  o_node_f_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.976    o_node_f[8]
    B15                                                               r  o_node_f[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_node_f[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.254ns (49.673%)  route 1.271ns (50.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.473    CLK_IBUF_BUFG
    SLICE_X3Y33          FDSE                                         r  outQueue_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  outQueue_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           1.271     2.885    outQueue_reg[0][4]_lopt_replica_1
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.998 r  o_node_f_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.998    o_node_f[4]
    B16                                                               r  o_node_f[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           600 Endpoints
Min Delay           600 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.016ns  (logic 2.315ns (23.111%)  route 7.701ns (76.889%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.148    10.016    outQueue[2][31]_i_1_n_0
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.444     4.785    CLK_IBUF_BUFG
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][4]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.016ns  (logic 2.315ns (23.111%)  route 7.701ns (76.889%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.148    10.016    outQueue[2][31]_i_1_n_0
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.444     4.785    CLK_IBUF_BUFG
    SLICE_X13Y34         FDSE                                         r  outQueue_reg[2][7]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.875ns  (logic 2.315ns (23.441%)  route 7.560ns (76.559%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007     9.875    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][13]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.875ns  (logic 2.315ns (23.441%)  route 7.560ns (76.559%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007     9.875    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][2]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.875ns  (logic 2.315ns (23.441%)  route 7.560ns (76.559%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007     9.875    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][3]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.875ns  (logic 2.315ns (23.441%)  route 7.560ns (76.559%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.007     9.875    outQueue[2][31]_i_1_n_0
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X13Y35         FDSE                                         r  outQueue_reg[2][5]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.869ns  (logic 2.315ns (23.454%)  route 7.555ns (76.546%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.002     9.869    outQueue[2][31]_i_1_n_0
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.449     4.790    CLK_IBUF_BUFG
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][28]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.869ns  (logic 2.315ns (23.454%)  route 7.555ns (76.546%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.002     9.869    outQueue[2][31]_i_1_n_0
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.449     4.790    CLK_IBUF_BUFG
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][29]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][31]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.869ns  (logic 2.315ns (23.454%)  route 7.555ns (76.546%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          1.002     9.869    outQueue[2][31]_i_1_n_0
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][31]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.449     4.790    CLK_IBUF_BUFG
    SLICE_X9Y41          FDSE                                         r  outQueue_reg[2][31]/C

Slack:                    inf
  Source:                 i_node_f[5]
                            (input port)
  Destination:            outQueue_reg[2][12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 2.315ns (23.487%)  route 7.541ns (76.513%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_node_f[5] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_node_f_IBUF[5]_inst/O
                         net (fo=10, routed)          3.378     4.313    i_node_f_IBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.437 r  inQueue[0][31]_i_94/O
                         net (fo=1, routed)           0.000     4.437    inQueue[0][31]_i_94_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.817 r  inQueue_reg[0][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.817    inQueue_reg[0][31]_i_62_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.934 r  inQueue_reg[0][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.934    inQueue_reg[0][31]_i_35_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.051 r  inQueue_reg[0][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.051    inQueue_reg[0][31]_i_8_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.168 r  inQueue_reg[0][31]_i_3/CO[3]
                         net (fo=2, routed)           1.246     6.414    nextInQueueValid329_in
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124     6.538 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.491     7.028    nextInQueueValid130_out
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.124     7.152 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          0.681     7.834    nextOutQueueValid1
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.958 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.757     8.715    nextOutQueueValid17_out
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.153     8.868 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.988     9.855    outQueue[2][31]_i_1_n_0
    SLICE_X9Y38          FDSE                                         r  outQueue_reg[2][12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.447     4.788    CLK_IBUF_BUFG
    SLICE_X9Y38          FDSE                                         r  outQueue_reg[2][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            inQueue_reg[0][15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.208ns (33.314%)  route 0.416ns (66.686%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.416     0.578    i_wrt_IBUF
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045     0.623 r  inQueue[0][15]_i_1/O
                         net (fo=1, routed)           0.000     0.623    nextInQueue[0][15]
    SLICE_X1Y33          FDSE                                         r  inQueue_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.859     1.986    CLK_IBUF_BUFG
    SLICE_X1Y33          FDSE                                         r  inQueue_reg[0][15]/C

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            inQueue_reg[0][14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.208ns (32.977%)  route 0.422ns (67.023%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.422     0.585    i_wrt_IBUF
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.045     0.630 r  inQueue[0][14]_i_1/O
                         net (fo=1, routed)           0.000     0.630    nextInQueue[0][14]
    SLICE_X0Y33          FDSE                                         r  inQueue_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y33          FDSE                                         r  inQueue_reg[0][14]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.223ns (35.334%)  route 0.408ns (64.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.408     0.586    i_read_IBUF
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.045     0.631 r  inQueue[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.631    nextInQueue[0][8]
    SLICE_X1Y33          FDSE                                         r  inQueue_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.859     1.986    CLK_IBUF_BUFG
    SLICE_X1Y33          FDSE                                         r  inQueue_reg[0][8]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.223ns (32.725%)  route 0.458ns (67.275%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.458     0.636    i_read_IBUF
    SLICE_X0Y35          LUT5 (Prop_lut5_I1_O)        0.045     0.681 r  inQueue[0][18]_i_1/O
                         net (fo=1, routed)           0.000     0.681    nextInQueue[0][18]
    SLICE_X0Y35          FDSE                                         r  inQueue_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  inQueue_reg[0][18]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.685%)  route 0.459ns (67.315%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.459     0.637    i_read_IBUF
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.045     0.682 r  inQueue[0][23]_i_1/O
                         net (fo=1, routed)           0.000     0.682    nextInQueue[0][23]
    SLICE_X0Y34          FDSE                                         r  inQueue_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X0Y34          FDSE                                         r  inQueue_reg[0][23]/C

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            inQueue_reg[0][10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.208ns (29.317%)  route 0.501ns (70.683%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.501     0.663    i_wrt_IBUF
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045     0.708 r  inQueue[0][10]_i_1/O
                         net (fo=1, routed)           0.000     0.708    nextInQueue[0][10]
    SLICE_X1Y33          FDSE                                         r  inQueue_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.859     1.986    CLK_IBUF_BUFG
    SLICE_X1Y33          FDSE                                         r  inQueue_reg[0][10]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.223ns (31.100%)  route 0.494ns (68.900%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.494     0.672    i_read_IBUF
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.045     0.717 r  inQueue[0][11]_i_1/O
                         net (fo=1, routed)           0.000     0.717    nextInQueue[0][11]
    SLICE_X0Y33          FDSE                                         r  inQueue_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y33          FDSE                                         r  inQueue_reg[0][11]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.223ns (30.749%)  route 0.502ns (69.251%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.502     0.680    i_read_IBUF
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045     0.725 r  inQueue[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.725    nextInQueue[0][5]
    SLICE_X2Y31          FDSE                                         r  inQueue_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X2Y31          FDSE                                         r  inQueue_reg[0][5]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.223ns (30.664%)  route 0.504ns (69.336%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.504     0.682    i_read_IBUF
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045     0.727 r  inQueue[0][12]_i_1/O
                         net (fo=1, routed)           0.000     0.727    nextInQueue[0][12]
    SLICE_X2Y31          FDSE                                         r  inQueue_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X2Y31          FDSE                                         r  inQueue_reg[0][12]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueue_reg[0][17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.223ns (29.631%)  route 0.530ns (70.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.530     0.708    i_read_IBUF
    SLICE_X0Y35          LUT5 (Prop_lut5_I1_O)        0.045     0.753 r  inQueue[0][17]_i_1/O
                         net (fo=1, routed)           0.000     0.753    nextInQueue[0][17]
    SLICE_X0Y35          FDSE                                         r  inQueue_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  inQueue_reg[0][17]/C





