
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401c40 <ferror@plt+0x60>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 418000 <ferror@plt+0x16420>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x17420>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <_exit@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x17420>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strtoul@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x17420>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <dup@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <strtoimax@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <strtod@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x17420>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <opendir@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x17420>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <__cxa_atexit@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x17420>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x17420>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x17420>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x17420>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x17420>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x17420>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <getpid@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x17420>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x17420>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <strncmp@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <bindtextdomain@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <__libc_start_main@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <fgetc@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <memset@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <fdopen@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17420>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <calloc@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17420>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <readdir@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17420>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <strdup@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17420>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <closedir@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17420>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <sched_get_priority_max@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17420>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <close@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17420>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <__gmon_start__@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17420>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strtoumax@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17420>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <abort@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17420>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <textdomain@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <getopt_long@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <execvp@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <getpriority@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <strcmp@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <warn@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17420>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strtol@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <free@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <sched_get_priority_min@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <sched_getscheduler@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <nanosleep@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <vasprintf@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strndup@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <strspn@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <strchr@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17420>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <sched_getparam@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <warnx@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <read@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__isoc99_sscanf@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <errx@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <strcspn@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <openat@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <printf@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <__assert_fail@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <putchar@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <syscall@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <gettext@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <fprintf@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17420>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <fgets@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <err@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <setlocale@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <__fxstatat@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17420>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x29f0
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x6698
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x6718
  401c38:	bl	4018d0 <__libc_start_main@plt>
  401c3c:	bl	401990 <abort@plt>
  401c40:	adrp	x0, 418000 <ferror@plt+0x16420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	401970 <__gmon_start__@plt>
  401c50:	ret
  401c54:	stp	x29, x30, [sp, #-32]!
  401c58:	mov	x29, sp
  401c5c:	adrp	x0, 419000 <ferror@plt+0x17420>
  401c60:	add	x0, x0, #0x268
  401c64:	str	x0, [sp, #24]
  401c68:	ldr	x0, [sp, #24]
  401c6c:	str	x0, [sp, #24]
  401c70:	ldr	x1, [sp, #24]
  401c74:	adrp	x0, 419000 <ferror@plt+0x17420>
  401c78:	add	x0, x0, #0x268
  401c7c:	cmp	x1, x0
  401c80:	b.eq	401cbc <ferror@plt+0xdc>  // b.none
  401c84:	adrp	x0, 406000 <ferror@plt+0x4420>
  401c88:	add	x0, x0, #0x768
  401c8c:	ldr	x0, [x0]
  401c90:	str	x0, [sp, #16]
  401c94:	ldr	x0, [sp, #16]
  401c98:	str	x0, [sp, #16]
  401c9c:	ldr	x0, [sp, #16]
  401ca0:	cmp	x0, #0x0
  401ca4:	b.eq	401cc0 <ferror@plt+0xe0>  // b.none
  401ca8:	ldr	x1, [sp, #16]
  401cac:	adrp	x0, 419000 <ferror@plt+0x17420>
  401cb0:	add	x0, x0, #0x268
  401cb4:	blr	x1
  401cb8:	b	401cc0 <ferror@plt+0xe0>
  401cbc:	nop
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-48]!
  401ccc:	mov	x29, sp
  401cd0:	adrp	x0, 419000 <ferror@plt+0x17420>
  401cd4:	add	x0, x0, #0x268
  401cd8:	str	x0, [sp, #40]
  401cdc:	ldr	x0, [sp, #40]
  401ce0:	str	x0, [sp, #40]
  401ce4:	ldr	x1, [sp, #40]
  401ce8:	adrp	x0, 419000 <ferror@plt+0x17420>
  401cec:	add	x0, x0, #0x268
  401cf0:	sub	x0, x1, x0
  401cf4:	asr	x0, x0, #3
  401cf8:	lsr	x1, x0, #63
  401cfc:	add	x0, x1, x0
  401d00:	asr	x0, x0, #1
  401d04:	str	x0, [sp, #32]
  401d08:	ldr	x0, [sp, #32]
  401d0c:	cmp	x0, #0x0
  401d10:	b.eq	401d50 <ferror@plt+0x170>  // b.none
  401d14:	adrp	x0, 406000 <ferror@plt+0x4420>
  401d18:	add	x0, x0, #0x770
  401d1c:	ldr	x0, [x0]
  401d20:	str	x0, [sp, #24]
  401d24:	ldr	x0, [sp, #24]
  401d28:	str	x0, [sp, #24]
  401d2c:	ldr	x0, [sp, #24]
  401d30:	cmp	x0, #0x0
  401d34:	b.eq	401d54 <ferror@plt+0x174>  // b.none
  401d38:	ldr	x2, [sp, #24]
  401d3c:	ldr	x1, [sp, #32]
  401d40:	adrp	x0, 419000 <ferror@plt+0x17420>
  401d44:	add	x0, x0, #0x268
  401d48:	blr	x2
  401d4c:	b	401d54 <ferror@plt+0x174>
  401d50:	nop
  401d54:	ldp	x29, x30, [sp], #48
  401d58:	ret
  401d5c:	stp	x29, x30, [sp, #-16]!
  401d60:	mov	x29, sp
  401d64:	adrp	x0, 419000 <ferror@plt+0x17420>
  401d68:	add	x0, x0, #0x290
  401d6c:	ldrb	w0, [x0]
  401d70:	and	x0, x0, #0xff
  401d74:	cmp	x0, #0x0
  401d78:	b.ne	401d94 <ferror@plt+0x1b4>  // b.any
  401d7c:	bl	401c54 <ferror@plt+0x74>
  401d80:	adrp	x0, 419000 <ferror@plt+0x17420>
  401d84:	add	x0, x0, #0x290
  401d88:	mov	w1, #0x1                   	// #1
  401d8c:	strb	w1, [x0]
  401d90:	b	401d98 <ferror@plt+0x1b8>
  401d94:	nop
  401d98:	ldp	x29, x30, [sp], #16
  401d9c:	ret
  401da0:	stp	x29, x30, [sp, #-16]!
  401da4:	mov	x29, sp
  401da8:	bl	401cc8 <ferror@plt+0xe8>
  401dac:	nop
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-48]!
  401dbc:	mov	x29, sp
  401dc0:	str	x0, [sp, #24]
  401dc4:	bl	401b50 <__errno_location@plt>
  401dc8:	str	wzr, [x0]
  401dcc:	ldr	x0, [sp, #24]
  401dd0:	bl	401be0 <ferror@plt>
  401dd4:	cmp	w0, #0x0
  401dd8:	b.ne	401e34 <ferror@plt+0x254>  // b.any
  401ddc:	ldr	x0, [sp, #24]
  401de0:	bl	401ab0 <fflush@plt>
  401de4:	cmp	w0, #0x0
  401de8:	b.ne	401e34 <ferror@plt+0x254>  // b.any
  401dec:	ldr	x0, [sp, #24]
  401df0:	bl	401860 <fileno@plt>
  401df4:	str	w0, [sp, #44]
  401df8:	ldr	w0, [sp, #44]
  401dfc:	cmp	w0, #0x0
  401e00:	b.lt	401e3c <ferror@plt+0x25c>  // b.tstop
  401e04:	ldr	w0, [sp, #44]
  401e08:	bl	4017d0 <dup@plt>
  401e0c:	str	w0, [sp, #44]
  401e10:	ldr	w0, [sp, #44]
  401e14:	cmp	w0, #0x0
  401e18:	b.lt	401e3c <ferror@plt+0x25c>  // b.tstop
  401e1c:	ldr	w0, [sp, #44]
  401e20:	bl	401960 <close@plt>
  401e24:	cmp	w0, #0x0
  401e28:	b.ne	401e3c <ferror@plt+0x25c>  // b.any
  401e2c:	mov	w0, #0x0                   	// #0
  401e30:	b	401e5c <ferror@plt+0x27c>
  401e34:	nop
  401e38:	b	401e40 <ferror@plt+0x260>
  401e3c:	nop
  401e40:	bl	401b50 <__errno_location@plt>
  401e44:	ldr	w0, [x0]
  401e48:	cmp	w0, #0x9
  401e4c:	b.ne	401e58 <ferror@plt+0x278>  // b.any
  401e50:	mov	w0, #0x0                   	// #0
  401e54:	b	401e5c <ferror@plt+0x27c>
  401e58:	mov	w0, #0xffffffff            	// #-1
  401e5c:	ldp	x29, x30, [sp], #48
  401e60:	ret
  401e64:	stp	x29, x30, [sp, #-16]!
  401e68:	mov	x29, sp
  401e6c:	adrp	x0, 419000 <ferror@plt+0x17420>
  401e70:	add	x0, x0, #0x280
  401e74:	ldr	x0, [x0]
  401e78:	bl	401db8 <ferror@plt+0x1d8>
  401e7c:	cmp	w0, #0x0
  401e80:	b.eq	401ed0 <ferror@plt+0x2f0>  // b.none
  401e84:	bl	401b50 <__errno_location@plt>
  401e88:	ldr	w0, [x0]
  401e8c:	cmp	w0, #0x20
  401e90:	b.eq	401ed0 <ferror@plt+0x2f0>  // b.none
  401e94:	bl	401b50 <__errno_location@plt>
  401e98:	ldr	w0, [x0]
  401e9c:	cmp	w0, #0x0
  401ea0:	b.eq	401eb8 <ferror@plt+0x2d8>  // b.none
  401ea4:	adrp	x0, 406000 <ferror@plt+0x4420>
  401ea8:	add	x0, x0, #0x778
  401eac:	bl	401b80 <gettext@plt>
  401eb0:	bl	4019f0 <warn@plt>
  401eb4:	b	401ec8 <ferror@plt+0x2e8>
  401eb8:	adrp	x0, 406000 <ferror@plt+0x4420>
  401ebc:	add	x0, x0, #0x778
  401ec0:	bl	401b80 <gettext@plt>
  401ec4:	bl	401ad0 <warnx@plt>
  401ec8:	mov	w0, #0x1                   	// #1
  401ecc:	bl	401780 <_exit@plt>
  401ed0:	adrp	x0, 419000 <ferror@plt+0x17420>
  401ed4:	add	x0, x0, #0x268
  401ed8:	ldr	x0, [x0]
  401edc:	bl	401db8 <ferror@plt+0x1d8>
  401ee0:	cmp	w0, #0x0
  401ee4:	b.eq	401ef0 <ferror@plt+0x310>  // b.none
  401ee8:	mov	w0, #0x1                   	// #1
  401eec:	bl	401780 <_exit@plt>
  401ef0:	nop
  401ef4:	ldp	x29, x30, [sp], #16
  401ef8:	ret
  401efc:	stp	x29, x30, [sp, #-16]!
  401f00:	mov	x29, sp
  401f04:	adrp	x0, 401000 <memcpy@plt-0x770>
  401f08:	add	x0, x0, #0xe64
  401f0c:	bl	406720 <ferror@plt+0x4b40>
  401f10:	nop
  401f14:	ldp	x29, x30, [sp], #16
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-32]!
  401f20:	mov	x29, sp
  401f24:	str	w0, [sp, #28]
  401f28:	str	x1, [sp, #16]
  401f2c:	str	w2, [sp, #24]
  401f30:	ldr	w3, [sp, #24]
  401f34:	ldr	x2, [sp, #16]
  401f38:	ldr	w1, [sp, #28]
  401f3c:	mov	x0, #0x112                 	// #274
  401f40:	bl	401b70 <syscall@plt>
  401f44:	ldp	x29, x30, [sp], #32
  401f48:	ret
  401f4c:	stp	x29, x30, [sp, #-48]!
  401f50:	mov	x29, sp
  401f54:	str	w0, [sp, #44]
  401f58:	str	x1, [sp, #32]
  401f5c:	str	w2, [sp, #40]
  401f60:	str	w3, [sp, #28]
  401f64:	ldr	w4, [sp, #28]
  401f68:	ldr	w3, [sp, #40]
  401f6c:	ldr	x2, [sp, #32]
  401f70:	ldr	w1, [sp, #44]
  401f74:	mov	x0, #0x113                 	// #275
  401f78:	bl	401b70 <syscall@plt>
  401f7c:	ldp	x29, x30, [sp], #48
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-48]!
  401f88:	mov	x29, sp
  401f8c:	str	x19, [sp, #16]
  401f90:	adrp	x0, 419000 <ferror@plt+0x17420>
  401f94:	add	x0, x0, #0x280
  401f98:	ldr	x0, [x0]
  401f9c:	str	x0, [sp, #40]
  401fa0:	adrp	x0, 406000 <ferror@plt+0x4420>
  401fa4:	add	x0, x0, #0x788
  401fa8:	bl	401b80 <gettext@plt>
  401fac:	ldr	x1, [sp, #40]
  401fb0:	bl	4017b0 <fputs@plt>
  401fb4:	ldr	x1, [sp, #40]
  401fb8:	mov	w0, #0xa                   	// #10
  401fbc:	bl	401830 <fputc@plt>
  401fc0:	adrp	x0, 406000 <ferror@plt+0x4420>
  401fc4:	add	x0, x0, #0x7d0
  401fc8:	bl	401b80 <gettext@plt>
  401fcc:	ldr	x1, [sp, #40]
  401fd0:	bl	4017b0 <fputs@plt>
  401fd4:	ldr	x1, [sp, #40]
  401fd8:	mov	w0, #0xa                   	// #10
  401fdc:	bl	401830 <fputc@plt>
  401fe0:	adrp	x0, 406000 <ferror@plt+0x4420>
  401fe4:	add	x0, x0, #0x838
  401fe8:	bl	401b80 <gettext@plt>
  401fec:	ldr	x1, [sp, #40]
  401ff0:	bl	4017b0 <fputs@plt>
  401ff4:	ldr	x1, [sp, #40]
  401ff8:	mov	w0, #0xa                   	// #10
  401ffc:	bl	401830 <fputc@plt>
  402000:	adrp	x0, 406000 <ferror@plt+0x4420>
  402004:	add	x0, x0, #0x860
  402008:	bl	401b80 <gettext@plt>
  40200c:	ldr	x1, [sp, #40]
  402010:	bl	4017b0 <fputs@plt>
  402014:	adrp	x0, 406000 <ferror@plt+0x4420>
  402018:	add	x0, x0, #0x878
  40201c:	bl	401b80 <gettext@plt>
  402020:	ldr	x1, [sp, #40]
  402024:	bl	4017b0 <fputs@plt>
  402028:	adrp	x0, 406000 <ferror@plt+0x4420>
  40202c:	add	x0, x0, #0x8b0
  402030:	bl	401b80 <gettext@plt>
  402034:	ldr	x1, [sp, #40]
  402038:	bl	4017b0 <fputs@plt>
  40203c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402040:	add	x0, x0, #0x8e8
  402044:	bl	401b80 <gettext@plt>
  402048:	ldr	x1, [sp, #40]
  40204c:	bl	4017b0 <fputs@plt>
  402050:	adrp	x0, 406000 <ferror@plt+0x4420>
  402054:	add	x0, x0, #0x918
  402058:	bl	401b80 <gettext@plt>
  40205c:	ldr	x1, [sp, #40]
  402060:	bl	4017b0 <fputs@plt>
  402064:	adrp	x0, 406000 <ferror@plt+0x4420>
  402068:	add	x0, x0, #0x948
  40206c:	bl	401b80 <gettext@plt>
  402070:	ldr	x1, [sp, #40]
  402074:	bl	4017b0 <fputs@plt>
  402078:	adrp	x0, 406000 <ferror@plt+0x4420>
  40207c:	add	x0, x0, #0x980
  402080:	bl	401b80 <gettext@plt>
  402084:	ldr	x1, [sp, #40]
  402088:	bl	4017b0 <fputs@plt>
  40208c:	ldr	x1, [sp, #40]
  402090:	mov	w0, #0xa                   	// #10
  402094:	bl	401830 <fputc@plt>
  402098:	adrp	x0, 406000 <ferror@plt+0x4420>
  40209c:	add	x0, x0, #0x9b8
  4020a0:	bl	401b80 <gettext@plt>
  4020a4:	ldr	x1, [sp, #40]
  4020a8:	bl	4017b0 <fputs@plt>
  4020ac:	adrp	x0, 406000 <ferror@plt+0x4420>
  4020b0:	add	x0, x0, #0x9d0
  4020b4:	bl	401b80 <gettext@plt>
  4020b8:	ldr	x1, [sp, #40]
  4020bc:	bl	4017b0 <fputs@plt>
  4020c0:	adrp	x0, 406000 <ferror@plt+0x4420>
  4020c4:	add	x0, x0, #0xa18
  4020c8:	bl	401b80 <gettext@plt>
  4020cc:	ldr	x1, [sp, #40]
  4020d0:	bl	4017b0 <fputs@plt>
  4020d4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4020d8:	add	x0, x0, #0xa58
  4020dc:	bl	401b80 <gettext@plt>
  4020e0:	ldr	x1, [sp, #40]
  4020e4:	bl	4017b0 <fputs@plt>
  4020e8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4020ec:	add	x0, x0, #0xa98
  4020f0:	bl	401b80 <gettext@plt>
  4020f4:	ldr	x1, [sp, #40]
  4020f8:	bl	4017b0 <fputs@plt>
  4020fc:	ldr	x1, [sp, #40]
  402100:	mov	w0, #0xa                   	// #10
  402104:	bl	401830 <fputc@plt>
  402108:	adrp	x0, 406000 <ferror@plt+0x4420>
  40210c:	add	x0, x0, #0xad8
  402110:	bl	401b80 <gettext@plt>
  402114:	ldr	x1, [sp, #40]
  402118:	bl	4017b0 <fputs@plt>
  40211c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402120:	add	x0, x0, #0xae8
  402124:	bl	401b80 <gettext@plt>
  402128:	ldr	x1, [sp, #40]
  40212c:	bl	4017b0 <fputs@plt>
  402130:	adrp	x0, 406000 <ferror@plt+0x4420>
  402134:	add	x0, x0, #0xb38
  402138:	bl	401b80 <gettext@plt>
  40213c:	ldr	x1, [sp, #40]
  402140:	bl	4017b0 <fputs@plt>
  402144:	adrp	x0, 406000 <ferror@plt+0x4420>
  402148:	add	x0, x0, #0xb78
  40214c:	bl	401b80 <gettext@plt>
  402150:	ldr	x1, [sp, #40]
  402154:	bl	4017b0 <fputs@plt>
  402158:	adrp	x0, 406000 <ferror@plt+0x4420>
  40215c:	add	x0, x0, #0xbb0
  402160:	bl	401b80 <gettext@plt>
  402164:	ldr	x1, [sp, #40]
  402168:	bl	4017b0 <fputs@plt>
  40216c:	ldr	x1, [sp, #40]
  402170:	mov	w0, #0xa                   	// #10
  402174:	bl	401830 <fputc@plt>
  402178:	adrp	x0, 406000 <ferror@plt+0x4420>
  40217c:	add	x0, x0, #0xbe8
  402180:	bl	401b80 <gettext@plt>
  402184:	mov	x19, x0
  402188:	adrp	x0, 406000 <ferror@plt+0x4420>
  40218c:	add	x0, x0, #0xc00
  402190:	bl	401b80 <gettext@plt>
  402194:	mov	x4, x0
  402198:	adrp	x0, 406000 <ferror@plt+0x4420>
  40219c:	add	x3, x0, #0xc10
  4021a0:	mov	x2, x19
  4021a4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4021a8:	add	x1, x0, #0xc20
  4021ac:	adrp	x0, 406000 <ferror@plt+0x4420>
  4021b0:	add	x0, x0, #0xc30
  4021b4:	bl	401b30 <printf@plt>
  4021b8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4021bc:	add	x0, x0, #0xc48
  4021c0:	bl	401b80 <gettext@plt>
  4021c4:	mov	x2, x0
  4021c8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4021cc:	add	x1, x0, #0xc68
  4021d0:	mov	x0, x2
  4021d4:	bl	401b30 <printf@plt>
  4021d8:	mov	w0, #0x0                   	// #0
  4021dc:	bl	4017c0 <exit@plt>
  4021e0:	stp	x29, x30, [sp, #-32]!
  4021e4:	mov	x29, sp
  4021e8:	str	w0, [sp, #28]
  4021ec:	ldr	w1, [sp, #28]
  4021f0:	mov	w0, #0x2                   	// #2
  4021f4:	movk	w0, #0x4000, lsl #16
  4021f8:	cmp	w1, w0
  4021fc:	b.eq	4022dc <ferror@plt+0x6fc>  // b.none
  402200:	ldr	w1, [sp, #28]
  402204:	mov	w0, #0x2                   	// #2
  402208:	movk	w0, #0x4000, lsl #16
  40220c:	cmp	w1, w0
  402210:	b.gt	402300 <ferror@plt+0x720>
  402214:	ldr	w1, [sp, #28]
  402218:	mov	w0, #0x1                   	// #1
  40221c:	movk	w0, #0x4000, lsl #16
  402220:	cmp	w1, w0
  402224:	b.eq	4022c4 <ferror@plt+0x6e4>  // b.none
  402228:	ldr	w1, [sp, #28]
  40222c:	mov	w0, #0x1                   	// #1
  402230:	movk	w0, #0x4000, lsl #16
  402234:	cmp	w1, w0
  402238:	b.gt	402300 <ferror@plt+0x720>
  40223c:	ldr	w0, [sp, #28]
  402240:	cmp	w0, #0x6
  402244:	b.eq	4022f4 <ferror@plt+0x714>  // b.none
  402248:	ldr	w0, [sp, #28]
  40224c:	cmp	w0, #0x6
  402250:	b.gt	402300 <ferror@plt+0x720>
  402254:	ldr	w0, [sp, #28]
  402258:	cmp	w0, #0x5
  40225c:	b.eq	4022d0 <ferror@plt+0x6f0>  // b.none
  402260:	ldr	w0, [sp, #28]
  402264:	cmp	w0, #0x5
  402268:	b.gt	402300 <ferror@plt+0x720>
  40226c:	ldr	w0, [sp, #28]
  402270:	cmp	w0, #0x3
  402274:	b.eq	4022e8 <ferror@plt+0x708>  // b.none
  402278:	ldr	w0, [sp, #28]
  40227c:	cmp	w0, #0x3
  402280:	b.gt	402300 <ferror@plt+0x720>
  402284:	ldr	w0, [sp, #28]
  402288:	cmp	w0, #0x2
  40228c:	b.eq	4022dc <ferror@plt+0x6fc>  // b.none
  402290:	ldr	w0, [sp, #28]
  402294:	cmp	w0, #0x2
  402298:	b.gt	402300 <ferror@plt+0x720>
  40229c:	ldr	w0, [sp, #28]
  4022a0:	cmp	w0, #0x0
  4022a4:	b.eq	4022b8 <ferror@plt+0x6d8>  // b.none
  4022a8:	ldr	w0, [sp, #28]
  4022ac:	cmp	w0, #0x1
  4022b0:	b.eq	4022c4 <ferror@plt+0x6e4>  // b.none
  4022b4:	b	402300 <ferror@plt+0x720>
  4022b8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4022bc:	add	x0, x0, #0xc70
  4022c0:	b	402310 <ferror@plt+0x730>
  4022c4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4022c8:	add	x0, x0, #0xc80
  4022cc:	b	402310 <ferror@plt+0x730>
  4022d0:	adrp	x0, 406000 <ferror@plt+0x4420>
  4022d4:	add	x0, x0, #0xc90
  4022d8:	b	402310 <ferror@plt+0x730>
  4022dc:	adrp	x0, 406000 <ferror@plt+0x4420>
  4022e0:	add	x0, x0, #0xca0
  4022e4:	b	402310 <ferror@plt+0x730>
  4022e8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4022ec:	add	x0, x0, #0xcb0
  4022f0:	b	402310 <ferror@plt+0x730>
  4022f4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4022f8:	add	x0, x0, #0xcc0
  4022fc:	b	402310 <ferror@plt+0x730>
  402300:	nop
  402304:	adrp	x0, 406000 <ferror@plt+0x4420>
  402308:	add	x0, x0, #0xcd0
  40230c:	bl	401b80 <gettext@plt>
  402310:	ldp	x29, x30, [sp], #32
  402314:	ret
  402318:	stp	x29, x30, [sp, #-144]!
  40231c:	mov	x29, sp
  402320:	str	x19, [sp, #16]
  402324:	str	x0, [sp, #40]
  402328:	str	w1, [sp, #36]
  40232c:	mov	w0, #0xffffffff            	// #-1
  402330:	str	w0, [sp, #140]
  402334:	str	wzr, [sp, #136]
  402338:	str	wzr, [sp, #132]
  40233c:	str	xzr, [sp, #120]
  402340:	str	xzr, [sp, #112]
  402344:	str	xzr, [sp, #104]
  402348:	ldr	w0, [sp, #36]
  40234c:	cmp	w0, #0x0
  402350:	b.ne	40235c <ferror@plt+0x77c>  // b.any
  402354:	bl	401880 <getpid@plt>
  402358:	str	w0, [sp, #36]
  40235c:	bl	401b50 <__errno_location@plt>
  402360:	str	wzr, [x0]
  402364:	add	x0, sp, #0x30
  402368:	mov	w3, #0x0                   	// #0
  40236c:	mov	w2, #0x30                  	// #48
  402370:	mov	x1, x0
  402374:	ldr	w0, [sp, #36]
  402378:	bl	401f4c <ferror@plt+0x36c>
  40237c:	cmp	w0, #0x0
  402380:	b.eq	4023b0 <ferror@plt+0x7d0>  // b.none
  402384:	bl	401b50 <__errno_location@plt>
  402388:	ldr	w0, [x0]
  40238c:	cmp	w0, #0x26
  402390:	b.eq	4023e8 <ferror@plt+0x808>  // b.none
  402394:	adrp	x0, 406000 <ferror@plt+0x4420>
  402398:	add	x0, x0, #0xcd8
  40239c:	bl	401b80 <gettext@plt>
  4023a0:	ldr	w2, [sp, #36]
  4023a4:	mov	x1, x0
  4023a8:	mov	w0, #0x1                   	// #1
  4023ac:	bl	401bb0 <err@plt>
  4023b0:	ldr	w0, [sp, #52]
  4023b4:	str	w0, [sp, #140]
  4023b8:	ldr	w0, [sp, #68]
  4023bc:	str	w0, [sp, #132]
  4023c0:	ldr	x0, [sp, #56]
  4023c4:	and	w0, w0, #0x1
  4023c8:	str	w0, [sp, #136]
  4023cc:	ldr	x0, [sp, #80]
  4023d0:	str	x0, [sp, #120]
  4023d4:	ldr	x0, [sp, #72]
  4023d8:	str	x0, [sp, #112]
  4023dc:	ldr	x0, [sp, #88]
  4023e0:	str	x0, [sp, #104]
  4023e4:	b	4023ec <ferror@plt+0x80c>
  4023e8:	nop
  4023ec:	bl	401b50 <__errno_location@plt>
  4023f0:	ldr	w0, [x0]
  4023f4:	cmp	w0, #0x26
  4023f8:	b.ne	40249c <ferror@plt+0x8bc>  // b.any
  4023fc:	ldr	w0, [sp, #36]
  402400:	bl	401a40 <sched_getscheduler@plt>
  402404:	str	w0, [sp, #140]
  402408:	ldr	w0, [sp, #140]
  40240c:	cmn	w0, #0x1
  402410:	b.ne	402430 <ferror@plt+0x850>  // b.any
  402414:	adrp	x0, 406000 <ferror@plt+0x4420>
  402418:	add	x0, x0, #0xcd8
  40241c:	bl	401b80 <gettext@plt>
  402420:	ldr	w2, [sp, #36]
  402424:	mov	x1, x0
  402428:	mov	w0, #0x1                   	// #1
  40242c:	bl	401bb0 <err@plt>
  402430:	add	x0, sp, #0x60
  402434:	mov	x1, x0
  402438:	ldr	w0, [sp, #36]
  40243c:	bl	401aa0 <sched_getparam@plt>
  402440:	cmp	w0, #0x0
  402444:	b.eq	402464 <ferror@plt+0x884>  // b.none
  402448:	adrp	x0, 406000 <ferror@plt+0x4420>
  40244c:	add	x0, x0, #0xcf8
  402450:	bl	401b80 <gettext@plt>
  402454:	ldr	w2, [sp, #36]
  402458:	mov	x1, x0
  40245c:	mov	w0, #0x1                   	// #1
  402460:	bl	401bb0 <err@plt>
  402464:	ldr	w0, [sp, #96]
  402468:	str	w0, [sp, #132]
  40246c:	ldr	w1, [sp, #140]
  402470:	mov	w0, #0x1                   	// #1
  402474:	movk	w0, #0x4000, lsl #16
  402478:	cmp	w1, w0
  40247c:	b.eq	402494 <ferror@plt+0x8b4>  // b.none
  402480:	ldr	w1, [sp, #140]
  402484:	mov	w0, #0x3                   	// #3
  402488:	movk	w0, #0x4000, lsl #16
  40248c:	cmp	w1, w0
  402490:	b.ne	40249c <ferror@plt+0x8bc>  // b.any
  402494:	mov	w0, #0x1                   	// #1
  402498:	str	w0, [sp, #136]
  40249c:	ldr	x0, [sp, #40]
  4024a0:	ldrb	w0, [x0, #40]
  4024a4:	and	w0, w0, #0x4
  4024a8:	and	w0, w0, #0xff
  4024ac:	cmp	w0, #0x0
  4024b0:	b.eq	4024e0 <ferror@plt+0x900>  // b.none
  4024b4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4024b8:	add	x0, x0, #0xd20
  4024bc:	bl	401b80 <gettext@plt>
  4024c0:	mov	x19, x0
  4024c4:	ldr	w0, [sp, #140]
  4024c8:	bl	4021e0 <ferror@plt+0x600>
  4024cc:	mov	x2, x0
  4024d0:	ldr	w1, [sp, #36]
  4024d4:	mov	x0, x19
  4024d8:	bl	401b30 <printf@plt>
  4024dc:	b	402508 <ferror@plt+0x928>
  4024e0:	adrp	x0, 406000 <ferror@plt+0x4420>
  4024e4:	add	x0, x0, #0xd48
  4024e8:	bl	401b80 <gettext@plt>
  4024ec:	mov	x19, x0
  4024f0:	ldr	w0, [sp, #140]
  4024f4:	bl	4021e0 <ferror@plt+0x600>
  4024f8:	mov	x2, x0
  4024fc:	ldr	w1, [sp, #36]
  402500:	mov	x0, x19
  402504:	bl	401b30 <printf@plt>
  402508:	ldr	w0, [sp, #136]
  40250c:	cmp	w0, #0x0
  402510:	b.eq	402520 <ferror@plt+0x940>  // b.none
  402514:	adrp	x0, 406000 <ferror@plt+0x4420>
  402518:	add	x0, x0, #0xd70
  40251c:	bl	401b30 <printf@plt>
  402520:	mov	w0, #0xa                   	// #10
  402524:	bl	401b60 <putchar@plt>
  402528:	ldr	x0, [sp, #40]
  40252c:	ldrb	w0, [x0, #40]
  402530:	and	w0, w0, #0x4
  402534:	and	w0, w0, #0xff
  402538:	cmp	w0, #0x0
  40253c:	b.eq	40255c <ferror@plt+0x97c>  // b.none
  402540:	adrp	x0, 406000 <ferror@plt+0x4420>
  402544:	add	x0, x0, #0xd88
  402548:	bl	401b80 <gettext@plt>
  40254c:	ldr	w2, [sp, #132]
  402550:	ldr	w1, [sp, #36]
  402554:	bl	401b30 <printf@plt>
  402558:	b	402574 <ferror@plt+0x994>
  40255c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402560:	add	x0, x0, #0xdb0
  402564:	bl	401b80 <gettext@plt>
  402568:	ldr	w2, [sp, #132]
  40256c:	ldr	w1, [sp, #36]
  402570:	bl	401b30 <printf@plt>
  402574:	ldr	w0, [sp, #140]
  402578:	cmp	w0, #0x6
  40257c:	b.ne	4025dc <ferror@plt+0x9fc>  // b.any
  402580:	ldr	x0, [sp, #40]
  402584:	ldrb	w0, [x0, #40]
  402588:	and	w0, w0, #0x4
  40258c:	and	w0, w0, #0xff
  402590:	cmp	w0, #0x0
  402594:	b.eq	4025bc <ferror@plt+0x9dc>  // b.none
  402598:	adrp	x0, 406000 <ferror@plt+0x4420>
  40259c:	add	x0, x0, #0xde0
  4025a0:	bl	401b80 <gettext@plt>
  4025a4:	ldr	x4, [sp, #104]
  4025a8:	ldr	x3, [sp, #120]
  4025ac:	ldr	x2, [sp, #112]
  4025b0:	ldr	w1, [sp, #36]
  4025b4:	bl	401b30 <printf@plt>
  4025b8:	b	4025dc <ferror@plt+0x9fc>
  4025bc:	adrp	x0, 406000 <ferror@plt+0x4420>
  4025c0:	add	x0, x0, #0xe20
  4025c4:	bl	401b80 <gettext@plt>
  4025c8:	ldr	x4, [sp, #104]
  4025cc:	ldr	x3, [sp, #120]
  4025d0:	ldr	x2, [sp, #112]
  4025d4:	ldr	w1, [sp, #36]
  4025d8:	bl	401b30 <printf@plt>
  4025dc:	nop
  4025e0:	ldr	x19, [sp, #16]
  4025e4:	ldp	x29, x30, [sp], #144
  4025e8:	ret
  4025ec:	stp	x29, x30, [sp, #-48]!
  4025f0:	mov	x29, sp
  4025f4:	str	x0, [sp, #24]
  4025f8:	ldr	x0, [sp, #24]
  4025fc:	ldrb	w0, [x0, #40]
  402600:	and	w0, w0, #0x1
  402604:	and	w0, w0, #0xff
  402608:	cmp	w0, #0x0
  40260c:	b.eq	402678 <ferror@plt+0xa98>  // b.none
  402610:	ldr	x0, [sp, #24]
  402614:	ldr	w0, [x0]
  402618:	bl	405f18 <ferror@plt+0x4338>
  40261c:	str	x0, [sp, #40]
  402620:	ldr	x0, [sp, #40]
  402624:	cmp	x0, #0x0
  402628:	b.ne	402654 <ferror@plt+0xa74>  // b.any
  40262c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402630:	add	x0, x0, #0xe68
  402634:	bl	401b80 <gettext@plt>
  402638:	mov	x1, x0
  40263c:	mov	w0, #0x1                   	// #1
  402640:	bl	401bb0 <err@plt>
  402644:	ldr	w0, [sp, #36]
  402648:	mov	w1, w0
  40264c:	ldr	x0, [sp, #24]
  402650:	bl	402318 <ferror@plt+0x738>
  402654:	add	x0, sp, #0x24
  402658:	mov	x1, x0
  40265c:	ldr	x0, [sp, #40]
  402660:	bl	405fec <ferror@plt+0x440c>
  402664:	cmp	w0, #0x0
  402668:	b.eq	402644 <ferror@plt+0xa64>  // b.none
  40266c:	ldr	x0, [sp, #40]
  402670:	bl	405fa4 <ferror@plt+0x43c4>
  402674:	b	40268c <ferror@plt+0xaac>
  402678:	ldr	x0, [sp, #24]
  40267c:	ldr	w0, [x0]
  402680:	mov	w1, w0
  402684:	ldr	x0, [sp, #24]
  402688:	bl	402318 <ferror@plt+0x738>
  40268c:	nop
  402690:	ldp	x29, x30, [sp], #48
  402694:	ret
  402698:	stp	x29, x30, [sp, #-80]!
  40269c:	mov	x29, sp
  4026a0:	str	x19, [sp, #16]
  4026a4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4026a8:	add	x0, x0, #0xec0
  4026ac:	add	x2, sp, #0x20
  4026b0:	mov	x3, x0
  4026b4:	ldp	x0, x1, [x3]
  4026b8:	stp	x0, x1, [x2]
  4026bc:	ldr	x0, [x3, #16]
  4026c0:	str	x0, [x2, #16]
  4026c4:	str	xzr, [sp, #72]
  4026c8:	b	402770 <ferror@plt+0xb90>
  4026cc:	ldr	x0, [sp, #72]
  4026d0:	lsl	x0, x0, #2
  4026d4:	add	x1, sp, #0x20
  4026d8:	ldr	w0, [x1, x0]
  4026dc:	str	w0, [sp, #68]
  4026e0:	ldr	w0, [sp, #68]
  4026e4:	bl	401950 <sched_get_priority_max@plt>
  4026e8:	str	w0, [sp, #64]
  4026ec:	ldr	w0, [sp, #68]
  4026f0:	bl	401a30 <sched_get_priority_min@plt>
  4026f4:	str	w0, [sp, #60]
  4026f8:	ldr	w0, [sp, #64]
  4026fc:	cmp	w0, #0x0
  402700:	b.lt	402740 <ferror@plt+0xb60>  // b.tstop
  402704:	ldr	w0, [sp, #60]
  402708:	cmp	w0, #0x0
  40270c:	b.lt	402740 <ferror@plt+0xb60>  // b.tstop
  402710:	adrp	x0, 406000 <ferror@plt+0x4420>
  402714:	add	x0, x0, #0xe88
  402718:	bl	401b80 <gettext@plt>
  40271c:	mov	x19, x0
  402720:	ldr	w0, [sp, #68]
  402724:	bl	4021e0 <ferror@plt+0x600>
  402728:	ldr	w3, [sp, #64]
  40272c:	ldr	w2, [sp, #60]
  402730:	mov	x1, x0
  402734:	mov	x0, x19
  402738:	bl	401b30 <printf@plt>
  40273c:	b	402764 <ferror@plt+0xb84>
  402740:	adrp	x0, 406000 <ferror@plt+0x4420>
  402744:	add	x0, x0, #0xea8
  402748:	bl	401b80 <gettext@plt>
  40274c:	mov	x19, x0
  402750:	ldr	w0, [sp, #68]
  402754:	bl	4021e0 <ferror@plt+0x600>
  402758:	mov	x1, x0
  40275c:	mov	x0, x19
  402760:	bl	401b30 <printf@plt>
  402764:	ldr	x0, [sp, #72]
  402768:	add	x0, x0, #0x1
  40276c:	str	x0, [sp, #72]
  402770:	ldr	x0, [sp, #72]
  402774:	cmp	x0, #0x5
  402778:	b.ls	4026cc <ferror@plt+0xaec>  // b.plast
  40277c:	nop
  402780:	nop
  402784:	ldr	x19, [sp, #16]
  402788:	ldp	x29, x30, [sp], #80
  40278c:	ret
  402790:	stp	x29, x30, [sp, #-48]!
  402794:	mov	x29, sp
  402798:	str	x0, [sp, #24]
  40279c:	str	w1, [sp, #20]
  4027a0:	ldr	x0, [sp, #24]
  4027a4:	ldr	w0, [x0, #8]
  4027a8:	str	w0, [sp, #40]
  4027ac:	ldr	x0, [sp, #24]
  4027b0:	ldr	w0, [x0, #4]
  4027b4:	str	w0, [sp, #44]
  4027b8:	bl	401b50 <__errno_location@plt>
  4027bc:	str	wzr, [x0]
  4027c0:	ldr	x0, [sp, #24]
  4027c4:	ldrb	w0, [x0, #40]
  4027c8:	and	w0, w0, #0x2
  4027cc:	and	w0, w0, #0xff
  4027d0:	cmp	w0, #0x0
  4027d4:	b.eq	4027e4 <ferror@plt+0xc04>  // b.none
  4027d8:	ldr	w0, [sp, #44]
  4027dc:	orr	w0, w0, #0x40000000
  4027e0:	str	w0, [sp, #44]
  4027e4:	add	x0, sp, #0x28
  4027e8:	mov	x3, x0
  4027ec:	ldr	w2, [sp, #44]
  4027f0:	ldr	w1, [sp, #20]
  4027f4:	mov	x0, #0x77                  	// #119
  4027f8:	bl	401b70 <syscall@plt>
  4027fc:	ldp	x29, x30, [sp], #48
  402800:	ret
  402804:	stp	x29, x30, [sp, #-80]!
  402808:	mov	x29, sp
  40280c:	str	x0, [sp, #24]
  402810:	str	w1, [sp, #20]
  402814:	stp	xzr, xzr, [sp, #32]
  402818:	stp	xzr, xzr, [sp, #48]
  40281c:	stp	xzr, xzr, [sp, #64]
  402820:	mov	w0, #0x30                  	// #48
  402824:	str	w0, [sp, #32]
  402828:	ldr	x0, [sp, #24]
  40282c:	ldr	w0, [x0, #4]
  402830:	cmp	w0, #0x6
  402834:	b.eq	402848 <ferror@plt+0xc68>  // b.none
  402838:	ldr	w1, [sp, #20]
  40283c:	ldr	x0, [sp, #24]
  402840:	bl	402790 <ferror@plt+0xbb0>
  402844:	b	4028d8 <ferror@plt+0xcf8>
  402848:	ldr	w0, [sp, #20]
  40284c:	mov	w1, w0
  402850:	mov	w0, #0x0                   	// #0
  402854:	bl	4019d0 <getpriority@plt>
  402858:	str	w0, [sp, #48]
  40285c:	ldr	x0, [sp, #24]
  402860:	ldr	w0, [x0, #4]
  402864:	str	w0, [sp, #36]
  402868:	ldr	x0, [sp, #24]
  40286c:	ldr	w0, [x0, #8]
  402870:	str	w0, [sp, #52]
  402874:	ldr	x0, [sp, #24]
  402878:	ldr	x0, [x0, #16]
  40287c:	str	x0, [sp, #56]
  402880:	ldr	x0, [sp, #24]
  402884:	ldr	x0, [x0, #32]
  402888:	str	x0, [sp, #72]
  40288c:	ldr	x0, [sp, #24]
  402890:	ldr	x0, [x0, #24]
  402894:	str	x0, [sp, #64]
  402898:	ldr	x0, [sp, #24]
  40289c:	ldrb	w0, [x0, #40]
  4028a0:	and	w0, w0, #0x2
  4028a4:	and	w0, w0, #0xff
  4028a8:	cmp	w0, #0x0
  4028ac:	b.eq	4028bc <ferror@plt+0xcdc>  // b.none
  4028b0:	ldr	x0, [sp, #40]
  4028b4:	orr	x0, x0, #0x40000000
  4028b8:	str	x0, [sp, #40]
  4028bc:	bl	401b50 <__errno_location@plt>
  4028c0:	str	wzr, [x0]
  4028c4:	add	x0, sp, #0x20
  4028c8:	mov	w2, #0x0                   	// #0
  4028cc:	mov	x1, x0
  4028d0:	ldr	w0, [sp, #20]
  4028d4:	bl	401f1c <ferror@plt+0x33c>
  4028d8:	ldp	x29, x30, [sp], #80
  4028dc:	ret
  4028e0:	stp	x29, x30, [sp, #-48]!
  4028e4:	mov	x29, sp
  4028e8:	str	x0, [sp, #24]
  4028ec:	ldr	x0, [sp, #24]
  4028f0:	ldrb	w0, [x0, #40]
  4028f4:	and	w0, w0, #0x1
  4028f8:	and	w0, w0, #0xff
  4028fc:	cmp	w0, #0x0
  402900:	b.eq	402994 <ferror@plt+0xdb4>  // b.none
  402904:	ldr	x0, [sp, #24]
  402908:	ldr	w0, [x0]
  40290c:	bl	405f18 <ferror@plt+0x4338>
  402910:	str	x0, [sp, #40]
  402914:	ldr	x0, [sp, #40]
  402918:	cmp	x0, #0x0
  40291c:	b.ne	402970 <ferror@plt+0xd90>  // b.any
  402920:	adrp	x0, 406000 <ferror@plt+0x4420>
  402924:	add	x0, x0, #0xe68
  402928:	bl	401b80 <gettext@plt>
  40292c:	mov	x1, x0
  402930:	mov	w0, #0x1                   	// #1
  402934:	bl	401bb0 <err@plt>
  402938:	ldr	w0, [sp, #36]
  40293c:	mov	w1, w0
  402940:	ldr	x0, [sp, #24]
  402944:	bl	402804 <ferror@plt+0xc24>
  402948:	cmn	w0, #0x1
  40294c:	b.ne	402970 <ferror@plt+0xd90>  // b.any
  402950:	adrp	x0, 406000 <ferror@plt+0x4420>
  402954:	add	x0, x0, #0xed8
  402958:	bl	401b80 <gettext@plt>
  40295c:	mov	x1, x0
  402960:	ldr	w0, [sp, #36]
  402964:	mov	w2, w0
  402968:	mov	w0, #0x1                   	// #1
  40296c:	bl	401bb0 <err@plt>
  402970:	add	x0, sp, #0x24
  402974:	mov	x1, x0
  402978:	ldr	x0, [sp, #40]
  40297c:	bl	405fec <ferror@plt+0x440c>
  402980:	cmp	w0, #0x0
  402984:	b.eq	402938 <ferror@plt+0xd58>  // b.none
  402988:	ldr	x0, [sp, #40]
  40298c:	bl	405fa4 <ferror@plt+0x43c4>
  402990:	b	4029d4 <ferror@plt+0xdf4>
  402994:	ldr	x0, [sp, #24]
  402998:	ldr	w0, [x0]
  40299c:	mov	w1, w0
  4029a0:	ldr	x0, [sp, #24]
  4029a4:	bl	402804 <ferror@plt+0xc24>
  4029a8:	cmn	w0, #0x1
  4029ac:	b.ne	4029d4 <ferror@plt+0xdf4>  // b.any
  4029b0:	adrp	x0, 406000 <ferror@plt+0x4420>
  4029b4:	add	x0, x0, #0xef8
  4029b8:	bl	401b80 <gettext@plt>
  4029bc:	mov	x1, x0
  4029c0:	ldr	x0, [sp, #24]
  4029c4:	ldr	w0, [x0]
  4029c8:	mov	w2, w0
  4029cc:	mov	w0, #0x1                   	// #1
  4029d0:	bl	401bb0 <err@plt>
  4029d4:	ldr	x0, [sp, #24]
  4029d8:	ldrb	w1, [x0, #40]
  4029dc:	orr	w1, w1, #0x4
  4029e0:	strb	w1, [x0, #40]
  4029e4:	nop
  4029e8:	ldp	x29, x30, [sp], #48
  4029ec:	ret
  4029f0:	stp	x29, x30, [sp, #-112]!
  4029f4:	mov	x29, sp
  4029f8:	str	x19, [sp, #16]
  4029fc:	str	w0, [sp, #44]
  402a00:	str	x1, [sp, #32]
  402a04:	stp	xzr, xzr, [sp, #48]
  402a08:	stp	xzr, xzr, [sp, #64]
  402a0c:	stp	xzr, xzr, [sp, #80]
  402a10:	mov	w0, #0xffffffff            	// #-1
  402a14:	str	w0, [sp, #48]
  402a18:	mov	w0, #0x2                   	// #2
  402a1c:	str	w0, [sp, #52]
  402a20:	add	x0, sp, #0x30
  402a24:	str	x0, [sp, #104]
  402a28:	adrp	x0, 406000 <ferror@plt+0x4420>
  402a2c:	add	x1, x0, #0xf18
  402a30:	mov	w0, #0x6                   	// #6
  402a34:	bl	401bc0 <setlocale@plt>
  402a38:	adrp	x0, 406000 <ferror@plt+0x4420>
  402a3c:	add	x1, x0, #0xf20
  402a40:	adrp	x0, 406000 <ferror@plt+0x4420>
  402a44:	add	x0, x0, #0xf38
  402a48:	bl	4018c0 <bindtextdomain@plt>
  402a4c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402a50:	add	x0, x0, #0xf38
  402a54:	bl	4019a0 <textdomain@plt>
  402a58:	bl	401efc <ferror@plt+0x31c>
  402a5c:	b	402dc8 <ferror@plt+0x11e8>
  402a60:	ldr	w0, [sp, #100]
  402a64:	cmp	w0, #0x76
  402a68:	b.eq	402ca4 <ferror@plt+0x10c4>  // b.none
  402a6c:	ldr	w0, [sp, #100]
  402a70:	cmp	w0, #0x76
  402a74:	b.gt	402d8c <ferror@plt+0x11ac>
  402a78:	ldr	w0, [sp, #100]
  402a7c:	cmp	w0, #0x72
  402a80:	b.eq	402c94 <ferror@plt+0x10b4>  // b.none
  402a84:	ldr	w0, [sp, #100]
  402a88:	cmp	w0, #0x72
  402a8c:	b.gt	402d8c <ferror@plt+0x11ac>
  402a90:	ldr	w0, [sp, #100]
  402a94:	cmp	w0, #0x70
  402a98:	b.eq	402c4c <ferror@plt+0x106c>  // b.none
  402a9c:	ldr	w0, [sp, #100]
  402aa0:	cmp	w0, #0x70
  402aa4:	b.gt	402d8c <ferror@plt+0x11ac>
  402aa8:	ldr	w0, [sp, #100]
  402aac:	cmp	w0, #0x6f
  402ab0:	b.eq	402c40 <ferror@plt+0x1060>  // b.none
  402ab4:	ldr	w0, [sp, #100]
  402ab8:	cmp	w0, #0x6f
  402abc:	b.gt	402d8c <ferror@plt+0x11ac>
  402ac0:	ldr	w0, [sp, #100]
  402ac4:	cmp	w0, #0x6d
  402ac8:	b.eq	402c34 <ferror@plt+0x1054>  // b.none
  402acc:	ldr	w0, [sp, #100]
  402ad0:	cmp	w0, #0x6d
  402ad4:	b.gt	402d8c <ferror@plt+0x11ac>
  402ad8:	ldr	w0, [sp, #100]
  402adc:	cmp	w0, #0x69
  402ae0:	b.eq	402c24 <ferror@plt+0x1044>  // b.none
  402ae4:	ldr	w0, [sp, #100]
  402ae8:	cmp	w0, #0x69
  402aec:	b.gt	402d8c <ferror@plt+0x11ac>
  402af0:	ldr	w0, [sp, #100]
  402af4:	cmp	w0, #0x68
  402af8:	b.eq	402d88 <ferror@plt+0x11a8>  // b.none
  402afc:	ldr	w0, [sp, #100]
  402b00:	cmp	w0, #0x68
  402b04:	b.gt	402d8c <ferror@plt+0x11ac>
  402b08:	ldr	w0, [sp, #100]
  402b0c:	cmp	w0, #0x66
  402b10:	b.eq	402c00 <ferror@plt+0x1020>  // b.none
  402b14:	ldr	w0, [sp, #100]
  402b18:	cmp	w0, #0x66
  402b1c:	b.gt	402d8c <ferror@plt+0x11ac>
  402b20:	ldr	w0, [sp, #100]
  402b24:	cmp	w0, #0x64
  402b28:	b.eq	402bf0 <ferror@plt+0x1010>  // b.none
  402b2c:	ldr	w0, [sp, #100]
  402b30:	cmp	w0, #0x64
  402b34:	b.gt	402d8c <ferror@plt+0x11ac>
  402b38:	ldr	w0, [sp, #100]
  402b3c:	cmp	w0, #0x62
  402b40:	b.eq	402be0 <ferror@plt+0x1000>  // b.none
  402b44:	ldr	w0, [sp, #100]
  402b48:	cmp	w0, #0x62
  402b4c:	b.gt	402d8c <ferror@plt+0x11ac>
  402b50:	ldr	w0, [sp, #100]
  402b54:	cmp	w0, #0x61
  402b58:	b.eq	402bcc <ferror@plt+0xfec>  // b.none
  402b5c:	ldr	w0, [sp, #100]
  402b60:	cmp	w0, #0x61
  402b64:	b.gt	402d8c <ferror@plt+0x11ac>
  402b68:	ldr	w0, [sp, #100]
  402b6c:	cmp	w0, #0x56
  402b70:	b.eq	402d54 <ferror@plt+0x1174>  // b.none
  402b74:	ldr	w0, [sp, #100]
  402b78:	cmp	w0, #0x56
  402b7c:	b.gt	402d8c <ferror@plt+0x11ac>
  402b80:	ldr	w0, [sp, #100]
  402b84:	cmp	w0, #0x54
  402b88:	b.eq	402cb8 <ferror@plt+0x10d8>  // b.none
  402b8c:	ldr	w0, [sp, #100]
  402b90:	cmp	w0, #0x54
  402b94:	b.gt	402d8c <ferror@plt+0x11ac>
  402b98:	ldr	w0, [sp, #100]
  402b9c:	cmp	w0, #0x52
  402ba0:	b.eq	402c10 <ferror@plt+0x1030>  // b.none
  402ba4:	ldr	w0, [sp, #100]
  402ba8:	cmp	w0, #0x52
  402bac:	b.gt	402d8c <ferror@plt+0x11ac>
  402bb0:	ldr	w0, [sp, #100]
  402bb4:	cmp	w0, #0x44
  402bb8:	b.eq	402d20 <ferror@plt+0x1140>  // b.none
  402bbc:	ldr	w0, [sp, #100]
  402bc0:	cmp	w0, #0x50
  402bc4:	b.eq	402cec <ferror@plt+0x110c>  // b.none
  402bc8:	b	402d8c <ferror@plt+0x11ac>
  402bcc:	ldr	x0, [sp, #104]
  402bd0:	ldrb	w1, [x0, #40]
  402bd4:	orr	w1, w1, #0x1
  402bd8:	strb	w1, [x0, #40]
  402bdc:	b	402dc8 <ferror@plt+0x11e8>
  402be0:	ldr	x0, [sp, #104]
  402be4:	mov	w1, #0x3                   	// #3
  402be8:	str	w1, [x0, #4]
  402bec:	b	402dc8 <ferror@plt+0x11e8>
  402bf0:	ldr	x0, [sp, #104]
  402bf4:	mov	w1, #0x6                   	// #6
  402bf8:	str	w1, [x0, #4]
  402bfc:	b	402dc8 <ferror@plt+0x11e8>
  402c00:	ldr	x0, [sp, #104]
  402c04:	mov	w1, #0x1                   	// #1
  402c08:	str	w1, [x0, #4]
  402c0c:	b	402dc8 <ferror@plt+0x11e8>
  402c10:	ldr	x0, [sp, #104]
  402c14:	ldrb	w1, [x0, #40]
  402c18:	orr	w1, w1, #0x2
  402c1c:	strb	w1, [x0, #40]
  402c20:	b	402dc8 <ferror@plt+0x11e8>
  402c24:	ldr	x0, [sp, #104]
  402c28:	mov	w1, #0x5                   	// #5
  402c2c:	str	w1, [x0, #4]
  402c30:	b	402dc8 <ferror@plt+0x11e8>
  402c34:	bl	402698 <ferror@plt+0xab8>
  402c38:	mov	w0, #0x0                   	// #0
  402c3c:	b	403178 <ferror@plt+0x1598>
  402c40:	ldr	x0, [sp, #104]
  402c44:	str	wzr, [x0, #4]
  402c48:	b	402dc8 <ferror@plt+0x11e8>
  402c4c:	bl	401b50 <__errno_location@plt>
  402c50:	str	wzr, [x0]
  402c54:	ldrsw	x0, [sp, #44]
  402c58:	lsl	x0, x0, #3
  402c5c:	sub	x0, x0, #0x8
  402c60:	ldr	x1, [sp, #32]
  402c64:	add	x0, x1, x0
  402c68:	ldr	x19, [x0]
  402c6c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402c70:	add	x0, x0, #0xf48
  402c74:	bl	401b80 <gettext@plt>
  402c78:	mov	x1, x0
  402c7c:	mov	x0, x19
  402c80:	bl	403dc4 <ferror@plt+0x21e4>
  402c84:	mov	w1, w0
  402c88:	ldr	x0, [sp, #104]
  402c8c:	str	w1, [x0]
  402c90:	b	402dc8 <ferror@plt+0x11e8>
  402c94:	ldr	x0, [sp, #104]
  402c98:	mov	w1, #0x2                   	// #2
  402c9c:	str	w1, [x0, #4]
  402ca0:	b	402dc8 <ferror@plt+0x11e8>
  402ca4:	ldr	x0, [sp, #104]
  402ca8:	ldrb	w1, [x0, #40]
  402cac:	orr	w1, w1, #0x8
  402cb0:	strb	w1, [x0, #40]
  402cb4:	b	402dc8 <ferror@plt+0x11e8>
  402cb8:	adrp	x0, 419000 <ferror@plt+0x17420>
  402cbc:	add	x0, x0, #0x270
  402cc0:	ldr	x19, [x0]
  402cc4:	adrp	x0, 406000 <ferror@plt+0x4420>
  402cc8:	add	x0, x0, #0xf60
  402ccc:	bl	401b80 <gettext@plt>
  402cd0:	mov	x1, x0
  402cd4:	mov	x0, x19
  402cd8:	bl	404110 <ferror@plt+0x2530>
  402cdc:	mov	x1, x0
  402ce0:	ldr	x0, [sp, #104]
  402ce4:	str	x1, [x0, #16]
  402ce8:	b	402dc8 <ferror@plt+0x11e8>
  402cec:	adrp	x0, 419000 <ferror@plt+0x17420>
  402cf0:	add	x0, x0, #0x270
  402cf4:	ldr	x19, [x0]
  402cf8:	adrp	x0, 406000 <ferror@plt+0x4420>
  402cfc:	add	x0, x0, #0xf80
  402d00:	bl	401b80 <gettext@plt>
  402d04:	mov	x1, x0
  402d08:	mov	x0, x19
  402d0c:	bl	404110 <ferror@plt+0x2530>
  402d10:	mov	x1, x0
  402d14:	ldr	x0, [sp, #104]
  402d18:	str	x1, [x0, #32]
  402d1c:	b	402dc8 <ferror@plt+0x11e8>
  402d20:	adrp	x0, 419000 <ferror@plt+0x17420>
  402d24:	add	x0, x0, #0x270
  402d28:	ldr	x19, [x0]
  402d2c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402d30:	add	x0, x0, #0xf98
  402d34:	bl	401b80 <gettext@plt>
  402d38:	mov	x1, x0
  402d3c:	mov	x0, x19
  402d40:	bl	404110 <ferror@plt+0x2530>
  402d44:	mov	x1, x0
  402d48:	ldr	x0, [sp, #104]
  402d4c:	str	x1, [x0, #24]
  402d50:	b	402dc8 <ferror@plt+0x11e8>
  402d54:	adrp	x0, 406000 <ferror@plt+0x4420>
  402d58:	add	x0, x0, #0xfb8
  402d5c:	bl	401b80 <gettext@plt>
  402d60:	mov	x3, x0
  402d64:	adrp	x0, 419000 <ferror@plt+0x17420>
  402d68:	add	x0, x0, #0x288
  402d6c:	ldr	x1, [x0]
  402d70:	adrp	x0, 406000 <ferror@plt+0x4420>
  402d74:	add	x2, x0, #0xfc8
  402d78:	mov	x0, x3
  402d7c:	bl	401b30 <printf@plt>
  402d80:	mov	w0, #0x0                   	// #0
  402d84:	bl	4017c0 <exit@plt>
  402d88:	bl	401f84 <ferror@plt+0x3a4>
  402d8c:	adrp	x0, 419000 <ferror@plt+0x17420>
  402d90:	add	x0, x0, #0x268
  402d94:	ldr	x19, [x0]
  402d98:	adrp	x0, 406000 <ferror@plt+0x4420>
  402d9c:	add	x0, x0, #0xfe0
  402da0:	bl	401b80 <gettext@plt>
  402da4:	mov	x1, x0
  402da8:	adrp	x0, 419000 <ferror@plt+0x17420>
  402dac:	add	x0, x0, #0x288
  402db0:	ldr	x0, [x0]
  402db4:	mov	x2, x0
  402db8:	mov	x0, x19
  402dbc:	bl	401b90 <fprintf@plt>
  402dc0:	mov	w0, #0x1                   	// #1
  402dc4:	bl	4017c0 <exit@plt>
  402dc8:	mov	x4, #0x0                   	// #0
  402dcc:	adrp	x0, 407000 <ferror@plt+0x5420>
  402dd0:	add	x3, x0, #0x208
  402dd4:	adrp	x0, 407000 <ferror@plt+0x5420>
  402dd8:	add	x2, x0, #0x8
  402ddc:	ldr	x1, [sp, #32]
  402de0:	ldr	w0, [sp, #44]
  402de4:	bl	4019b0 <getopt_long@plt>
  402de8:	str	w0, [sp, #100]
  402dec:	ldr	w0, [sp, #100]
  402df0:	cmn	w0, #0x1
  402df4:	b.ne	402a60 <ferror@plt+0xe80>  // b.any
  402df8:	ldr	x0, [sp, #104]
  402dfc:	ldr	w0, [x0]
  402e00:	cmp	w0, #0x0
  402e04:	b.lt	402e24 <ferror@plt+0x1244>  // b.tstop
  402e08:	adrp	x0, 419000 <ferror@plt+0x17420>
  402e0c:	add	x0, x0, #0x278
  402e10:	ldr	w0, [x0]
  402e14:	ldr	w1, [sp, #44]
  402e18:	sub	w0, w1, w0
  402e1c:	cmp	w0, #0x0
  402e20:	b.le	402e50 <ferror@plt+0x1270>
  402e24:	ldr	x0, [sp, #104]
  402e28:	ldr	w0, [x0]
  402e2c:	cmn	w0, #0x1
  402e30:	b.ne	402e9c <ferror@plt+0x12bc>  // b.any
  402e34:	adrp	x0, 419000 <ferror@plt+0x17420>
  402e38:	add	x0, x0, #0x278
  402e3c:	ldr	w0, [x0]
  402e40:	ldr	w1, [sp, #44]
  402e44:	sub	w0, w1, w0
  402e48:	cmp	w0, #0x1
  402e4c:	b.gt	402e9c <ferror@plt+0x12bc>
  402e50:	adrp	x0, 407000 <ferror@plt+0x5420>
  402e54:	add	x0, x0, #0x20
  402e58:	bl	401b80 <gettext@plt>
  402e5c:	bl	401ad0 <warnx@plt>
  402e60:	adrp	x0, 419000 <ferror@plt+0x17420>
  402e64:	add	x0, x0, #0x268
  402e68:	ldr	x19, [x0]
  402e6c:	adrp	x0, 406000 <ferror@plt+0x4420>
  402e70:	add	x0, x0, #0xfe0
  402e74:	bl	401b80 <gettext@plt>
  402e78:	mov	x1, x0
  402e7c:	adrp	x0, 419000 <ferror@plt+0x17420>
  402e80:	add	x0, x0, #0x288
  402e84:	ldr	x0, [x0]
  402e88:	mov	x2, x0
  402e8c:	mov	x0, x19
  402e90:	bl	401b90 <fprintf@plt>
  402e94:	mov	w0, #0x1                   	// #1
  402e98:	bl	4017c0 <exit@plt>
  402e9c:	ldr	x0, [sp, #104]
  402ea0:	ldr	w0, [x0]
  402ea4:	cmp	w0, #0x0
  402ea8:	b.lt	402f0c <ferror@plt+0x132c>  // b.tstop
  402eac:	ldr	x0, [sp, #104]
  402eb0:	ldrb	w0, [x0, #40]
  402eb4:	and	w0, w0, #0x8
  402eb8:	and	w0, w0, #0xff
  402ebc:	cmp	w0, #0x0
  402ec0:	b.ne	402ee0 <ferror@plt+0x1300>  // b.any
  402ec4:	adrp	x0, 419000 <ferror@plt+0x17420>
  402ec8:	add	x0, x0, #0x278
  402ecc:	ldr	w0, [x0]
  402ed0:	ldr	w1, [sp, #44]
  402ed4:	sub	w0, w1, w0
  402ed8:	cmp	w0, #0x1
  402edc:	b.ne	402f0c <ferror@plt+0x132c>  // b.any
  402ee0:	ldr	x0, [sp, #104]
  402ee4:	bl	4025ec <ferror@plt+0xa0c>
  402ee8:	adrp	x0, 419000 <ferror@plt+0x17420>
  402eec:	add	x0, x0, #0x278
  402ef0:	ldr	w0, [x0]
  402ef4:	ldr	w1, [sp, #44]
  402ef8:	sub	w0, w1, w0
  402efc:	cmp	w0, #0x1
  402f00:	b.ne	402f0c <ferror@plt+0x132c>  // b.any
  402f04:	mov	w0, #0x0                   	// #0
  402f08:	b	403178 <ferror@plt+0x1598>
  402f0c:	bl	401b50 <__errno_location@plt>
  402f10:	str	wzr, [x0]
  402f14:	adrp	x0, 419000 <ferror@plt+0x17420>
  402f18:	add	x0, x0, #0x278
  402f1c:	ldr	w0, [x0]
  402f20:	sxtw	x0, w0
  402f24:	lsl	x0, x0, #3
  402f28:	ldr	x1, [sp, #32]
  402f2c:	add	x0, x1, x0
  402f30:	ldr	x19, [x0]
  402f34:	adrp	x0, 407000 <ferror@plt+0x5420>
  402f38:	add	x0, x0, #0x30
  402f3c:	bl	401b80 <gettext@plt>
  402f40:	mov	x1, x0
  402f44:	mov	x0, x19
  402f48:	bl	403dc4 <ferror@plt+0x21e4>
  402f4c:	mov	w1, w0
  402f50:	ldr	x0, [sp, #104]
  402f54:	str	w1, [x0, #8]
  402f58:	ldr	x0, [sp, #104]
  402f5c:	ldrb	w0, [x0, #40]
  402f60:	and	w0, w0, #0x2
  402f64:	and	w0, w0, #0xff
  402f68:	cmp	w0, #0x0
  402f6c:	b.eq	402fa8 <ferror@plt+0x13c8>  // b.none
  402f70:	ldr	x0, [sp, #104]
  402f74:	ldr	w0, [x0, #4]
  402f78:	cmp	w0, #0x1
  402f7c:	b.eq	402fa8 <ferror@plt+0x13c8>  // b.none
  402f80:	ldr	x0, [sp, #104]
  402f84:	ldr	w0, [x0, #4]
  402f88:	cmp	w0, #0x2
  402f8c:	b.eq	402fa8 <ferror@plt+0x13c8>  // b.none
  402f90:	adrp	x0, 407000 <ferror@plt+0x5420>
  402f94:	add	x0, x0, #0x50
  402f98:	bl	401b80 <gettext@plt>
  402f9c:	mov	x1, x0
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	bl	401b00 <errx@plt>
  402fa8:	ldr	x0, [sp, #104]
  402fac:	ldr	x0, [x0, #16]
  402fb0:	cmp	x0, #0x0
  402fb4:	b.ne	402fd8 <ferror@plt+0x13f8>  // b.any
  402fb8:	ldr	x0, [sp, #104]
  402fbc:	ldr	x0, [x0, #24]
  402fc0:	cmp	x0, #0x0
  402fc4:	b.ne	402fd8 <ferror@plt+0x13f8>  // b.any
  402fc8:	ldr	x0, [sp, #104]
  402fcc:	ldr	x0, [x0, #32]
  402fd0:	cmp	x0, #0x0
  402fd4:	b.eq	403000 <ferror@plt+0x1420>  // b.none
  402fd8:	ldr	x0, [sp, #104]
  402fdc:	ldr	w0, [x0, #4]
  402fe0:	cmp	w0, #0x6
  402fe4:	b.eq	403000 <ferror@plt+0x1420>  // b.none
  402fe8:	adrp	x0, 407000 <ferror@plt+0x5420>
  402fec:	add	x0, x0, #0xa0
  402ff0:	bl	401b80 <gettext@plt>
  402ff4:	mov	x1, x0
  402ff8:	mov	w0, #0x1                   	// #1
  402ffc:	bl	401b00 <errx@plt>
  403000:	ldr	x0, [sp, #104]
  403004:	ldr	w0, [x0, #4]
  403008:	cmp	w0, #0x6
  40300c:	b.ne	403050 <ferror@plt+0x1470>  // b.any
  403010:	ldr	x0, [sp, #104]
  403014:	ldr	x0, [x0, #24]
  403018:	cmp	x0, #0x0
  40301c:	b.ne	403030 <ferror@plt+0x1450>  // b.any
  403020:	ldr	x0, [sp, #104]
  403024:	ldr	x1, [x0, #32]
  403028:	ldr	x0, [sp, #104]
  40302c:	str	x1, [x0, #24]
  403030:	ldr	x0, [sp, #104]
  403034:	ldr	x0, [x0, #16]
  403038:	cmp	x0, #0x0
  40303c:	b.ne	403050 <ferror@plt+0x1470>  // b.any
  403040:	ldr	x0, [sp, #104]
  403044:	ldr	x1, [x0, #24]
  403048:	ldr	x0, [sp, #104]
  40304c:	str	x1, [x0, #16]
  403050:	ldr	x0, [sp, #104]
  403054:	ldr	w0, [x0]
  403058:	cmn	w0, #0x1
  40305c:	b.ne	403068 <ferror@plt+0x1488>  // b.any
  403060:	ldr	x0, [sp, #104]
  403064:	str	wzr, [x0]
  403068:	ldr	x0, [sp, #104]
  40306c:	ldr	w19, [x0, #8]
  403070:	ldr	x0, [sp, #104]
  403074:	ldr	w0, [x0, #4]
  403078:	bl	401a30 <sched_get_priority_min@plt>
  40307c:	cmp	w19, w0
  403080:	b.lt	4030a4 <ferror@plt+0x14c4>  // b.tstop
  403084:	ldr	x0, [sp, #104]
  403088:	ldr	w0, [x0, #4]
  40308c:	bl	401950 <sched_get_priority_max@plt>
  403090:	mov	w1, w0
  403094:	ldr	x0, [sp, #104]
  403098:	ldr	w0, [x0, #8]
  40309c:	cmp	w1, w0
  4030a0:	b.ge	4030c8 <ferror@plt+0x14e8>  // b.tcont
  4030a4:	adrp	x0, 407000 <ferror@plt+0x5420>
  4030a8:	add	x0, x0, #0xf0
  4030ac:	bl	401b80 <gettext@plt>
  4030b0:	mov	x1, x0
  4030b4:	ldr	x0, [sp, #104]
  4030b8:	ldr	w0, [x0, #8]
  4030bc:	mov	w2, w0
  4030c0:	mov	w0, #0x1                   	// #1
  4030c4:	bl	401b00 <errx@plt>
  4030c8:	ldr	x0, [sp, #104]
  4030cc:	bl	4028e0 <ferror@plt+0xd00>
  4030d0:	ldr	x0, [sp, #104]
  4030d4:	ldrb	w0, [x0, #40]
  4030d8:	and	w0, w0, #0x8
  4030dc:	and	w0, w0, #0xff
  4030e0:	cmp	w0, #0x0
  4030e4:	b.eq	4030f0 <ferror@plt+0x1510>  // b.none
  4030e8:	ldr	x0, [sp, #104]
  4030ec:	bl	4025ec <ferror@plt+0xa0c>
  4030f0:	ldr	x0, [sp, #104]
  4030f4:	ldr	w0, [x0]
  4030f8:	cmp	w0, #0x0
  4030fc:	b.ne	403174 <ferror@plt+0x1594>  // b.any
  403100:	adrp	x0, 419000 <ferror@plt+0x17420>
  403104:	add	x0, x0, #0x278
  403108:	ldr	w0, [x0]
  40310c:	sxtw	x0, w0
  403110:	add	x0, x0, #0x1
  403114:	lsl	x0, x0, #3
  403118:	ldr	x1, [sp, #32]
  40311c:	add	x0, x1, x0
  403120:	str	x0, [sp, #32]
  403124:	ldr	x0, [sp, #32]
  403128:	ldr	x0, [x0]
  40312c:	ldr	x1, [sp, #32]
  403130:	bl	4019c0 <execvp@plt>
  403134:	bl	401b50 <__errno_location@plt>
  403138:	ldr	w0, [x0]
  40313c:	cmp	w0, #0x2
  403140:	b.ne	40314c <ferror@plt+0x156c>  // b.any
  403144:	mov	w19, #0x7f                  	// #127
  403148:	b	403150 <ferror@plt+0x1570>
  40314c:	mov	w19, #0x7e                  	// #126
  403150:	adrp	x0, 407000 <ferror@plt+0x5420>
  403154:	add	x0, x0, #0x140
  403158:	bl	401b80 <gettext@plt>
  40315c:	mov	x1, x0
  403160:	ldr	x0, [sp, #32]
  403164:	ldr	x0, [x0]
  403168:	mov	x2, x0
  40316c:	mov	w0, w19
  403170:	bl	401bb0 <err@plt>
  403174:	mov	w0, #0x0                   	// #0
  403178:	ldr	x19, [sp, #16]
  40317c:	ldp	x29, x30, [sp], #112
  403180:	ret
  403184:	sub	sp, sp, #0x10
  403188:	str	w0, [sp, #12]
  40318c:	adrp	x0, 419000 <ferror@plt+0x17420>
  403190:	add	x0, x0, #0x250
  403194:	ldr	w1, [sp, #12]
  403198:	str	w1, [x0]
  40319c:	nop
  4031a0:	add	sp, sp, #0x10
  4031a4:	ret
  4031a8:	sub	sp, sp, #0x10
  4031ac:	str	x0, [sp, #8]
  4031b0:	str	w1, [sp, #4]
  4031b4:	str	w2, [sp]
  4031b8:	b	403208 <ferror@plt+0x1628>
  4031bc:	ldr	x0, [sp, #8]
  4031c0:	ldr	x1, [x0]
  4031c4:	ldrsw	x0, [sp, #4]
  4031c8:	mov	x2, #0x0                   	// #0
  4031cc:	umulh	x0, x1, x0
  4031d0:	cmp	x0, #0x0
  4031d4:	b.eq	4031dc <ferror@plt+0x15fc>  // b.none
  4031d8:	mov	x2, #0x1                   	// #1
  4031dc:	mov	x0, x2
  4031e0:	cmp	x0, #0x0
  4031e4:	b.eq	4031f0 <ferror@plt+0x1610>  // b.none
  4031e8:	mov	w0, #0xffffffde            	// #-34
  4031ec:	b	403220 <ferror@plt+0x1640>
  4031f0:	ldr	x0, [sp, #8]
  4031f4:	ldr	x1, [x0]
  4031f8:	ldrsw	x0, [sp, #4]
  4031fc:	mul	x1, x1, x0
  403200:	ldr	x0, [sp, #8]
  403204:	str	x1, [x0]
  403208:	ldr	w0, [sp]
  40320c:	sub	w1, w0, #0x1
  403210:	str	w1, [sp]
  403214:	cmp	w0, #0x0
  403218:	b.ne	4031bc <ferror@plt+0x15dc>  // b.any
  40321c:	mov	w0, #0x0                   	// #0
  403220:	add	sp, sp, #0x10
  403224:	ret
  403228:	stp	x29, x30, [sp, #-192]!
  40322c:	mov	x29, sp
  403230:	str	x0, [sp, #40]
  403234:	str	x1, [sp, #32]
  403238:	str	x2, [sp, #24]
  40323c:	str	xzr, [sp, #176]
  403240:	mov	w0, #0x400                 	// #1024
  403244:	str	w0, [sp, #172]
  403248:	str	wzr, [sp, #168]
  40324c:	str	wzr, [sp, #164]
  403250:	str	wzr, [sp, #160]
  403254:	ldr	x0, [sp, #32]
  403258:	str	xzr, [x0]
  40325c:	ldr	x0, [sp, #40]
  403260:	cmp	x0, #0x0
  403264:	b.eq	403278 <ferror@plt+0x1698>  // b.none
  403268:	ldr	x0, [sp, #40]
  40326c:	ldrsb	w0, [x0]
  403270:	cmp	w0, #0x0
  403274:	b.ne	403284 <ferror@plt+0x16a4>  // b.any
  403278:	mov	w0, #0xffffffea            	// #-22
  40327c:	str	w0, [sp, #168]
  403280:	b	40386c <ferror@plt+0x1c8c>
  403284:	ldr	x0, [sp, #40]
  403288:	str	x0, [sp, #184]
  40328c:	b	40329c <ferror@plt+0x16bc>
  403290:	ldr	x0, [sp, #184]
  403294:	add	x0, x0, #0x1
  403298:	str	x0, [sp, #184]
  40329c:	bl	401a00 <__ctype_b_loc@plt>
  4032a0:	ldr	x1, [x0]
  4032a4:	ldr	x0, [sp, #184]
  4032a8:	ldrsb	w0, [x0]
  4032ac:	and	w0, w0, #0xff
  4032b0:	and	x0, x0, #0xff
  4032b4:	lsl	x0, x0, #1
  4032b8:	add	x0, x1, x0
  4032bc:	ldrh	w0, [x0]
  4032c0:	and	w0, w0, #0x2000
  4032c4:	cmp	w0, #0x0
  4032c8:	b.ne	403290 <ferror@plt+0x16b0>  // b.any
  4032cc:	ldr	x0, [sp, #184]
  4032d0:	ldrsb	w0, [x0]
  4032d4:	cmp	w0, #0x2d
  4032d8:	b.ne	4032e8 <ferror@plt+0x1708>  // b.any
  4032dc:	mov	w0, #0xffffffea            	// #-22
  4032e0:	str	w0, [sp, #168]
  4032e4:	b	40386c <ferror@plt+0x1c8c>
  4032e8:	bl	401b50 <__errno_location@plt>
  4032ec:	str	wzr, [x0]
  4032f0:	str	xzr, [sp, #72]
  4032f4:	add	x0, sp, #0x48
  4032f8:	mov	w2, #0x0                   	// #0
  4032fc:	mov	x1, x0
  403300:	ldr	x0, [sp, #40]
  403304:	bl	401980 <strtoumax@plt>
  403308:	str	x0, [sp, #64]
  40330c:	ldr	x0, [sp, #72]
  403310:	ldr	x1, [sp, #40]
  403314:	cmp	x1, x0
  403318:	b.eq	403344 <ferror@plt+0x1764>  // b.none
  40331c:	bl	401b50 <__errno_location@plt>
  403320:	ldr	w0, [x0]
  403324:	cmp	w0, #0x0
  403328:	b.eq	403370 <ferror@plt+0x1790>  // b.none
  40332c:	ldr	x0, [sp, #64]
  403330:	cmn	x0, #0x1
  403334:	b.eq	403344 <ferror@plt+0x1764>  // b.none
  403338:	ldr	x0, [sp, #64]
  40333c:	cmp	x0, #0x0
  403340:	b.ne	403370 <ferror@plt+0x1790>  // b.any
  403344:	bl	401b50 <__errno_location@plt>
  403348:	ldr	w0, [x0]
  40334c:	cmp	w0, #0x0
  403350:	b.eq	403364 <ferror@plt+0x1784>  // b.none
  403354:	bl	401b50 <__errno_location@plt>
  403358:	ldr	w0, [x0]
  40335c:	neg	w0, w0
  403360:	b	403368 <ferror@plt+0x1788>
  403364:	mov	w0, #0xffffffea            	// #-22
  403368:	str	w0, [sp, #168]
  40336c:	b	40386c <ferror@plt+0x1c8c>
  403370:	ldr	x0, [sp, #72]
  403374:	cmp	x0, #0x0
  403378:	b.eq	403854 <ferror@plt+0x1c74>  // b.none
  40337c:	ldr	x0, [sp, #72]
  403380:	ldrsb	w0, [x0]
  403384:	cmp	w0, #0x0
  403388:	b.eq	403854 <ferror@plt+0x1c74>  // b.none
  40338c:	ldr	x0, [sp, #72]
  403390:	str	x0, [sp, #184]
  403394:	ldr	x0, [sp, #184]
  403398:	add	x0, x0, #0x1
  40339c:	ldrsb	w0, [x0]
  4033a0:	cmp	w0, #0x69
  4033a4:	b.ne	4033f0 <ferror@plt+0x1810>  // b.any
  4033a8:	ldr	x0, [sp, #184]
  4033ac:	add	x0, x0, #0x2
  4033b0:	ldrsb	w0, [x0]
  4033b4:	cmp	w0, #0x42
  4033b8:	b.eq	4033d0 <ferror@plt+0x17f0>  // b.none
  4033bc:	ldr	x0, [sp, #184]
  4033c0:	add	x0, x0, #0x2
  4033c4:	ldrsb	w0, [x0]
  4033c8:	cmp	w0, #0x62
  4033cc:	b.ne	4033f0 <ferror@plt+0x1810>  // b.any
  4033d0:	ldr	x0, [sp, #184]
  4033d4:	add	x0, x0, #0x3
  4033d8:	ldrsb	w0, [x0]
  4033dc:	cmp	w0, #0x0
  4033e0:	b.ne	4033f0 <ferror@plt+0x1810>  // b.any
  4033e4:	mov	w0, #0x400                 	// #1024
  4033e8:	str	w0, [sp, #172]
  4033ec:	b	403628 <ferror@plt+0x1a48>
  4033f0:	ldr	x0, [sp, #184]
  4033f4:	add	x0, x0, #0x1
  4033f8:	ldrsb	w0, [x0]
  4033fc:	cmp	w0, #0x42
  403400:	b.eq	403418 <ferror@plt+0x1838>  // b.none
  403404:	ldr	x0, [sp, #184]
  403408:	add	x0, x0, #0x1
  40340c:	ldrsb	w0, [x0]
  403410:	cmp	w0, #0x62
  403414:	b.ne	403438 <ferror@plt+0x1858>  // b.any
  403418:	ldr	x0, [sp, #184]
  40341c:	add	x0, x0, #0x2
  403420:	ldrsb	w0, [x0]
  403424:	cmp	w0, #0x0
  403428:	b.ne	403438 <ferror@plt+0x1858>  // b.any
  40342c:	mov	w0, #0x3e8                 	// #1000
  403430:	str	w0, [sp, #172]
  403434:	b	403628 <ferror@plt+0x1a48>
  403438:	ldr	x0, [sp, #184]
  40343c:	add	x0, x0, #0x1
  403440:	ldrsb	w0, [x0]
  403444:	cmp	w0, #0x0
  403448:	b.eq	403628 <ferror@plt+0x1a48>  // b.none
  40344c:	bl	401850 <localeconv@plt>
  403450:	str	x0, [sp, #128]
  403454:	ldr	x0, [sp, #128]
  403458:	cmp	x0, #0x0
  40345c:	b.eq	40346c <ferror@plt+0x188c>  // b.none
  403460:	ldr	x0, [sp, #128]
  403464:	ldr	x0, [x0]
  403468:	b	403470 <ferror@plt+0x1890>
  40346c:	mov	x0, #0x0                   	// #0
  403470:	str	x0, [sp, #120]
  403474:	ldr	x0, [sp, #120]
  403478:	cmp	x0, #0x0
  40347c:	b.eq	40348c <ferror@plt+0x18ac>  // b.none
  403480:	ldr	x0, [sp, #120]
  403484:	bl	4017a0 <strlen@plt>
  403488:	b	403490 <ferror@plt+0x18b0>
  40348c:	mov	x0, #0x0                   	// #0
  403490:	str	x0, [sp, #112]
  403494:	ldr	x0, [sp, #176]
  403498:	cmp	x0, #0x0
  40349c:	b.ne	40361c <ferror@plt+0x1a3c>  // b.any
  4034a0:	ldr	x0, [sp, #184]
  4034a4:	ldrsb	w0, [x0]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.eq	40361c <ferror@plt+0x1a3c>  // b.none
  4034b0:	ldr	x0, [sp, #120]
  4034b4:	cmp	x0, #0x0
  4034b8:	b.eq	40361c <ferror@plt+0x1a3c>  // b.none
  4034bc:	ldr	x2, [sp, #112]
  4034c0:	ldr	x1, [sp, #184]
  4034c4:	ldr	x0, [sp, #120]
  4034c8:	bl	4018b0 <strncmp@plt>
  4034cc:	cmp	w0, #0x0
  4034d0:	b.ne	40361c <ferror@plt+0x1a3c>  // b.any
  4034d4:	ldr	x1, [sp, #184]
  4034d8:	ldr	x0, [sp, #112]
  4034dc:	add	x0, x1, x0
  4034e0:	str	x0, [sp, #104]
  4034e4:	ldr	x0, [sp, #104]
  4034e8:	str	x0, [sp, #184]
  4034ec:	b	403508 <ferror@plt+0x1928>
  4034f0:	ldr	w0, [sp, #160]
  4034f4:	add	w0, w0, #0x1
  4034f8:	str	w0, [sp, #160]
  4034fc:	ldr	x0, [sp, #184]
  403500:	add	x0, x0, #0x1
  403504:	str	x0, [sp, #184]
  403508:	ldr	x0, [sp, #184]
  40350c:	ldrsb	w0, [x0]
  403510:	cmp	w0, #0x30
  403514:	b.eq	4034f0 <ferror@plt+0x1910>  // b.none
  403518:	ldr	x0, [sp, #184]
  40351c:	str	x0, [sp, #104]
  403520:	bl	401a00 <__ctype_b_loc@plt>
  403524:	ldr	x1, [x0]
  403528:	ldr	x0, [sp, #104]
  40352c:	ldrsb	w0, [x0]
  403530:	sxtb	x0, w0
  403534:	lsl	x0, x0, #1
  403538:	add	x0, x1, x0
  40353c:	ldrh	w0, [x0]
  403540:	and	w0, w0, #0x800
  403544:	cmp	w0, #0x0
  403548:	b.eq	4035d4 <ferror@plt+0x19f4>  // b.none
  40354c:	bl	401b50 <__errno_location@plt>
  403550:	str	wzr, [x0]
  403554:	str	xzr, [sp, #72]
  403558:	add	x0, sp, #0x48
  40355c:	mov	w2, #0x0                   	// #0
  403560:	mov	x1, x0
  403564:	ldr	x0, [sp, #104]
  403568:	bl	401980 <strtoumax@plt>
  40356c:	str	x0, [sp, #176]
  403570:	ldr	x0, [sp, #72]
  403574:	ldr	x1, [sp, #104]
  403578:	cmp	x1, x0
  40357c:	b.eq	4035a8 <ferror@plt+0x19c8>  // b.none
  403580:	bl	401b50 <__errno_location@plt>
  403584:	ldr	w0, [x0]
  403588:	cmp	w0, #0x0
  40358c:	b.eq	4035dc <ferror@plt+0x19fc>  // b.none
  403590:	ldr	x0, [sp, #176]
  403594:	cmn	x0, #0x1
  403598:	b.eq	4035a8 <ferror@plt+0x19c8>  // b.none
  40359c:	ldr	x0, [sp, #176]
  4035a0:	cmp	x0, #0x0
  4035a4:	b.ne	4035dc <ferror@plt+0x19fc>  // b.any
  4035a8:	bl	401b50 <__errno_location@plt>
  4035ac:	ldr	w0, [x0]
  4035b0:	cmp	w0, #0x0
  4035b4:	b.eq	4035c8 <ferror@plt+0x19e8>  // b.none
  4035b8:	bl	401b50 <__errno_location@plt>
  4035bc:	ldr	w0, [x0]
  4035c0:	neg	w0, w0
  4035c4:	b	4035cc <ferror@plt+0x19ec>
  4035c8:	mov	w0, #0xffffffea            	// #-22
  4035cc:	str	w0, [sp, #168]
  4035d0:	b	40386c <ferror@plt+0x1c8c>
  4035d4:	ldr	x0, [sp, #184]
  4035d8:	str	x0, [sp, #72]
  4035dc:	ldr	x0, [sp, #176]
  4035e0:	cmp	x0, #0x0
  4035e4:	b.eq	403610 <ferror@plt+0x1a30>  // b.none
  4035e8:	ldr	x0, [sp, #72]
  4035ec:	cmp	x0, #0x0
  4035f0:	b.eq	403604 <ferror@plt+0x1a24>  // b.none
  4035f4:	ldr	x0, [sp, #72]
  4035f8:	ldrsb	w0, [x0]
  4035fc:	cmp	w0, #0x0
  403600:	b.ne	403610 <ferror@plt+0x1a30>  // b.any
  403604:	mov	w0, #0xffffffea            	// #-22
  403608:	str	w0, [sp, #168]
  40360c:	b	40386c <ferror@plt+0x1c8c>
  403610:	ldr	x0, [sp, #72]
  403614:	str	x0, [sp, #184]
  403618:	b	403394 <ferror@plt+0x17b4>
  40361c:	mov	w0, #0xffffffea            	// #-22
  403620:	str	w0, [sp, #168]
  403624:	b	40386c <ferror@plt+0x1c8c>
  403628:	adrp	x0, 419000 <ferror@plt+0x17420>
  40362c:	add	x0, x0, #0x258
  403630:	ldr	x2, [x0]
  403634:	ldr	x0, [sp, #184]
  403638:	ldrsb	w0, [x0]
  40363c:	mov	w1, w0
  403640:	mov	x0, x2
  403644:	bl	401a90 <strchr@plt>
  403648:	str	x0, [sp, #96]
  40364c:	ldr	x0, [sp, #96]
  403650:	cmp	x0, #0x0
  403654:	b.eq	403678 <ferror@plt+0x1a98>  // b.none
  403658:	adrp	x0, 419000 <ferror@plt+0x17420>
  40365c:	add	x0, x0, #0x258
  403660:	ldr	x0, [x0]
  403664:	ldr	x1, [sp, #96]
  403668:	sub	x0, x1, x0
  40366c:	add	w0, w0, #0x1
  403670:	str	w0, [sp, #164]
  403674:	b	4036d4 <ferror@plt+0x1af4>
  403678:	adrp	x0, 419000 <ferror@plt+0x17420>
  40367c:	add	x0, x0, #0x260
  403680:	ldr	x2, [x0]
  403684:	ldr	x0, [sp, #184]
  403688:	ldrsb	w0, [x0]
  40368c:	mov	w1, w0
  403690:	mov	x0, x2
  403694:	bl	401a90 <strchr@plt>
  403698:	str	x0, [sp, #96]
  40369c:	ldr	x0, [sp, #96]
  4036a0:	cmp	x0, #0x0
  4036a4:	b.eq	4036c8 <ferror@plt+0x1ae8>  // b.none
  4036a8:	adrp	x0, 419000 <ferror@plt+0x17420>
  4036ac:	add	x0, x0, #0x260
  4036b0:	ldr	x0, [x0]
  4036b4:	ldr	x1, [sp, #96]
  4036b8:	sub	x0, x1, x0
  4036bc:	add	w0, w0, #0x1
  4036c0:	str	w0, [sp, #164]
  4036c4:	b	4036d4 <ferror@plt+0x1af4>
  4036c8:	mov	w0, #0xffffffea            	// #-22
  4036cc:	str	w0, [sp, #168]
  4036d0:	b	40386c <ferror@plt+0x1c8c>
  4036d4:	add	x0, sp, #0x40
  4036d8:	ldr	w2, [sp, #164]
  4036dc:	ldr	w1, [sp, #172]
  4036e0:	bl	4031a8 <ferror@plt+0x15c8>
  4036e4:	str	w0, [sp, #168]
  4036e8:	ldr	x0, [sp, #24]
  4036ec:	cmp	x0, #0x0
  4036f0:	b.eq	403700 <ferror@plt+0x1b20>  // b.none
  4036f4:	ldr	x0, [sp, #24]
  4036f8:	ldr	w1, [sp, #164]
  4036fc:	str	w1, [x0]
  403700:	ldr	x0, [sp, #176]
  403704:	cmp	x0, #0x0
  403708:	b.eq	40385c <ferror@plt+0x1c7c>  // b.none
  40370c:	ldr	w0, [sp, #164]
  403710:	cmp	w0, #0x0
  403714:	b.eq	40385c <ferror@plt+0x1c7c>  // b.none
  403718:	mov	x0, #0xa                   	// #10
  40371c:	str	x0, [sp, #144]
  403720:	mov	x0, #0x1                   	// #1
  403724:	str	x0, [sp, #136]
  403728:	mov	x0, #0x1                   	// #1
  40372c:	str	x0, [sp, #56]
  403730:	add	x0, sp, #0x38
  403734:	ldr	w2, [sp, #164]
  403738:	ldr	w1, [sp, #172]
  40373c:	bl	4031a8 <ferror@plt+0x15c8>
  403740:	b	40375c <ferror@plt+0x1b7c>
  403744:	ldr	x1, [sp, #144]
  403748:	mov	x0, x1
  40374c:	lsl	x0, x0, #2
  403750:	add	x0, x0, x1
  403754:	lsl	x0, x0, #1
  403758:	str	x0, [sp, #144]
  40375c:	ldr	x1, [sp, #144]
  403760:	ldr	x0, [sp, #176]
  403764:	cmp	x1, x0
  403768:	b.cc	403744 <ferror@plt+0x1b64>  // b.lo, b.ul, b.last
  40376c:	str	wzr, [sp, #156]
  403770:	b	403798 <ferror@plt+0x1bb8>
  403774:	ldr	x1, [sp, #144]
  403778:	mov	x0, x1
  40377c:	lsl	x0, x0, #2
  403780:	add	x0, x0, x1
  403784:	lsl	x0, x0, #1
  403788:	str	x0, [sp, #144]
  40378c:	ldr	w0, [sp, #156]
  403790:	add	w0, w0, #0x1
  403794:	str	w0, [sp, #156]
  403798:	ldr	w1, [sp, #156]
  40379c:	ldr	w0, [sp, #160]
  4037a0:	cmp	w1, w0
  4037a4:	b.lt	403774 <ferror@plt+0x1b94>  // b.tstop
  4037a8:	ldr	x2, [sp, #176]
  4037ac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4037b0:	movk	x0, #0xcccd
  4037b4:	umulh	x0, x2, x0
  4037b8:	lsr	x1, x0, #3
  4037bc:	mov	x0, x1
  4037c0:	lsl	x0, x0, #2
  4037c4:	add	x0, x0, x1
  4037c8:	lsl	x0, x0, #1
  4037cc:	sub	x1, x2, x0
  4037d0:	mov	w0, w1
  4037d4:	str	w0, [sp, #92]
  4037d8:	ldr	x1, [sp, #144]
  4037dc:	ldr	x0, [sp, #136]
  4037e0:	udiv	x0, x1, x0
  4037e4:	str	x0, [sp, #80]
  4037e8:	ldr	x1, [sp, #176]
  4037ec:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4037f0:	movk	x0, #0xcccd
  4037f4:	umulh	x0, x1, x0
  4037f8:	lsr	x0, x0, #3
  4037fc:	str	x0, [sp, #176]
  403800:	ldr	x1, [sp, #136]
  403804:	mov	x0, x1
  403808:	lsl	x0, x0, #2
  40380c:	add	x0, x0, x1
  403810:	lsl	x0, x0, #1
  403814:	str	x0, [sp, #136]
  403818:	ldr	w0, [sp, #92]
  40381c:	cmp	w0, #0x0
  403820:	b.eq	403844 <ferror@plt+0x1c64>  // b.none
  403824:	ldr	x1, [sp, #56]
  403828:	ldr	w0, [sp, #92]
  40382c:	ldr	x2, [sp, #80]
  403830:	udiv	x0, x2, x0
  403834:	udiv	x1, x1, x0
  403838:	ldr	x0, [sp, #64]
  40383c:	add	x0, x1, x0
  403840:	str	x0, [sp, #64]
  403844:	ldr	x0, [sp, #176]
  403848:	cmp	x0, #0x0
  40384c:	b.ne	4037a8 <ferror@plt+0x1bc8>  // b.any
  403850:	b	403860 <ferror@plt+0x1c80>
  403854:	nop
  403858:	b	403860 <ferror@plt+0x1c80>
  40385c:	nop
  403860:	ldr	x1, [sp, #64]
  403864:	ldr	x0, [sp, #32]
  403868:	str	x1, [x0]
  40386c:	ldr	w0, [sp, #168]
  403870:	cmp	w0, #0x0
  403874:	b.ge	40388c <ferror@plt+0x1cac>  // b.tcont
  403878:	bl	401b50 <__errno_location@plt>
  40387c:	mov	x1, x0
  403880:	ldr	w0, [sp, #168]
  403884:	neg	w0, w0
  403888:	str	w0, [x1]
  40388c:	ldr	w0, [sp, #168]
  403890:	ldp	x29, x30, [sp], #192
  403894:	ret
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	mov	x29, sp
  4038a0:	str	x0, [sp, #24]
  4038a4:	str	x1, [sp, #16]
  4038a8:	mov	x2, #0x0                   	// #0
  4038ac:	ldr	x1, [sp, #16]
  4038b0:	ldr	x0, [sp, #24]
  4038b4:	bl	403228 <ferror@plt+0x1648>
  4038b8:	ldp	x29, x30, [sp], #32
  4038bc:	ret
  4038c0:	stp	x29, x30, [sp, #-48]!
  4038c4:	mov	x29, sp
  4038c8:	str	x0, [sp, #24]
  4038cc:	str	x1, [sp, #16]
  4038d0:	ldr	x0, [sp, #24]
  4038d4:	str	x0, [sp, #40]
  4038d8:	b	4038e8 <ferror@plt+0x1d08>
  4038dc:	ldr	x0, [sp, #40]
  4038e0:	add	x0, x0, #0x1
  4038e4:	str	x0, [sp, #40]
  4038e8:	ldr	x0, [sp, #40]
  4038ec:	cmp	x0, #0x0
  4038f0:	b.eq	403934 <ferror@plt+0x1d54>  // b.none
  4038f4:	ldr	x0, [sp, #40]
  4038f8:	ldrsb	w0, [x0]
  4038fc:	cmp	w0, #0x0
  403900:	b.eq	403934 <ferror@plt+0x1d54>  // b.none
  403904:	bl	401a00 <__ctype_b_loc@plt>
  403908:	ldr	x1, [x0]
  40390c:	ldr	x0, [sp, #40]
  403910:	ldrsb	w0, [x0]
  403914:	and	w0, w0, #0xff
  403918:	and	x0, x0, #0xff
  40391c:	lsl	x0, x0, #1
  403920:	add	x0, x1, x0
  403924:	ldrh	w0, [x0]
  403928:	and	w0, w0, #0x800
  40392c:	cmp	w0, #0x0
  403930:	b.ne	4038dc <ferror@plt+0x1cfc>  // b.any
  403934:	ldr	x0, [sp, #16]
  403938:	cmp	x0, #0x0
  40393c:	b.eq	40394c <ferror@plt+0x1d6c>  // b.none
  403940:	ldr	x0, [sp, #16]
  403944:	ldr	x1, [sp, #40]
  403948:	str	x1, [x0]
  40394c:	ldr	x0, [sp, #40]
  403950:	cmp	x0, #0x0
  403954:	b.eq	403980 <ferror@plt+0x1da0>  // b.none
  403958:	ldr	x1, [sp, #40]
  40395c:	ldr	x0, [sp, #24]
  403960:	cmp	x1, x0
  403964:	b.ls	403980 <ferror@plt+0x1da0>  // b.plast
  403968:	ldr	x0, [sp, #40]
  40396c:	ldrsb	w0, [x0]
  403970:	cmp	w0, #0x0
  403974:	b.ne	403980 <ferror@plt+0x1da0>  // b.any
  403978:	mov	w0, #0x1                   	// #1
  40397c:	b	403984 <ferror@plt+0x1da4>
  403980:	mov	w0, #0x0                   	// #0
  403984:	ldp	x29, x30, [sp], #48
  403988:	ret
  40398c:	stp	x29, x30, [sp, #-48]!
  403990:	mov	x29, sp
  403994:	str	x0, [sp, #24]
  403998:	str	x1, [sp, #16]
  40399c:	ldr	x0, [sp, #24]
  4039a0:	str	x0, [sp, #40]
  4039a4:	b	4039b4 <ferror@plt+0x1dd4>
  4039a8:	ldr	x0, [sp, #40]
  4039ac:	add	x0, x0, #0x1
  4039b0:	str	x0, [sp, #40]
  4039b4:	ldr	x0, [sp, #40]
  4039b8:	cmp	x0, #0x0
  4039bc:	b.eq	403a00 <ferror@plt+0x1e20>  // b.none
  4039c0:	ldr	x0, [sp, #40]
  4039c4:	ldrsb	w0, [x0]
  4039c8:	cmp	w0, #0x0
  4039cc:	b.eq	403a00 <ferror@plt+0x1e20>  // b.none
  4039d0:	bl	401a00 <__ctype_b_loc@plt>
  4039d4:	ldr	x1, [x0]
  4039d8:	ldr	x0, [sp, #40]
  4039dc:	ldrsb	w0, [x0]
  4039e0:	and	w0, w0, #0xff
  4039e4:	and	x0, x0, #0xff
  4039e8:	lsl	x0, x0, #1
  4039ec:	add	x0, x1, x0
  4039f0:	ldrh	w0, [x0]
  4039f4:	and	w0, w0, #0x1000
  4039f8:	cmp	w0, #0x0
  4039fc:	b.ne	4039a8 <ferror@plt+0x1dc8>  // b.any
  403a00:	ldr	x0, [sp, #16]
  403a04:	cmp	x0, #0x0
  403a08:	b.eq	403a18 <ferror@plt+0x1e38>  // b.none
  403a0c:	ldr	x0, [sp, #16]
  403a10:	ldr	x1, [sp, #40]
  403a14:	str	x1, [x0]
  403a18:	ldr	x0, [sp, #40]
  403a1c:	cmp	x0, #0x0
  403a20:	b.eq	403a4c <ferror@plt+0x1e6c>  // b.none
  403a24:	ldr	x1, [sp, #40]
  403a28:	ldr	x0, [sp, #24]
  403a2c:	cmp	x1, x0
  403a30:	b.ls	403a4c <ferror@plt+0x1e6c>  // b.plast
  403a34:	ldr	x0, [sp, #40]
  403a38:	ldrsb	w0, [x0]
  403a3c:	cmp	w0, #0x0
  403a40:	b.ne	403a4c <ferror@plt+0x1e6c>  // b.any
  403a44:	mov	w0, #0x1                   	// #1
  403a48:	b	403a50 <ferror@plt+0x1e70>
  403a4c:	mov	w0, #0x0                   	// #0
  403a50:	ldp	x29, x30, [sp], #48
  403a54:	ret
  403a58:	stp	x29, x30, [sp, #-256]!
  403a5c:	mov	x29, sp
  403a60:	str	x0, [sp, #24]
  403a64:	str	x1, [sp, #16]
  403a68:	str	x2, [sp, #208]
  403a6c:	str	x3, [sp, #216]
  403a70:	str	x4, [sp, #224]
  403a74:	str	x5, [sp, #232]
  403a78:	str	x6, [sp, #240]
  403a7c:	str	x7, [sp, #248]
  403a80:	str	q0, [sp, #80]
  403a84:	str	q1, [sp, #96]
  403a88:	str	q2, [sp, #112]
  403a8c:	str	q3, [sp, #128]
  403a90:	str	q4, [sp, #144]
  403a94:	str	q5, [sp, #160]
  403a98:	str	q6, [sp, #176]
  403a9c:	str	q7, [sp, #192]
  403aa0:	add	x0, sp, #0x100
  403aa4:	str	x0, [sp, #32]
  403aa8:	add	x0, sp, #0x100
  403aac:	str	x0, [sp, #40]
  403ab0:	add	x0, sp, #0xd0
  403ab4:	str	x0, [sp, #48]
  403ab8:	mov	w0, #0xffffffd0            	// #-48
  403abc:	str	w0, [sp, #56]
  403ac0:	mov	w0, #0xffffff80            	// #-128
  403ac4:	str	w0, [sp, #60]
  403ac8:	ldr	w1, [sp, #56]
  403acc:	ldr	x0, [sp, #32]
  403ad0:	cmp	w1, #0x0
  403ad4:	b.lt	403ae8 <ferror@plt+0x1f08>  // b.tstop
  403ad8:	add	x1, x0, #0xf
  403adc:	and	x1, x1, #0xfffffffffffffff8
  403ae0:	str	x1, [sp, #32]
  403ae4:	b	403b18 <ferror@plt+0x1f38>
  403ae8:	add	w2, w1, #0x8
  403aec:	str	w2, [sp, #56]
  403af0:	ldr	w2, [sp, #56]
  403af4:	cmp	w2, #0x0
  403af8:	b.le	403b0c <ferror@plt+0x1f2c>
  403afc:	add	x1, x0, #0xf
  403b00:	and	x1, x1, #0xfffffffffffffff8
  403b04:	str	x1, [sp, #32]
  403b08:	b	403b18 <ferror@plt+0x1f38>
  403b0c:	ldr	x2, [sp, #40]
  403b10:	sxtw	x0, w1
  403b14:	add	x0, x2, x0
  403b18:	ldr	x0, [x0]
  403b1c:	str	x0, [sp, #72]
  403b20:	ldr	x0, [sp, #72]
  403b24:	cmp	x0, #0x0
  403b28:	b.eq	403bc8 <ferror@plt+0x1fe8>  // b.none
  403b2c:	ldr	w1, [sp, #56]
  403b30:	ldr	x0, [sp, #32]
  403b34:	cmp	w1, #0x0
  403b38:	b.lt	403b4c <ferror@plt+0x1f6c>  // b.tstop
  403b3c:	add	x1, x0, #0xf
  403b40:	and	x1, x1, #0xfffffffffffffff8
  403b44:	str	x1, [sp, #32]
  403b48:	b	403b7c <ferror@plt+0x1f9c>
  403b4c:	add	w2, w1, #0x8
  403b50:	str	w2, [sp, #56]
  403b54:	ldr	w2, [sp, #56]
  403b58:	cmp	w2, #0x0
  403b5c:	b.le	403b70 <ferror@plt+0x1f90>
  403b60:	add	x1, x0, #0xf
  403b64:	and	x1, x1, #0xfffffffffffffff8
  403b68:	str	x1, [sp, #32]
  403b6c:	b	403b7c <ferror@plt+0x1f9c>
  403b70:	ldr	x2, [sp, #40]
  403b74:	sxtw	x0, w1
  403b78:	add	x0, x2, x0
  403b7c:	ldr	x0, [x0]
  403b80:	str	x0, [sp, #64]
  403b84:	ldr	x0, [sp, #64]
  403b88:	cmp	x0, #0x0
  403b8c:	b.eq	403bd0 <ferror@plt+0x1ff0>  // b.none
  403b90:	ldr	x1, [sp, #72]
  403b94:	ldr	x0, [sp, #24]
  403b98:	bl	4019e0 <strcmp@plt>
  403b9c:	cmp	w0, #0x0
  403ba0:	b.ne	403bac <ferror@plt+0x1fcc>  // b.any
  403ba4:	mov	w0, #0x1                   	// #1
  403ba8:	b	403bf8 <ferror@plt+0x2018>
  403bac:	ldr	x1, [sp, #64]
  403bb0:	ldr	x0, [sp, #24]
  403bb4:	bl	4019e0 <strcmp@plt>
  403bb8:	cmp	w0, #0x0
  403bbc:	b.ne	403ac8 <ferror@plt+0x1ee8>  // b.any
  403bc0:	mov	w0, #0x0                   	// #0
  403bc4:	b	403bf8 <ferror@plt+0x2018>
  403bc8:	nop
  403bcc:	b	403bd4 <ferror@plt+0x1ff4>
  403bd0:	nop
  403bd4:	adrp	x0, 419000 <ferror@plt+0x17420>
  403bd8:	add	x0, x0, #0x250
  403bdc:	ldr	w4, [x0]
  403be0:	ldr	x3, [sp, #24]
  403be4:	ldr	x2, [sp, #16]
  403be8:	adrp	x0, 407000 <ferror@plt+0x5420>
  403bec:	add	x1, x0, #0x428
  403bf0:	mov	w0, w4
  403bf4:	bl	401b00 <errx@plt>
  403bf8:	ldp	x29, x30, [sp], #256
  403bfc:	ret
  403c00:	sub	sp, sp, #0x20
  403c04:	str	x0, [sp, #24]
  403c08:	str	x1, [sp, #16]
  403c0c:	str	w2, [sp, #12]
  403c10:	b	403c40 <ferror@plt+0x2060>
  403c14:	ldr	x0, [sp, #24]
  403c18:	ldrsb	w1, [x0]
  403c1c:	ldr	w0, [sp, #12]
  403c20:	sxtb	w0, w0
  403c24:	cmp	w1, w0
  403c28:	b.ne	403c34 <ferror@plt+0x2054>  // b.any
  403c2c:	ldr	x0, [sp, #24]
  403c30:	b	403c68 <ferror@plt+0x2088>
  403c34:	ldr	x0, [sp, #24]
  403c38:	add	x0, x0, #0x1
  403c3c:	str	x0, [sp, #24]
  403c40:	ldr	x0, [sp, #16]
  403c44:	sub	x1, x0, #0x1
  403c48:	str	x1, [sp, #16]
  403c4c:	cmp	x0, #0x0
  403c50:	b.eq	403c64 <ferror@plt+0x2084>  // b.none
  403c54:	ldr	x0, [sp, #24]
  403c58:	ldrsb	w0, [x0]
  403c5c:	cmp	w0, #0x0
  403c60:	b.ne	403c14 <ferror@plt+0x2034>  // b.any
  403c64:	mov	x0, #0x0                   	// #0
  403c68:	add	sp, sp, #0x20
  403c6c:	ret
  403c70:	stp	x29, x30, [sp, #-48]!
  403c74:	mov	x29, sp
  403c78:	str	x0, [sp, #24]
  403c7c:	str	x1, [sp, #16]
  403c80:	ldr	x1, [sp, #16]
  403c84:	ldr	x0, [sp, #24]
  403c88:	bl	403dc4 <ferror@plt+0x21e4>
  403c8c:	str	w0, [sp, #44]
  403c90:	ldr	w0, [sp, #44]
  403c94:	cmn	w0, #0x8, lsl #12
  403c98:	b.lt	403cac <ferror@plt+0x20cc>  // b.tstop
  403c9c:	ldr	w1, [sp, #44]
  403ca0:	mov	w0, #0x7fff                	// #32767
  403ca4:	cmp	w1, w0
  403ca8:	b.le	403ce0 <ferror@plt+0x2100>
  403cac:	bl	401b50 <__errno_location@plt>
  403cb0:	mov	x1, x0
  403cb4:	mov	w0, #0x22                  	// #34
  403cb8:	str	w0, [x1]
  403cbc:	adrp	x0, 419000 <ferror@plt+0x17420>
  403cc0:	add	x0, x0, #0x250
  403cc4:	ldr	w4, [x0]
  403cc8:	ldr	x3, [sp, #24]
  403ccc:	ldr	x2, [sp, #16]
  403cd0:	adrp	x0, 407000 <ferror@plt+0x5420>
  403cd4:	add	x1, x0, #0x428
  403cd8:	mov	w0, w4
  403cdc:	bl	401bb0 <err@plt>
  403ce0:	ldr	w0, [sp, #44]
  403ce4:	sxth	w0, w0
  403ce8:	ldp	x29, x30, [sp], #48
  403cec:	ret
  403cf0:	stp	x29, x30, [sp, #-64]!
  403cf4:	mov	x29, sp
  403cf8:	str	x0, [sp, #40]
  403cfc:	str	x1, [sp, #32]
  403d00:	str	w2, [sp, #28]
  403d04:	ldr	w2, [sp, #28]
  403d08:	ldr	x1, [sp, #32]
  403d0c:	ldr	x0, [sp, #40]
  403d10:	bl	403e44 <ferror@plt+0x2264>
  403d14:	str	w0, [sp, #60]
  403d18:	ldr	w1, [sp, #60]
  403d1c:	mov	w0, #0xffff                	// #65535
  403d20:	cmp	w1, w0
  403d24:	b.ls	403d5c <ferror@plt+0x217c>  // b.plast
  403d28:	bl	401b50 <__errno_location@plt>
  403d2c:	mov	x1, x0
  403d30:	mov	w0, #0x22                  	// #34
  403d34:	str	w0, [x1]
  403d38:	adrp	x0, 419000 <ferror@plt+0x17420>
  403d3c:	add	x0, x0, #0x250
  403d40:	ldr	w4, [x0]
  403d44:	ldr	x3, [sp, #40]
  403d48:	ldr	x2, [sp, #32]
  403d4c:	adrp	x0, 407000 <ferror@plt+0x5420>
  403d50:	add	x1, x0, #0x428
  403d54:	mov	w0, w4
  403d58:	bl	401bb0 <err@plt>
  403d5c:	ldr	w0, [sp, #60]
  403d60:	and	w0, w0, #0xffff
  403d64:	ldp	x29, x30, [sp], #64
  403d68:	ret
  403d6c:	stp	x29, x30, [sp, #-32]!
  403d70:	mov	x29, sp
  403d74:	str	x0, [sp, #24]
  403d78:	str	x1, [sp, #16]
  403d7c:	mov	w2, #0xa                   	// #10
  403d80:	ldr	x1, [sp, #16]
  403d84:	ldr	x0, [sp, #24]
  403d88:	bl	403cf0 <ferror@plt+0x2110>
  403d8c:	and	w0, w0, #0xffff
  403d90:	ldp	x29, x30, [sp], #32
  403d94:	ret
  403d98:	stp	x29, x30, [sp, #-32]!
  403d9c:	mov	x29, sp
  403da0:	str	x0, [sp, #24]
  403da4:	str	x1, [sp, #16]
  403da8:	mov	w2, #0x10                  	// #16
  403dac:	ldr	x1, [sp, #16]
  403db0:	ldr	x0, [sp, #24]
  403db4:	bl	403cf0 <ferror@plt+0x2110>
  403db8:	and	w0, w0, #0xffff
  403dbc:	ldp	x29, x30, [sp], #32
  403dc0:	ret
  403dc4:	stp	x29, x30, [sp, #-48]!
  403dc8:	mov	x29, sp
  403dcc:	str	x0, [sp, #24]
  403dd0:	str	x1, [sp, #16]
  403dd4:	ldr	x1, [sp, #16]
  403dd8:	ldr	x0, [sp, #24]
  403ddc:	bl	403f0c <ferror@plt+0x232c>
  403de0:	str	x0, [sp, #40]
  403de4:	ldr	x1, [sp, #40]
  403de8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403dec:	cmp	x1, x0
  403df0:	b.lt	403e04 <ferror@plt+0x2224>  // b.tstop
  403df4:	ldr	x1, [sp, #40]
  403df8:	mov	x0, #0x7fffffff            	// #2147483647
  403dfc:	cmp	x1, x0
  403e00:	b.le	403e38 <ferror@plt+0x2258>
  403e04:	bl	401b50 <__errno_location@plt>
  403e08:	mov	x1, x0
  403e0c:	mov	w0, #0x22                  	// #34
  403e10:	str	w0, [x1]
  403e14:	adrp	x0, 419000 <ferror@plt+0x17420>
  403e18:	add	x0, x0, #0x250
  403e1c:	ldr	w4, [x0]
  403e20:	ldr	x3, [sp, #24]
  403e24:	ldr	x2, [sp, #16]
  403e28:	adrp	x0, 407000 <ferror@plt+0x5420>
  403e2c:	add	x1, x0, #0x428
  403e30:	mov	w0, w4
  403e34:	bl	401bb0 <err@plt>
  403e38:	ldr	x0, [sp, #40]
  403e3c:	ldp	x29, x30, [sp], #48
  403e40:	ret
  403e44:	stp	x29, x30, [sp, #-64]!
  403e48:	mov	x29, sp
  403e4c:	str	x0, [sp, #40]
  403e50:	str	x1, [sp, #32]
  403e54:	str	w2, [sp, #28]
  403e58:	ldr	w2, [sp, #28]
  403e5c:	ldr	x1, [sp, #32]
  403e60:	ldr	x0, [sp, #40]
  403e64:	bl	40400c <ferror@plt+0x242c>
  403e68:	str	x0, [sp, #56]
  403e6c:	ldr	x1, [sp, #56]
  403e70:	mov	x0, #0xffffffff            	// #4294967295
  403e74:	cmp	x1, x0
  403e78:	b.ls	403eb0 <ferror@plt+0x22d0>  // b.plast
  403e7c:	bl	401b50 <__errno_location@plt>
  403e80:	mov	x1, x0
  403e84:	mov	w0, #0x22                  	// #34
  403e88:	str	w0, [x1]
  403e8c:	adrp	x0, 419000 <ferror@plt+0x17420>
  403e90:	add	x0, x0, #0x250
  403e94:	ldr	w4, [x0]
  403e98:	ldr	x3, [sp, #40]
  403e9c:	ldr	x2, [sp, #32]
  403ea0:	adrp	x0, 407000 <ferror@plt+0x5420>
  403ea4:	add	x1, x0, #0x428
  403ea8:	mov	w0, w4
  403eac:	bl	401bb0 <err@plt>
  403eb0:	ldr	x0, [sp, #56]
  403eb4:	ldp	x29, x30, [sp], #64
  403eb8:	ret
  403ebc:	stp	x29, x30, [sp, #-32]!
  403ec0:	mov	x29, sp
  403ec4:	str	x0, [sp, #24]
  403ec8:	str	x1, [sp, #16]
  403ecc:	mov	w2, #0xa                   	// #10
  403ed0:	ldr	x1, [sp, #16]
  403ed4:	ldr	x0, [sp, #24]
  403ed8:	bl	403e44 <ferror@plt+0x2264>
  403edc:	ldp	x29, x30, [sp], #32
  403ee0:	ret
  403ee4:	stp	x29, x30, [sp, #-32]!
  403ee8:	mov	x29, sp
  403eec:	str	x0, [sp, #24]
  403ef0:	str	x1, [sp, #16]
  403ef4:	mov	w2, #0x10                  	// #16
  403ef8:	ldr	x1, [sp, #16]
  403efc:	ldr	x0, [sp, #24]
  403f00:	bl	403e44 <ferror@plt+0x2264>
  403f04:	ldp	x29, x30, [sp], #32
  403f08:	ret
  403f0c:	stp	x29, x30, [sp, #-48]!
  403f10:	mov	x29, sp
  403f14:	str	x0, [sp, #24]
  403f18:	str	x1, [sp, #16]
  403f1c:	str	xzr, [sp, #32]
  403f20:	bl	401b50 <__errno_location@plt>
  403f24:	str	wzr, [x0]
  403f28:	ldr	x0, [sp, #24]
  403f2c:	cmp	x0, #0x0
  403f30:	b.eq	403fa0 <ferror@plt+0x23c0>  // b.none
  403f34:	ldr	x0, [sp, #24]
  403f38:	ldrsb	w0, [x0]
  403f3c:	cmp	w0, #0x0
  403f40:	b.eq	403fa0 <ferror@plt+0x23c0>  // b.none
  403f44:	add	x0, sp, #0x20
  403f48:	mov	w2, #0xa                   	// #10
  403f4c:	mov	x1, x0
  403f50:	ldr	x0, [sp, #24]
  403f54:	bl	4017e0 <strtoimax@plt>
  403f58:	str	x0, [sp, #40]
  403f5c:	bl	401b50 <__errno_location@plt>
  403f60:	ldr	w0, [x0]
  403f64:	cmp	w0, #0x0
  403f68:	b.ne	403fa8 <ferror@plt+0x23c8>  // b.any
  403f6c:	ldr	x0, [sp, #32]
  403f70:	ldr	x1, [sp, #24]
  403f74:	cmp	x1, x0
  403f78:	b.eq	403fa8 <ferror@plt+0x23c8>  // b.none
  403f7c:	ldr	x0, [sp, #32]
  403f80:	cmp	x0, #0x0
  403f84:	b.eq	403f98 <ferror@plt+0x23b8>  // b.none
  403f88:	ldr	x0, [sp, #32]
  403f8c:	ldrsb	w0, [x0]
  403f90:	cmp	w0, #0x0
  403f94:	b.ne	403fa8 <ferror@plt+0x23c8>  // b.any
  403f98:	ldr	x0, [sp, #40]
  403f9c:	b	404004 <ferror@plt+0x2424>
  403fa0:	nop
  403fa4:	b	403fac <ferror@plt+0x23cc>
  403fa8:	nop
  403fac:	bl	401b50 <__errno_location@plt>
  403fb0:	ldr	w0, [x0]
  403fb4:	cmp	w0, #0x22
  403fb8:	b.ne	403fe0 <ferror@plt+0x2400>  // b.any
  403fbc:	adrp	x0, 419000 <ferror@plt+0x17420>
  403fc0:	add	x0, x0, #0x250
  403fc4:	ldr	w4, [x0]
  403fc8:	ldr	x3, [sp, #24]
  403fcc:	ldr	x2, [sp, #16]
  403fd0:	adrp	x0, 407000 <ferror@plt+0x5420>
  403fd4:	add	x1, x0, #0x428
  403fd8:	mov	w0, w4
  403fdc:	bl	401bb0 <err@plt>
  403fe0:	adrp	x0, 419000 <ferror@plt+0x17420>
  403fe4:	add	x0, x0, #0x250
  403fe8:	ldr	w4, [x0]
  403fec:	ldr	x3, [sp, #24]
  403ff0:	ldr	x2, [sp, #16]
  403ff4:	adrp	x0, 407000 <ferror@plt+0x5420>
  403ff8:	add	x1, x0, #0x428
  403ffc:	mov	w0, w4
  404000:	bl	401b00 <errx@plt>
  404004:	ldp	x29, x30, [sp], #48
  404008:	ret
  40400c:	stp	x29, x30, [sp, #-64]!
  404010:	mov	x29, sp
  404014:	str	x0, [sp, #40]
  404018:	str	x1, [sp, #32]
  40401c:	str	w2, [sp, #28]
  404020:	str	xzr, [sp, #48]
  404024:	bl	401b50 <__errno_location@plt>
  404028:	str	wzr, [x0]
  40402c:	ldr	x0, [sp, #40]
  404030:	cmp	x0, #0x0
  404034:	b.eq	4040a4 <ferror@plt+0x24c4>  // b.none
  404038:	ldr	x0, [sp, #40]
  40403c:	ldrsb	w0, [x0]
  404040:	cmp	w0, #0x0
  404044:	b.eq	4040a4 <ferror@plt+0x24c4>  // b.none
  404048:	add	x0, sp, #0x30
  40404c:	ldr	w2, [sp, #28]
  404050:	mov	x1, x0
  404054:	ldr	x0, [sp, #40]
  404058:	bl	401980 <strtoumax@plt>
  40405c:	str	x0, [sp, #56]
  404060:	bl	401b50 <__errno_location@plt>
  404064:	ldr	w0, [x0]
  404068:	cmp	w0, #0x0
  40406c:	b.ne	4040ac <ferror@plt+0x24cc>  // b.any
  404070:	ldr	x0, [sp, #48]
  404074:	ldr	x1, [sp, #40]
  404078:	cmp	x1, x0
  40407c:	b.eq	4040ac <ferror@plt+0x24cc>  // b.none
  404080:	ldr	x0, [sp, #48]
  404084:	cmp	x0, #0x0
  404088:	b.eq	40409c <ferror@plt+0x24bc>  // b.none
  40408c:	ldr	x0, [sp, #48]
  404090:	ldrsb	w0, [x0]
  404094:	cmp	w0, #0x0
  404098:	b.ne	4040ac <ferror@plt+0x24cc>  // b.any
  40409c:	ldr	x0, [sp, #56]
  4040a0:	b	404108 <ferror@plt+0x2528>
  4040a4:	nop
  4040a8:	b	4040b0 <ferror@plt+0x24d0>
  4040ac:	nop
  4040b0:	bl	401b50 <__errno_location@plt>
  4040b4:	ldr	w0, [x0]
  4040b8:	cmp	w0, #0x22
  4040bc:	b.ne	4040e4 <ferror@plt+0x2504>  // b.any
  4040c0:	adrp	x0, 419000 <ferror@plt+0x17420>
  4040c4:	add	x0, x0, #0x250
  4040c8:	ldr	w4, [x0]
  4040cc:	ldr	x3, [sp, #40]
  4040d0:	ldr	x2, [sp, #32]
  4040d4:	adrp	x0, 407000 <ferror@plt+0x5420>
  4040d8:	add	x1, x0, #0x428
  4040dc:	mov	w0, w4
  4040e0:	bl	401bb0 <err@plt>
  4040e4:	adrp	x0, 419000 <ferror@plt+0x17420>
  4040e8:	add	x0, x0, #0x250
  4040ec:	ldr	w4, [x0]
  4040f0:	ldr	x3, [sp, #40]
  4040f4:	ldr	x2, [sp, #32]
  4040f8:	adrp	x0, 407000 <ferror@plt+0x5420>
  4040fc:	add	x1, x0, #0x428
  404100:	mov	w0, w4
  404104:	bl	401b00 <errx@plt>
  404108:	ldp	x29, x30, [sp], #64
  40410c:	ret
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	mov	x29, sp
  404118:	str	x0, [sp, #24]
  40411c:	str	x1, [sp, #16]
  404120:	mov	w2, #0xa                   	// #10
  404124:	ldr	x1, [sp, #16]
  404128:	ldr	x0, [sp, #24]
  40412c:	bl	40400c <ferror@plt+0x242c>
  404130:	ldp	x29, x30, [sp], #32
  404134:	ret
  404138:	stp	x29, x30, [sp, #-32]!
  40413c:	mov	x29, sp
  404140:	str	x0, [sp, #24]
  404144:	str	x1, [sp, #16]
  404148:	mov	w2, #0x10                  	// #16
  40414c:	ldr	x1, [sp, #16]
  404150:	ldr	x0, [sp, #24]
  404154:	bl	40400c <ferror@plt+0x242c>
  404158:	ldp	x29, x30, [sp], #32
  40415c:	ret
  404160:	stp	x29, x30, [sp, #-48]!
  404164:	mov	x29, sp
  404168:	str	x0, [sp, #24]
  40416c:	str	x1, [sp, #16]
  404170:	str	xzr, [sp, #32]
  404174:	bl	401b50 <__errno_location@plt>
  404178:	str	wzr, [x0]
  40417c:	ldr	x0, [sp, #24]
  404180:	cmp	x0, #0x0
  404184:	b.eq	4041f0 <ferror@plt+0x2610>  // b.none
  404188:	ldr	x0, [sp, #24]
  40418c:	ldrsb	w0, [x0]
  404190:	cmp	w0, #0x0
  404194:	b.eq	4041f0 <ferror@plt+0x2610>  // b.none
  404198:	add	x0, sp, #0x20
  40419c:	mov	x1, x0
  4041a0:	ldr	x0, [sp, #24]
  4041a4:	bl	4017f0 <strtod@plt>
  4041a8:	str	d0, [sp, #40]
  4041ac:	bl	401b50 <__errno_location@plt>
  4041b0:	ldr	w0, [x0]
  4041b4:	cmp	w0, #0x0
  4041b8:	b.ne	4041f8 <ferror@plt+0x2618>  // b.any
  4041bc:	ldr	x0, [sp, #32]
  4041c0:	ldr	x1, [sp, #24]
  4041c4:	cmp	x1, x0
  4041c8:	b.eq	4041f8 <ferror@plt+0x2618>  // b.none
  4041cc:	ldr	x0, [sp, #32]
  4041d0:	cmp	x0, #0x0
  4041d4:	b.eq	4041e8 <ferror@plt+0x2608>  // b.none
  4041d8:	ldr	x0, [sp, #32]
  4041dc:	ldrsb	w0, [x0]
  4041e0:	cmp	w0, #0x0
  4041e4:	b.ne	4041f8 <ferror@plt+0x2618>  // b.any
  4041e8:	ldr	d0, [sp, #40]
  4041ec:	b	404254 <ferror@plt+0x2674>
  4041f0:	nop
  4041f4:	b	4041fc <ferror@plt+0x261c>
  4041f8:	nop
  4041fc:	bl	401b50 <__errno_location@plt>
  404200:	ldr	w0, [x0]
  404204:	cmp	w0, #0x22
  404208:	b.ne	404230 <ferror@plt+0x2650>  // b.any
  40420c:	adrp	x0, 419000 <ferror@plt+0x17420>
  404210:	add	x0, x0, #0x250
  404214:	ldr	w4, [x0]
  404218:	ldr	x3, [sp, #24]
  40421c:	ldr	x2, [sp, #16]
  404220:	adrp	x0, 407000 <ferror@plt+0x5420>
  404224:	add	x1, x0, #0x428
  404228:	mov	w0, w4
  40422c:	bl	401bb0 <err@plt>
  404230:	adrp	x0, 419000 <ferror@plt+0x17420>
  404234:	add	x0, x0, #0x250
  404238:	ldr	w4, [x0]
  40423c:	ldr	x3, [sp, #24]
  404240:	ldr	x2, [sp, #16]
  404244:	adrp	x0, 407000 <ferror@plt+0x5420>
  404248:	add	x1, x0, #0x428
  40424c:	mov	w0, w4
  404250:	bl	401b00 <errx@plt>
  404254:	ldp	x29, x30, [sp], #48
  404258:	ret
  40425c:	stp	x29, x30, [sp, #-48]!
  404260:	mov	x29, sp
  404264:	str	x0, [sp, #24]
  404268:	str	x1, [sp, #16]
  40426c:	str	xzr, [sp, #32]
  404270:	bl	401b50 <__errno_location@plt>
  404274:	str	wzr, [x0]
  404278:	ldr	x0, [sp, #24]
  40427c:	cmp	x0, #0x0
  404280:	b.eq	4042f0 <ferror@plt+0x2710>  // b.none
  404284:	ldr	x0, [sp, #24]
  404288:	ldrsb	w0, [x0]
  40428c:	cmp	w0, #0x0
  404290:	b.eq	4042f0 <ferror@plt+0x2710>  // b.none
  404294:	add	x0, sp, #0x20
  404298:	mov	w2, #0xa                   	// #10
  40429c:	mov	x1, x0
  4042a0:	ldr	x0, [sp, #24]
  4042a4:	bl	401a10 <strtol@plt>
  4042a8:	str	x0, [sp, #40]
  4042ac:	bl	401b50 <__errno_location@plt>
  4042b0:	ldr	w0, [x0]
  4042b4:	cmp	w0, #0x0
  4042b8:	b.ne	4042f8 <ferror@plt+0x2718>  // b.any
  4042bc:	ldr	x0, [sp, #32]
  4042c0:	ldr	x1, [sp, #24]
  4042c4:	cmp	x1, x0
  4042c8:	b.eq	4042f8 <ferror@plt+0x2718>  // b.none
  4042cc:	ldr	x0, [sp, #32]
  4042d0:	cmp	x0, #0x0
  4042d4:	b.eq	4042e8 <ferror@plt+0x2708>  // b.none
  4042d8:	ldr	x0, [sp, #32]
  4042dc:	ldrsb	w0, [x0]
  4042e0:	cmp	w0, #0x0
  4042e4:	b.ne	4042f8 <ferror@plt+0x2718>  // b.any
  4042e8:	ldr	x0, [sp, #40]
  4042ec:	b	404354 <ferror@plt+0x2774>
  4042f0:	nop
  4042f4:	b	4042fc <ferror@plt+0x271c>
  4042f8:	nop
  4042fc:	bl	401b50 <__errno_location@plt>
  404300:	ldr	w0, [x0]
  404304:	cmp	w0, #0x22
  404308:	b.ne	404330 <ferror@plt+0x2750>  // b.any
  40430c:	adrp	x0, 419000 <ferror@plt+0x17420>
  404310:	add	x0, x0, #0x250
  404314:	ldr	w4, [x0]
  404318:	ldr	x3, [sp, #24]
  40431c:	ldr	x2, [sp, #16]
  404320:	adrp	x0, 407000 <ferror@plt+0x5420>
  404324:	add	x1, x0, #0x428
  404328:	mov	w0, w4
  40432c:	bl	401bb0 <err@plt>
  404330:	adrp	x0, 419000 <ferror@plt+0x17420>
  404334:	add	x0, x0, #0x250
  404338:	ldr	w4, [x0]
  40433c:	ldr	x3, [sp, #24]
  404340:	ldr	x2, [sp, #16]
  404344:	adrp	x0, 407000 <ferror@plt+0x5420>
  404348:	add	x1, x0, #0x428
  40434c:	mov	w0, w4
  404350:	bl	401b00 <errx@plt>
  404354:	ldp	x29, x30, [sp], #48
  404358:	ret
  40435c:	stp	x29, x30, [sp, #-48]!
  404360:	mov	x29, sp
  404364:	str	x0, [sp, #24]
  404368:	str	x1, [sp, #16]
  40436c:	str	xzr, [sp, #32]
  404370:	bl	401b50 <__errno_location@plt>
  404374:	str	wzr, [x0]
  404378:	ldr	x0, [sp, #24]
  40437c:	cmp	x0, #0x0
  404380:	b.eq	4043f0 <ferror@plt+0x2810>  // b.none
  404384:	ldr	x0, [sp, #24]
  404388:	ldrsb	w0, [x0]
  40438c:	cmp	w0, #0x0
  404390:	b.eq	4043f0 <ferror@plt+0x2810>  // b.none
  404394:	add	x0, sp, #0x20
  404398:	mov	w2, #0xa                   	// #10
  40439c:	mov	x1, x0
  4043a0:	ldr	x0, [sp, #24]
  4043a4:	bl	401790 <strtoul@plt>
  4043a8:	str	x0, [sp, #40]
  4043ac:	bl	401b50 <__errno_location@plt>
  4043b0:	ldr	w0, [x0]
  4043b4:	cmp	w0, #0x0
  4043b8:	b.ne	4043f8 <ferror@plt+0x2818>  // b.any
  4043bc:	ldr	x0, [sp, #32]
  4043c0:	ldr	x1, [sp, #24]
  4043c4:	cmp	x1, x0
  4043c8:	b.eq	4043f8 <ferror@plt+0x2818>  // b.none
  4043cc:	ldr	x0, [sp, #32]
  4043d0:	cmp	x0, #0x0
  4043d4:	b.eq	4043e8 <ferror@plt+0x2808>  // b.none
  4043d8:	ldr	x0, [sp, #32]
  4043dc:	ldrsb	w0, [x0]
  4043e0:	cmp	w0, #0x0
  4043e4:	b.ne	4043f8 <ferror@plt+0x2818>  // b.any
  4043e8:	ldr	x0, [sp, #40]
  4043ec:	b	404454 <ferror@plt+0x2874>
  4043f0:	nop
  4043f4:	b	4043fc <ferror@plt+0x281c>
  4043f8:	nop
  4043fc:	bl	401b50 <__errno_location@plt>
  404400:	ldr	w0, [x0]
  404404:	cmp	w0, #0x22
  404408:	b.ne	404430 <ferror@plt+0x2850>  // b.any
  40440c:	adrp	x0, 419000 <ferror@plt+0x17420>
  404410:	add	x0, x0, #0x250
  404414:	ldr	w4, [x0]
  404418:	ldr	x3, [sp, #24]
  40441c:	ldr	x2, [sp, #16]
  404420:	adrp	x0, 407000 <ferror@plt+0x5420>
  404424:	add	x1, x0, #0x428
  404428:	mov	w0, w4
  40442c:	bl	401bb0 <err@plt>
  404430:	adrp	x0, 419000 <ferror@plt+0x17420>
  404434:	add	x0, x0, #0x250
  404438:	ldr	w4, [x0]
  40443c:	ldr	x3, [sp, #24]
  404440:	ldr	x2, [sp, #16]
  404444:	adrp	x0, 407000 <ferror@plt+0x5420>
  404448:	add	x1, x0, #0x428
  40444c:	mov	w0, w4
  404450:	bl	401b00 <errx@plt>
  404454:	ldp	x29, x30, [sp], #48
  404458:	ret
  40445c:	stp	x29, x30, [sp, #-48]!
  404460:	mov	x29, sp
  404464:	str	x0, [sp, #24]
  404468:	str	x1, [sp, #16]
  40446c:	add	x0, sp, #0x28
  404470:	mov	x1, x0
  404474:	ldr	x0, [sp, #24]
  404478:	bl	403898 <ferror@plt+0x1cb8>
  40447c:	cmp	w0, #0x0
  404480:	b.ne	40448c <ferror@plt+0x28ac>  // b.any
  404484:	ldr	x0, [sp, #40]
  404488:	b	4044e4 <ferror@plt+0x2904>
  40448c:	bl	401b50 <__errno_location@plt>
  404490:	ldr	w0, [x0]
  404494:	cmp	w0, #0x0
  404498:	b.eq	4044c0 <ferror@plt+0x28e0>  // b.none
  40449c:	adrp	x0, 419000 <ferror@plt+0x17420>
  4044a0:	add	x0, x0, #0x250
  4044a4:	ldr	w4, [x0]
  4044a8:	ldr	x3, [sp, #24]
  4044ac:	ldr	x2, [sp, #16]
  4044b0:	adrp	x0, 407000 <ferror@plt+0x5420>
  4044b4:	add	x1, x0, #0x428
  4044b8:	mov	w0, w4
  4044bc:	bl	401bb0 <err@plt>
  4044c0:	adrp	x0, 419000 <ferror@plt+0x17420>
  4044c4:	add	x0, x0, #0x250
  4044c8:	ldr	w4, [x0]
  4044cc:	ldr	x3, [sp, #24]
  4044d0:	ldr	x2, [sp, #16]
  4044d4:	adrp	x0, 407000 <ferror@plt+0x5420>
  4044d8:	add	x1, x0, #0x428
  4044dc:	mov	w0, w4
  4044e0:	bl	401b00 <errx@plt>
  4044e4:	ldp	x29, x30, [sp], #48
  4044e8:	ret
  4044ec:	stp	x29, x30, [sp, #-64]!
  4044f0:	mov	x29, sp
  4044f4:	str	x0, [sp, #40]
  4044f8:	str	x1, [sp, #32]
  4044fc:	str	x2, [sp, #24]
  404500:	ldr	x1, [sp, #24]
  404504:	ldr	x0, [sp, #40]
  404508:	bl	404160 <ferror@plt+0x2580>
  40450c:	str	d0, [sp, #56]
  404510:	ldr	d0, [sp, #56]
  404514:	fcvtzs	d0, d0
  404518:	ldr	x0, [sp, #32]
  40451c:	str	d0, [x0]
  404520:	ldr	x0, [sp, #32]
  404524:	ldr	d0, [x0]
  404528:	scvtf	d0, d0
  40452c:	ldr	d1, [sp, #56]
  404530:	fsub	d0, d1, d0
  404534:	mov	x0, #0x848000000000        	// #145685290680320
  404538:	movk	x0, #0x412e, lsl #48
  40453c:	fmov	d1, x0
  404540:	fmul	d0, d0, d1
  404544:	fcvtzs	d0, d0
  404548:	ldr	x0, [sp, #32]
  40454c:	str	d0, [x0, #8]
  404550:	nop
  404554:	ldp	x29, x30, [sp], #64
  404558:	ret
  40455c:	sub	sp, sp, #0x20
  404560:	str	w0, [sp, #12]
  404564:	str	x1, [sp]
  404568:	strh	wzr, [sp, #30]
  40456c:	ldr	w0, [sp, #12]
  404570:	and	w0, w0, #0xf000
  404574:	cmp	w0, #0x4, lsl #12
  404578:	b.ne	4045a0 <ferror@plt+0x29c0>  // b.any
  40457c:	ldrh	w0, [sp, #30]
  404580:	add	w1, w0, #0x1
  404584:	strh	w1, [sp, #30]
  404588:	and	x0, x0, #0xffff
  40458c:	ldr	x1, [sp]
  404590:	add	x0, x1, x0
  404594:	mov	w1, #0x64                  	// #100
  404598:	strb	w1, [x0]
  40459c:	b	4046d4 <ferror@plt+0x2af4>
  4045a0:	ldr	w0, [sp, #12]
  4045a4:	and	w0, w0, #0xf000
  4045a8:	cmp	w0, #0xa, lsl #12
  4045ac:	b.ne	4045d4 <ferror@plt+0x29f4>  // b.any
  4045b0:	ldrh	w0, [sp, #30]
  4045b4:	add	w1, w0, #0x1
  4045b8:	strh	w1, [sp, #30]
  4045bc:	and	x0, x0, #0xffff
  4045c0:	ldr	x1, [sp]
  4045c4:	add	x0, x1, x0
  4045c8:	mov	w1, #0x6c                  	// #108
  4045cc:	strb	w1, [x0]
  4045d0:	b	4046d4 <ferror@plt+0x2af4>
  4045d4:	ldr	w0, [sp, #12]
  4045d8:	and	w0, w0, #0xf000
  4045dc:	cmp	w0, #0x2, lsl #12
  4045e0:	b.ne	404608 <ferror@plt+0x2a28>  // b.any
  4045e4:	ldrh	w0, [sp, #30]
  4045e8:	add	w1, w0, #0x1
  4045ec:	strh	w1, [sp, #30]
  4045f0:	and	x0, x0, #0xffff
  4045f4:	ldr	x1, [sp]
  4045f8:	add	x0, x1, x0
  4045fc:	mov	w1, #0x63                  	// #99
  404600:	strb	w1, [x0]
  404604:	b	4046d4 <ferror@plt+0x2af4>
  404608:	ldr	w0, [sp, #12]
  40460c:	and	w0, w0, #0xf000
  404610:	cmp	w0, #0x6, lsl #12
  404614:	b.ne	40463c <ferror@plt+0x2a5c>  // b.any
  404618:	ldrh	w0, [sp, #30]
  40461c:	add	w1, w0, #0x1
  404620:	strh	w1, [sp, #30]
  404624:	and	x0, x0, #0xffff
  404628:	ldr	x1, [sp]
  40462c:	add	x0, x1, x0
  404630:	mov	w1, #0x62                  	// #98
  404634:	strb	w1, [x0]
  404638:	b	4046d4 <ferror@plt+0x2af4>
  40463c:	ldr	w0, [sp, #12]
  404640:	and	w0, w0, #0xf000
  404644:	cmp	w0, #0xc, lsl #12
  404648:	b.ne	404670 <ferror@plt+0x2a90>  // b.any
  40464c:	ldrh	w0, [sp, #30]
  404650:	add	w1, w0, #0x1
  404654:	strh	w1, [sp, #30]
  404658:	and	x0, x0, #0xffff
  40465c:	ldr	x1, [sp]
  404660:	add	x0, x1, x0
  404664:	mov	w1, #0x73                  	// #115
  404668:	strb	w1, [x0]
  40466c:	b	4046d4 <ferror@plt+0x2af4>
  404670:	ldr	w0, [sp, #12]
  404674:	and	w0, w0, #0xf000
  404678:	cmp	w0, #0x1, lsl #12
  40467c:	b.ne	4046a4 <ferror@plt+0x2ac4>  // b.any
  404680:	ldrh	w0, [sp, #30]
  404684:	add	w1, w0, #0x1
  404688:	strh	w1, [sp, #30]
  40468c:	and	x0, x0, #0xffff
  404690:	ldr	x1, [sp]
  404694:	add	x0, x1, x0
  404698:	mov	w1, #0x70                  	// #112
  40469c:	strb	w1, [x0]
  4046a0:	b	4046d4 <ferror@plt+0x2af4>
  4046a4:	ldr	w0, [sp, #12]
  4046a8:	and	w0, w0, #0xf000
  4046ac:	cmp	w0, #0x8, lsl #12
  4046b0:	b.ne	4046d4 <ferror@plt+0x2af4>  // b.any
  4046b4:	ldrh	w0, [sp, #30]
  4046b8:	add	w1, w0, #0x1
  4046bc:	strh	w1, [sp, #30]
  4046c0:	and	x0, x0, #0xffff
  4046c4:	ldr	x1, [sp]
  4046c8:	add	x0, x1, x0
  4046cc:	mov	w1, #0x2d                  	// #45
  4046d0:	strb	w1, [x0]
  4046d4:	ldr	w0, [sp, #12]
  4046d8:	and	w0, w0, #0x100
  4046dc:	cmp	w0, #0x0
  4046e0:	b.eq	4046ec <ferror@plt+0x2b0c>  // b.none
  4046e4:	mov	w0, #0x72                  	// #114
  4046e8:	b	4046f0 <ferror@plt+0x2b10>
  4046ec:	mov	w0, #0x2d                  	// #45
  4046f0:	ldrh	w1, [sp, #30]
  4046f4:	add	w2, w1, #0x1
  4046f8:	strh	w2, [sp, #30]
  4046fc:	and	x1, x1, #0xffff
  404700:	ldr	x2, [sp]
  404704:	add	x1, x2, x1
  404708:	strb	w0, [x1]
  40470c:	ldr	w0, [sp, #12]
  404710:	and	w0, w0, #0x80
  404714:	cmp	w0, #0x0
  404718:	b.eq	404724 <ferror@plt+0x2b44>  // b.none
  40471c:	mov	w0, #0x77                  	// #119
  404720:	b	404728 <ferror@plt+0x2b48>
  404724:	mov	w0, #0x2d                  	// #45
  404728:	ldrh	w1, [sp, #30]
  40472c:	add	w2, w1, #0x1
  404730:	strh	w2, [sp, #30]
  404734:	and	x1, x1, #0xffff
  404738:	ldr	x2, [sp]
  40473c:	add	x1, x2, x1
  404740:	strb	w0, [x1]
  404744:	ldr	w0, [sp, #12]
  404748:	and	w0, w0, #0x800
  40474c:	cmp	w0, #0x0
  404750:	b.eq	404774 <ferror@plt+0x2b94>  // b.none
  404754:	ldr	w0, [sp, #12]
  404758:	and	w0, w0, #0x40
  40475c:	cmp	w0, #0x0
  404760:	b.eq	40476c <ferror@plt+0x2b8c>  // b.none
  404764:	mov	w0, #0x73                  	// #115
  404768:	b	404790 <ferror@plt+0x2bb0>
  40476c:	mov	w0, #0x53                  	// #83
  404770:	b	404790 <ferror@plt+0x2bb0>
  404774:	ldr	w0, [sp, #12]
  404778:	and	w0, w0, #0x40
  40477c:	cmp	w0, #0x0
  404780:	b.eq	40478c <ferror@plt+0x2bac>  // b.none
  404784:	mov	w0, #0x78                  	// #120
  404788:	b	404790 <ferror@plt+0x2bb0>
  40478c:	mov	w0, #0x2d                  	// #45
  404790:	ldrh	w1, [sp, #30]
  404794:	add	w2, w1, #0x1
  404798:	strh	w2, [sp, #30]
  40479c:	and	x1, x1, #0xffff
  4047a0:	ldr	x2, [sp]
  4047a4:	add	x1, x2, x1
  4047a8:	strb	w0, [x1]
  4047ac:	ldr	w0, [sp, #12]
  4047b0:	and	w0, w0, #0x20
  4047b4:	cmp	w0, #0x0
  4047b8:	b.eq	4047c4 <ferror@plt+0x2be4>  // b.none
  4047bc:	mov	w0, #0x72                  	// #114
  4047c0:	b	4047c8 <ferror@plt+0x2be8>
  4047c4:	mov	w0, #0x2d                  	// #45
  4047c8:	ldrh	w1, [sp, #30]
  4047cc:	add	w2, w1, #0x1
  4047d0:	strh	w2, [sp, #30]
  4047d4:	and	x1, x1, #0xffff
  4047d8:	ldr	x2, [sp]
  4047dc:	add	x1, x2, x1
  4047e0:	strb	w0, [x1]
  4047e4:	ldr	w0, [sp, #12]
  4047e8:	and	w0, w0, #0x10
  4047ec:	cmp	w0, #0x0
  4047f0:	b.eq	4047fc <ferror@plt+0x2c1c>  // b.none
  4047f4:	mov	w0, #0x77                  	// #119
  4047f8:	b	404800 <ferror@plt+0x2c20>
  4047fc:	mov	w0, #0x2d                  	// #45
  404800:	ldrh	w1, [sp, #30]
  404804:	add	w2, w1, #0x1
  404808:	strh	w2, [sp, #30]
  40480c:	and	x1, x1, #0xffff
  404810:	ldr	x2, [sp]
  404814:	add	x1, x2, x1
  404818:	strb	w0, [x1]
  40481c:	ldr	w0, [sp, #12]
  404820:	and	w0, w0, #0x400
  404824:	cmp	w0, #0x0
  404828:	b.eq	40484c <ferror@plt+0x2c6c>  // b.none
  40482c:	ldr	w0, [sp, #12]
  404830:	and	w0, w0, #0x8
  404834:	cmp	w0, #0x0
  404838:	b.eq	404844 <ferror@plt+0x2c64>  // b.none
  40483c:	mov	w0, #0x73                  	// #115
  404840:	b	404868 <ferror@plt+0x2c88>
  404844:	mov	w0, #0x53                  	// #83
  404848:	b	404868 <ferror@plt+0x2c88>
  40484c:	ldr	w0, [sp, #12]
  404850:	and	w0, w0, #0x8
  404854:	cmp	w0, #0x0
  404858:	b.eq	404864 <ferror@plt+0x2c84>  // b.none
  40485c:	mov	w0, #0x78                  	// #120
  404860:	b	404868 <ferror@plt+0x2c88>
  404864:	mov	w0, #0x2d                  	// #45
  404868:	ldrh	w1, [sp, #30]
  40486c:	add	w2, w1, #0x1
  404870:	strh	w2, [sp, #30]
  404874:	and	x1, x1, #0xffff
  404878:	ldr	x2, [sp]
  40487c:	add	x1, x2, x1
  404880:	strb	w0, [x1]
  404884:	ldr	w0, [sp, #12]
  404888:	and	w0, w0, #0x4
  40488c:	cmp	w0, #0x0
  404890:	b.eq	40489c <ferror@plt+0x2cbc>  // b.none
  404894:	mov	w0, #0x72                  	// #114
  404898:	b	4048a0 <ferror@plt+0x2cc0>
  40489c:	mov	w0, #0x2d                  	// #45
  4048a0:	ldrh	w1, [sp, #30]
  4048a4:	add	w2, w1, #0x1
  4048a8:	strh	w2, [sp, #30]
  4048ac:	and	x1, x1, #0xffff
  4048b0:	ldr	x2, [sp]
  4048b4:	add	x1, x2, x1
  4048b8:	strb	w0, [x1]
  4048bc:	ldr	w0, [sp, #12]
  4048c0:	and	w0, w0, #0x2
  4048c4:	cmp	w0, #0x0
  4048c8:	b.eq	4048d4 <ferror@plt+0x2cf4>  // b.none
  4048cc:	mov	w0, #0x77                  	// #119
  4048d0:	b	4048d8 <ferror@plt+0x2cf8>
  4048d4:	mov	w0, #0x2d                  	// #45
  4048d8:	ldrh	w1, [sp, #30]
  4048dc:	add	w2, w1, #0x1
  4048e0:	strh	w2, [sp, #30]
  4048e4:	and	x1, x1, #0xffff
  4048e8:	ldr	x2, [sp]
  4048ec:	add	x1, x2, x1
  4048f0:	strb	w0, [x1]
  4048f4:	ldr	w0, [sp, #12]
  4048f8:	and	w0, w0, #0x200
  4048fc:	cmp	w0, #0x0
  404900:	b.eq	404924 <ferror@plt+0x2d44>  // b.none
  404904:	ldr	w0, [sp, #12]
  404908:	and	w0, w0, #0x1
  40490c:	cmp	w0, #0x0
  404910:	b.eq	40491c <ferror@plt+0x2d3c>  // b.none
  404914:	mov	w0, #0x74                  	// #116
  404918:	b	404940 <ferror@plt+0x2d60>
  40491c:	mov	w0, #0x54                  	// #84
  404920:	b	404940 <ferror@plt+0x2d60>
  404924:	ldr	w0, [sp, #12]
  404928:	and	w0, w0, #0x1
  40492c:	cmp	w0, #0x0
  404930:	b.eq	40493c <ferror@plt+0x2d5c>  // b.none
  404934:	mov	w0, #0x78                  	// #120
  404938:	b	404940 <ferror@plt+0x2d60>
  40493c:	mov	w0, #0x2d                  	// #45
  404940:	ldrh	w1, [sp, #30]
  404944:	add	w2, w1, #0x1
  404948:	strh	w2, [sp, #30]
  40494c:	and	x1, x1, #0xffff
  404950:	ldr	x2, [sp]
  404954:	add	x1, x2, x1
  404958:	strb	w0, [x1]
  40495c:	ldrh	w0, [sp, #30]
  404960:	ldr	x1, [sp]
  404964:	add	x0, x1, x0
  404968:	strb	wzr, [x0]
  40496c:	ldr	x0, [sp]
  404970:	add	sp, sp, #0x20
  404974:	ret
  404978:	sub	sp, sp, #0x20
  40497c:	str	x0, [sp, #8]
  404980:	mov	w0, #0xa                   	// #10
  404984:	str	w0, [sp, #28]
  404988:	b	4049b0 <ferror@plt+0x2dd0>
  40498c:	ldr	w0, [sp, #28]
  404990:	mov	x1, #0x1                   	// #1
  404994:	lsl	x0, x1, x0
  404998:	ldr	x1, [sp, #8]
  40499c:	cmp	x1, x0
  4049a0:	b.cc	4049c0 <ferror@plt+0x2de0>  // b.lo, b.ul, b.last
  4049a4:	ldr	w0, [sp, #28]
  4049a8:	add	w0, w0, #0xa
  4049ac:	str	w0, [sp, #28]
  4049b0:	ldr	w0, [sp, #28]
  4049b4:	cmp	w0, #0x3c
  4049b8:	b.le	40498c <ferror@plt+0x2dac>
  4049bc:	b	4049c4 <ferror@plt+0x2de4>
  4049c0:	nop
  4049c4:	ldr	w0, [sp, #28]
  4049c8:	sub	w0, w0, #0xa
  4049cc:	add	sp, sp, #0x20
  4049d0:	ret
  4049d4:	stp	x29, x30, [sp, #-128]!
  4049d8:	mov	x29, sp
  4049dc:	str	w0, [sp, #28]
  4049e0:	str	x1, [sp, #16]
  4049e4:	adrp	x0, 407000 <ferror@plt+0x5420>
  4049e8:	add	x0, x0, #0x438
  4049ec:	str	x0, [sp, #88]
  4049f0:	add	x0, sp, #0x20
  4049f4:	str	x0, [sp, #104]
  4049f8:	ldr	w0, [sp, #28]
  4049fc:	and	w0, w0, #0x2
  404a00:	cmp	w0, #0x0
  404a04:	b.eq	404a1c <ferror@plt+0x2e3c>  // b.none
  404a08:	ldr	x0, [sp, #104]
  404a0c:	add	x1, x0, #0x1
  404a10:	str	x1, [sp, #104]
  404a14:	mov	w1, #0x20                  	// #32
  404a18:	strb	w1, [x0]
  404a1c:	ldr	x0, [sp, #16]
  404a20:	bl	404978 <ferror@plt+0x2d98>
  404a24:	str	w0, [sp, #84]
  404a28:	ldr	w0, [sp, #84]
  404a2c:	cmp	w0, #0x0
  404a30:	b.eq	404a5c <ferror@plt+0x2e7c>  // b.none
  404a34:	ldr	w0, [sp, #84]
  404a38:	mov	w1, #0x6667                	// #26215
  404a3c:	movk	w1, #0x6666, lsl #16
  404a40:	smull	x1, w0, w1
  404a44:	lsr	x1, x1, #32
  404a48:	asr	w1, w1, #2
  404a4c:	asr	w0, w0, #31
  404a50:	sub	w0, w1, w0
  404a54:	sxtw	x0, w0
  404a58:	b	404a60 <ferror@plt+0x2e80>
  404a5c:	mov	x0, #0x0                   	// #0
  404a60:	ldr	x1, [sp, #88]
  404a64:	add	x0, x1, x0
  404a68:	ldrb	w0, [x0]
  404a6c:	strb	w0, [sp, #83]
  404a70:	ldr	w0, [sp, #84]
  404a74:	cmp	w0, #0x0
  404a78:	b.eq	404a8c <ferror@plt+0x2eac>  // b.none
  404a7c:	ldr	w0, [sp, #84]
  404a80:	ldr	x1, [sp, #16]
  404a84:	lsr	x0, x1, x0
  404a88:	b	404a90 <ferror@plt+0x2eb0>
  404a8c:	ldr	x0, [sp, #16]
  404a90:	str	w0, [sp, #124]
  404a94:	ldr	w0, [sp, #84]
  404a98:	cmp	w0, #0x0
  404a9c:	b.eq	404abc <ferror@plt+0x2edc>  // b.none
  404aa0:	ldr	w0, [sp, #84]
  404aa4:	mov	x1, #0xffffffffffffffff    	// #-1
  404aa8:	lsl	x0, x1, x0
  404aac:	mvn	x1, x0
  404ab0:	ldr	x0, [sp, #16]
  404ab4:	and	x0, x1, x0
  404ab8:	b	404ac0 <ferror@plt+0x2ee0>
  404abc:	mov	x0, #0x0                   	// #0
  404ac0:	str	x0, [sp, #112]
  404ac4:	ldr	x0, [sp, #104]
  404ac8:	add	x1, x0, #0x1
  404acc:	str	x1, [sp, #104]
  404ad0:	ldrb	w1, [sp, #83]
  404ad4:	strb	w1, [x0]
  404ad8:	ldr	w0, [sp, #28]
  404adc:	and	w0, w0, #0x1
  404ae0:	cmp	w0, #0x0
  404ae4:	b.eq	404b1c <ferror@plt+0x2f3c>  // b.none
  404ae8:	ldrsb	w0, [sp, #83]
  404aec:	cmp	w0, #0x42
  404af0:	b.eq	404b1c <ferror@plt+0x2f3c>  // b.none
  404af4:	ldr	x0, [sp, #104]
  404af8:	add	x1, x0, #0x1
  404afc:	str	x1, [sp, #104]
  404b00:	mov	w1, #0x69                  	// #105
  404b04:	strb	w1, [x0]
  404b08:	ldr	x0, [sp, #104]
  404b0c:	add	x1, x0, #0x1
  404b10:	str	x1, [sp, #104]
  404b14:	mov	w1, #0x42                  	// #66
  404b18:	strb	w1, [x0]
  404b1c:	ldr	x0, [sp, #104]
  404b20:	strb	wzr, [x0]
  404b24:	ldr	x0, [sp, #112]
  404b28:	cmp	x0, #0x0
  404b2c:	b.eq	404c04 <ferror@plt+0x3024>  // b.none
  404b30:	ldr	w0, [sp, #28]
  404b34:	and	w0, w0, #0x4
  404b38:	cmp	w0, #0x0
  404b3c:	b.eq	404bb4 <ferror@plt+0x2fd4>  // b.none
  404b40:	ldr	w0, [sp, #84]
  404b44:	sub	w0, w0, #0xa
  404b48:	ldr	x1, [sp, #112]
  404b4c:	lsr	x0, x1, x0
  404b50:	add	x1, x0, #0x5
  404b54:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404b58:	movk	x0, #0xcccd
  404b5c:	umulh	x0, x1, x0
  404b60:	lsr	x0, x0, #3
  404b64:	str	x0, [sp, #112]
  404b68:	ldr	x2, [sp, #112]
  404b6c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404b70:	movk	x0, #0xcccd
  404b74:	umulh	x0, x2, x0
  404b78:	lsr	x1, x0, #3
  404b7c:	mov	x0, x1
  404b80:	lsl	x0, x0, #2
  404b84:	add	x0, x0, x1
  404b88:	lsl	x0, x0, #1
  404b8c:	sub	x1, x2, x0
  404b90:	cmp	x1, #0x0
  404b94:	b.ne	404c04 <ferror@plt+0x3024>  // b.any
  404b98:	ldr	x1, [sp, #112]
  404b9c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404ba0:	movk	x0, #0xcccd
  404ba4:	umulh	x0, x1, x0
  404ba8:	lsr	x0, x0, #3
  404bac:	str	x0, [sp, #112]
  404bb0:	b	404c04 <ferror@plt+0x3024>
  404bb4:	ldr	w0, [sp, #84]
  404bb8:	sub	w0, w0, #0xa
  404bbc:	ldr	x1, [sp, #112]
  404bc0:	lsr	x0, x1, x0
  404bc4:	add	x0, x0, #0x32
  404bc8:	lsr	x1, x0, #2
  404bcc:	mov	x0, #0xf5c3                	// #62915
  404bd0:	movk	x0, #0x5c28, lsl #16
  404bd4:	movk	x0, #0xc28f, lsl #32
  404bd8:	movk	x0, #0x28f5, lsl #48
  404bdc:	umulh	x0, x1, x0
  404be0:	lsr	x0, x0, #2
  404be4:	str	x0, [sp, #112]
  404be8:	ldr	x0, [sp, #112]
  404bec:	cmp	x0, #0xa
  404bf0:	b.ne	404c04 <ferror@plt+0x3024>  // b.any
  404bf4:	ldr	w0, [sp, #124]
  404bf8:	add	w0, w0, #0x1
  404bfc:	str	w0, [sp, #124]
  404c00:	str	xzr, [sp, #112]
  404c04:	ldr	x0, [sp, #112]
  404c08:	cmp	x0, #0x0
  404c0c:	b.eq	404c90 <ferror@plt+0x30b0>  // b.none
  404c10:	bl	401850 <localeconv@plt>
  404c14:	str	x0, [sp, #72]
  404c18:	ldr	x0, [sp, #72]
  404c1c:	cmp	x0, #0x0
  404c20:	b.eq	404c30 <ferror@plt+0x3050>  // b.none
  404c24:	ldr	x0, [sp, #72]
  404c28:	ldr	x0, [x0]
  404c2c:	b	404c34 <ferror@plt+0x3054>
  404c30:	mov	x0, #0x0                   	// #0
  404c34:	str	x0, [sp, #96]
  404c38:	ldr	x0, [sp, #96]
  404c3c:	cmp	x0, #0x0
  404c40:	b.eq	404c54 <ferror@plt+0x3074>  // b.none
  404c44:	ldr	x0, [sp, #96]
  404c48:	ldrsb	w0, [x0]
  404c4c:	cmp	w0, #0x0
  404c50:	b.ne	404c60 <ferror@plt+0x3080>  // b.any
  404c54:	adrp	x0, 407000 <ferror@plt+0x5420>
  404c58:	add	x0, x0, #0x440
  404c5c:	str	x0, [sp, #96]
  404c60:	add	x0, sp, #0x20
  404c64:	add	x7, sp, #0x28
  404c68:	mov	x6, x0
  404c6c:	ldr	x5, [sp, #112]
  404c70:	ldr	x4, [sp, #96]
  404c74:	ldr	w3, [sp, #124]
  404c78:	adrp	x0, 407000 <ferror@plt+0x5420>
  404c7c:	add	x2, x0, #0x448
  404c80:	mov	x1, #0x20                  	// #32
  404c84:	mov	x0, x7
  404c88:	bl	401840 <snprintf@plt>
  404c8c:	b	404cb4 <ferror@plt+0x30d4>
  404c90:	add	x0, sp, #0x20
  404c94:	add	x5, sp, #0x28
  404c98:	mov	x4, x0
  404c9c:	ldr	w3, [sp, #124]
  404ca0:	adrp	x0, 407000 <ferror@plt+0x5420>
  404ca4:	add	x2, x0, #0x458
  404ca8:	mov	x1, #0x20                  	// #32
  404cac:	mov	x0, x5
  404cb0:	bl	401840 <snprintf@plt>
  404cb4:	add	x0, sp, #0x28
  404cb8:	bl	401930 <strdup@plt>
  404cbc:	ldp	x29, x30, [sp], #128
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-96]!
  404cc8:	mov	x29, sp
  404ccc:	str	x0, [sp, #40]
  404cd0:	str	x1, [sp, #32]
  404cd4:	str	x2, [sp, #24]
  404cd8:	str	x3, [sp, #16]
  404cdc:	str	xzr, [sp, #88]
  404ce0:	str	xzr, [sp, #72]
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	cmp	x0, #0x0
  404cec:	b.eq	404d24 <ferror@plt+0x3144>  // b.none
  404cf0:	ldr	x0, [sp, #40]
  404cf4:	ldrsb	w0, [x0]
  404cf8:	cmp	w0, #0x0
  404cfc:	b.eq	404d24 <ferror@plt+0x3144>  // b.none
  404d00:	ldr	x0, [sp, #32]
  404d04:	cmp	x0, #0x0
  404d08:	b.eq	404d24 <ferror@plt+0x3144>  // b.none
  404d0c:	ldr	x0, [sp, #24]
  404d10:	cmp	x0, #0x0
  404d14:	b.eq	404d24 <ferror@plt+0x3144>  // b.none
  404d18:	ldr	x0, [sp, #16]
  404d1c:	cmp	x0, #0x0
  404d20:	b.ne	404d2c <ferror@plt+0x314c>  // b.any
  404d24:	mov	w0, #0xffffffff            	// #-1
  404d28:	b	404e80 <ferror@plt+0x32a0>
  404d2c:	ldr	x0, [sp, #40]
  404d30:	str	x0, [sp, #80]
  404d34:	b	404e58 <ferror@plt+0x3278>
  404d38:	str	xzr, [sp, #64]
  404d3c:	ldr	x1, [sp, #72]
  404d40:	ldr	x0, [sp, #24]
  404d44:	cmp	x1, x0
  404d48:	b.cc	404d54 <ferror@plt+0x3174>  // b.lo, b.ul, b.last
  404d4c:	mov	w0, #0xfffffffe            	// #-2
  404d50:	b	404e80 <ferror@plt+0x32a0>
  404d54:	ldr	x0, [sp, #88]
  404d58:	cmp	x0, #0x0
  404d5c:	b.ne	404d68 <ferror@plt+0x3188>  // b.any
  404d60:	ldr	x0, [sp, #80]
  404d64:	str	x0, [sp, #88]
  404d68:	ldr	x0, [sp, #80]
  404d6c:	ldrsb	w0, [x0]
  404d70:	cmp	w0, #0x2c
  404d74:	b.ne	404d80 <ferror@plt+0x31a0>  // b.any
  404d78:	ldr	x0, [sp, #80]
  404d7c:	str	x0, [sp, #64]
  404d80:	ldr	x0, [sp, #80]
  404d84:	add	x0, x0, #0x1
  404d88:	ldrsb	w0, [x0]
  404d8c:	cmp	w0, #0x0
  404d90:	b.ne	404da0 <ferror@plt+0x31c0>  // b.any
  404d94:	ldr	x0, [sp, #80]
  404d98:	add	x0, x0, #0x1
  404d9c:	str	x0, [sp, #64]
  404da0:	ldr	x0, [sp, #88]
  404da4:	cmp	x0, #0x0
  404da8:	b.eq	404e48 <ferror@plt+0x3268>  // b.none
  404dac:	ldr	x0, [sp, #64]
  404db0:	cmp	x0, #0x0
  404db4:	b.eq	404e48 <ferror@plt+0x3268>  // b.none
  404db8:	ldr	x1, [sp, #64]
  404dbc:	ldr	x0, [sp, #88]
  404dc0:	cmp	x1, x0
  404dc4:	b.hi	404dd0 <ferror@plt+0x31f0>  // b.pmore
  404dc8:	mov	w0, #0xffffffff            	// #-1
  404dcc:	b	404e80 <ferror@plt+0x32a0>
  404dd0:	ldr	x1, [sp, #64]
  404dd4:	ldr	x0, [sp, #88]
  404dd8:	sub	x0, x1, x0
  404ddc:	ldr	x2, [sp, #16]
  404de0:	mov	x1, x0
  404de4:	ldr	x0, [sp, #88]
  404de8:	blr	x2
  404dec:	str	w0, [sp, #60]
  404df0:	ldr	w0, [sp, #60]
  404df4:	cmn	w0, #0x1
  404df8:	b.ne	404e04 <ferror@plt+0x3224>  // b.any
  404dfc:	mov	w0, #0xffffffff            	// #-1
  404e00:	b	404e80 <ferror@plt+0x32a0>
  404e04:	ldr	x0, [sp, #72]
  404e08:	add	x1, x0, #0x1
  404e0c:	str	x1, [sp, #72]
  404e10:	lsl	x0, x0, #2
  404e14:	ldr	x1, [sp, #32]
  404e18:	add	x0, x1, x0
  404e1c:	ldr	w1, [sp, #60]
  404e20:	str	w1, [x0]
  404e24:	str	xzr, [sp, #88]
  404e28:	ldr	x0, [sp, #64]
  404e2c:	cmp	x0, #0x0
  404e30:	b.eq	404e4c <ferror@plt+0x326c>  // b.none
  404e34:	ldr	x0, [sp, #64]
  404e38:	ldrsb	w0, [x0]
  404e3c:	cmp	w0, #0x0
  404e40:	b.eq	404e78 <ferror@plt+0x3298>  // b.none
  404e44:	b	404e4c <ferror@plt+0x326c>
  404e48:	nop
  404e4c:	ldr	x0, [sp, #80]
  404e50:	add	x0, x0, #0x1
  404e54:	str	x0, [sp, #80]
  404e58:	ldr	x0, [sp, #80]
  404e5c:	cmp	x0, #0x0
  404e60:	b.eq	404e7c <ferror@plt+0x329c>  // b.none
  404e64:	ldr	x0, [sp, #80]
  404e68:	ldrsb	w0, [x0]
  404e6c:	cmp	w0, #0x0
  404e70:	b.ne	404d38 <ferror@plt+0x3158>  // b.any
  404e74:	b	404e7c <ferror@plt+0x329c>
  404e78:	nop
  404e7c:	ldr	x0, [sp, #72]
  404e80:	ldp	x29, x30, [sp], #96
  404e84:	ret
  404e88:	stp	x29, x30, [sp, #-80]!
  404e8c:	mov	x29, sp
  404e90:	str	x0, [sp, #56]
  404e94:	str	x1, [sp, #48]
  404e98:	str	x2, [sp, #40]
  404e9c:	str	x3, [sp, #32]
  404ea0:	str	x4, [sp, #24]
  404ea4:	ldr	x0, [sp, #56]
  404ea8:	cmp	x0, #0x0
  404eac:	b.eq	404ee0 <ferror@plt+0x3300>  // b.none
  404eb0:	ldr	x0, [sp, #56]
  404eb4:	ldrsb	w0, [x0]
  404eb8:	cmp	w0, #0x0
  404ebc:	b.eq	404ee0 <ferror@plt+0x3300>  // b.none
  404ec0:	ldr	x0, [sp, #32]
  404ec4:	cmp	x0, #0x0
  404ec8:	b.eq	404ee0 <ferror@plt+0x3300>  // b.none
  404ecc:	ldr	x0, [sp, #32]
  404ed0:	ldr	x0, [x0]
  404ed4:	ldr	x1, [sp, #40]
  404ed8:	cmp	x1, x0
  404edc:	b.cs	404ee8 <ferror@plt+0x3308>  // b.hs, b.nlast
  404ee0:	mov	w0, #0xffffffff            	// #-1
  404ee4:	b	404f7c <ferror@plt+0x339c>
  404ee8:	ldr	x0, [sp, #56]
  404eec:	ldrsb	w0, [x0]
  404ef0:	cmp	w0, #0x2b
  404ef4:	b.ne	404f08 <ferror@plt+0x3328>  // b.any
  404ef8:	ldr	x0, [sp, #56]
  404efc:	add	x0, x0, #0x1
  404f00:	str	x0, [sp, #72]
  404f04:	b	404f18 <ferror@plt+0x3338>
  404f08:	ldr	x0, [sp, #56]
  404f0c:	str	x0, [sp, #72]
  404f10:	ldr	x0, [sp, #32]
  404f14:	str	xzr, [x0]
  404f18:	ldr	x0, [sp, #32]
  404f1c:	ldr	x0, [x0]
  404f20:	lsl	x0, x0, #2
  404f24:	ldr	x1, [sp, #48]
  404f28:	add	x4, x1, x0
  404f2c:	ldr	x0, [sp, #32]
  404f30:	ldr	x0, [x0]
  404f34:	ldr	x1, [sp, #40]
  404f38:	sub	x0, x1, x0
  404f3c:	ldr	x3, [sp, #24]
  404f40:	mov	x2, x0
  404f44:	mov	x1, x4
  404f48:	ldr	x0, [sp, #72]
  404f4c:	bl	404cc4 <ferror@plt+0x30e4>
  404f50:	str	w0, [sp, #68]
  404f54:	ldr	w0, [sp, #68]
  404f58:	cmp	w0, #0x0
  404f5c:	b.le	404f78 <ferror@plt+0x3398>
  404f60:	ldr	x0, [sp, #32]
  404f64:	ldr	x1, [x0]
  404f68:	ldrsw	x0, [sp, #68]
  404f6c:	add	x1, x1, x0
  404f70:	ldr	x0, [sp, #32]
  404f74:	str	x1, [x0]
  404f78:	ldr	w0, [sp, #68]
  404f7c:	ldp	x29, x30, [sp], #80
  404f80:	ret
  404f84:	stp	x29, x30, [sp, #-80]!
  404f88:	mov	x29, sp
  404f8c:	str	x0, [sp, #40]
  404f90:	str	x1, [sp, #32]
  404f94:	str	x2, [sp, #24]
  404f98:	str	xzr, [sp, #72]
  404f9c:	ldr	x0, [sp, #40]
  404fa0:	cmp	x0, #0x0
  404fa4:	b.eq	404fc0 <ferror@plt+0x33e0>  // b.none
  404fa8:	ldr	x0, [sp, #24]
  404fac:	cmp	x0, #0x0
  404fb0:	b.eq	404fc0 <ferror@plt+0x33e0>  // b.none
  404fb4:	ldr	x0, [sp, #32]
  404fb8:	cmp	x0, #0x0
  404fbc:	b.ne	404fc8 <ferror@plt+0x33e8>  // b.any
  404fc0:	mov	w0, #0xffffffea            	// #-22
  404fc4:	b	405144 <ferror@plt+0x3564>
  404fc8:	ldr	x0, [sp, #40]
  404fcc:	str	x0, [sp, #64]
  404fd0:	b	40511c <ferror@plt+0x353c>
  404fd4:	str	xzr, [sp, #56]
  404fd8:	ldr	x0, [sp, #72]
  404fdc:	cmp	x0, #0x0
  404fe0:	b.ne	404fec <ferror@plt+0x340c>  // b.any
  404fe4:	ldr	x0, [sp, #64]
  404fe8:	str	x0, [sp, #72]
  404fec:	ldr	x0, [sp, #64]
  404ff0:	ldrsb	w0, [x0]
  404ff4:	cmp	w0, #0x2c
  404ff8:	b.ne	405004 <ferror@plt+0x3424>  // b.any
  404ffc:	ldr	x0, [sp, #64]
  405000:	str	x0, [sp, #56]
  405004:	ldr	x0, [sp, #64]
  405008:	add	x0, x0, #0x1
  40500c:	ldrsb	w0, [x0]
  405010:	cmp	w0, #0x0
  405014:	b.ne	405024 <ferror@plt+0x3444>  // b.any
  405018:	ldr	x0, [sp, #64]
  40501c:	add	x0, x0, #0x1
  405020:	str	x0, [sp, #56]
  405024:	ldr	x0, [sp, #72]
  405028:	cmp	x0, #0x0
  40502c:	b.eq	40510c <ferror@plt+0x352c>  // b.none
  405030:	ldr	x0, [sp, #56]
  405034:	cmp	x0, #0x0
  405038:	b.eq	40510c <ferror@plt+0x352c>  // b.none
  40503c:	ldr	x1, [sp, #56]
  405040:	ldr	x0, [sp, #72]
  405044:	cmp	x1, x0
  405048:	b.hi	405054 <ferror@plt+0x3474>  // b.pmore
  40504c:	mov	w0, #0xffffffff            	// #-1
  405050:	b	405144 <ferror@plt+0x3564>
  405054:	ldr	x1, [sp, #56]
  405058:	ldr	x0, [sp, #72]
  40505c:	sub	x0, x1, x0
  405060:	ldr	x2, [sp, #24]
  405064:	mov	x1, x0
  405068:	ldr	x0, [sp, #72]
  40506c:	blr	x2
  405070:	str	w0, [sp, #52]
  405074:	ldr	w0, [sp, #52]
  405078:	cmp	w0, #0x0
  40507c:	b.ge	405088 <ferror@plt+0x34a8>  // b.tcont
  405080:	ldr	w0, [sp, #52]
  405084:	b	405144 <ferror@plt+0x3564>
  405088:	ldr	w0, [sp, #52]
  40508c:	add	w1, w0, #0x7
  405090:	cmp	w0, #0x0
  405094:	csel	w0, w1, w0, lt  // lt = tstop
  405098:	asr	w0, w0, #3
  40509c:	mov	w3, w0
  4050a0:	sxtw	x0, w3
  4050a4:	ldr	x1, [sp, #32]
  4050a8:	add	x0, x1, x0
  4050ac:	ldrsb	w2, [x0]
  4050b0:	ldr	w0, [sp, #52]
  4050b4:	negs	w1, w0
  4050b8:	and	w0, w0, #0x7
  4050bc:	and	w1, w1, #0x7
  4050c0:	csneg	w0, w0, w1, mi  // mi = first
  4050c4:	mov	w1, #0x1                   	// #1
  4050c8:	lsl	w0, w1, w0
  4050cc:	sxtb	w1, w0
  4050d0:	sxtw	x0, w3
  4050d4:	ldr	x3, [sp, #32]
  4050d8:	add	x0, x3, x0
  4050dc:	orr	w1, w2, w1
  4050e0:	sxtb	w1, w1
  4050e4:	strb	w1, [x0]
  4050e8:	str	xzr, [sp, #72]
  4050ec:	ldr	x0, [sp, #56]
  4050f0:	cmp	x0, #0x0
  4050f4:	b.eq	405110 <ferror@plt+0x3530>  // b.none
  4050f8:	ldr	x0, [sp, #56]
  4050fc:	ldrsb	w0, [x0]
  405100:	cmp	w0, #0x0
  405104:	b.eq	40513c <ferror@plt+0x355c>  // b.none
  405108:	b	405110 <ferror@plt+0x3530>
  40510c:	nop
  405110:	ldr	x0, [sp, #64]
  405114:	add	x0, x0, #0x1
  405118:	str	x0, [sp, #64]
  40511c:	ldr	x0, [sp, #64]
  405120:	cmp	x0, #0x0
  405124:	b.eq	405140 <ferror@plt+0x3560>  // b.none
  405128:	ldr	x0, [sp, #64]
  40512c:	ldrsb	w0, [x0]
  405130:	cmp	w0, #0x0
  405134:	b.ne	404fd4 <ferror@plt+0x33f4>  // b.any
  405138:	b	405140 <ferror@plt+0x3560>
  40513c:	nop
  405140:	mov	w0, #0x0                   	// #0
  405144:	ldp	x29, x30, [sp], #80
  405148:	ret
  40514c:	stp	x29, x30, [sp, #-80]!
  405150:	mov	x29, sp
  405154:	str	x0, [sp, #40]
  405158:	str	x1, [sp, #32]
  40515c:	str	x2, [sp, #24]
  405160:	str	xzr, [sp, #72]
  405164:	ldr	x0, [sp, #40]
  405168:	cmp	x0, #0x0
  40516c:	b.eq	405188 <ferror@plt+0x35a8>  // b.none
  405170:	ldr	x0, [sp, #24]
  405174:	cmp	x0, #0x0
  405178:	b.eq	405188 <ferror@plt+0x35a8>  // b.none
  40517c:	ldr	x0, [sp, #32]
  405180:	cmp	x0, #0x0
  405184:	b.ne	405190 <ferror@plt+0x35b0>  // b.any
  405188:	mov	w0, #0xffffffea            	// #-22
  40518c:	b	4052c4 <ferror@plt+0x36e4>
  405190:	ldr	x0, [sp, #40]
  405194:	str	x0, [sp, #64]
  405198:	b	40529c <ferror@plt+0x36bc>
  40519c:	str	xzr, [sp, #56]
  4051a0:	ldr	x0, [sp, #72]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.ne	4051b4 <ferror@plt+0x35d4>  // b.any
  4051ac:	ldr	x0, [sp, #64]
  4051b0:	str	x0, [sp, #72]
  4051b4:	ldr	x0, [sp, #64]
  4051b8:	ldrsb	w0, [x0]
  4051bc:	cmp	w0, #0x2c
  4051c0:	b.ne	4051cc <ferror@plt+0x35ec>  // b.any
  4051c4:	ldr	x0, [sp, #64]
  4051c8:	str	x0, [sp, #56]
  4051cc:	ldr	x0, [sp, #64]
  4051d0:	add	x0, x0, #0x1
  4051d4:	ldrsb	w0, [x0]
  4051d8:	cmp	w0, #0x0
  4051dc:	b.ne	4051ec <ferror@plt+0x360c>  // b.any
  4051e0:	ldr	x0, [sp, #64]
  4051e4:	add	x0, x0, #0x1
  4051e8:	str	x0, [sp, #56]
  4051ec:	ldr	x0, [sp, #72]
  4051f0:	cmp	x0, #0x0
  4051f4:	b.eq	40528c <ferror@plt+0x36ac>  // b.none
  4051f8:	ldr	x0, [sp, #56]
  4051fc:	cmp	x0, #0x0
  405200:	b.eq	40528c <ferror@plt+0x36ac>  // b.none
  405204:	ldr	x1, [sp, #56]
  405208:	ldr	x0, [sp, #72]
  40520c:	cmp	x1, x0
  405210:	b.hi	40521c <ferror@plt+0x363c>  // b.pmore
  405214:	mov	w0, #0xffffffff            	// #-1
  405218:	b	4052c4 <ferror@plt+0x36e4>
  40521c:	ldr	x1, [sp, #56]
  405220:	ldr	x0, [sp, #72]
  405224:	sub	x0, x1, x0
  405228:	ldr	x2, [sp, #24]
  40522c:	mov	x1, x0
  405230:	ldr	x0, [sp, #72]
  405234:	blr	x2
  405238:	str	x0, [sp, #48]
  40523c:	ldr	x0, [sp, #48]
  405240:	cmp	x0, #0x0
  405244:	b.ge	405250 <ferror@plt+0x3670>  // b.tcont
  405248:	ldr	x0, [sp, #48]
  40524c:	b	4052c4 <ferror@plt+0x36e4>
  405250:	ldr	x0, [sp, #32]
  405254:	ldr	x1, [x0]
  405258:	ldr	x0, [sp, #48]
  40525c:	orr	x1, x1, x0
  405260:	ldr	x0, [sp, #32]
  405264:	str	x1, [x0]
  405268:	str	xzr, [sp, #72]
  40526c:	ldr	x0, [sp, #56]
  405270:	cmp	x0, #0x0
  405274:	b.eq	405290 <ferror@plt+0x36b0>  // b.none
  405278:	ldr	x0, [sp, #56]
  40527c:	ldrsb	w0, [x0]
  405280:	cmp	w0, #0x0
  405284:	b.eq	4052bc <ferror@plt+0x36dc>  // b.none
  405288:	b	405290 <ferror@plt+0x36b0>
  40528c:	nop
  405290:	ldr	x0, [sp, #64]
  405294:	add	x0, x0, #0x1
  405298:	str	x0, [sp, #64]
  40529c:	ldr	x0, [sp, #64]
  4052a0:	cmp	x0, #0x0
  4052a4:	b.eq	4052c0 <ferror@plt+0x36e0>  // b.none
  4052a8:	ldr	x0, [sp, #64]
  4052ac:	ldrsb	w0, [x0]
  4052b0:	cmp	w0, #0x0
  4052b4:	b.ne	40519c <ferror@plt+0x35bc>  // b.any
  4052b8:	b	4052c0 <ferror@plt+0x36e0>
  4052bc:	nop
  4052c0:	mov	w0, #0x0                   	// #0
  4052c4:	ldp	x29, x30, [sp], #80
  4052c8:	ret
  4052cc:	stp	x29, x30, [sp, #-64]!
  4052d0:	mov	x29, sp
  4052d4:	str	x0, [sp, #40]
  4052d8:	str	x1, [sp, #32]
  4052dc:	str	x2, [sp, #24]
  4052e0:	str	w3, [sp, #20]
  4052e4:	str	xzr, [sp, #56]
  4052e8:	ldr	x0, [sp, #40]
  4052ec:	cmp	x0, #0x0
  4052f0:	b.ne	4052fc <ferror@plt+0x371c>  // b.any
  4052f4:	mov	w0, #0x0                   	// #0
  4052f8:	b	4054d8 <ferror@plt+0x38f8>
  4052fc:	ldr	x0, [sp, #32]
  405300:	ldr	w1, [sp, #20]
  405304:	str	w1, [x0]
  405308:	ldr	x0, [sp, #32]
  40530c:	ldr	w1, [x0]
  405310:	ldr	x0, [sp, #24]
  405314:	str	w1, [x0]
  405318:	bl	401b50 <__errno_location@plt>
  40531c:	str	wzr, [x0]
  405320:	ldr	x0, [sp, #40]
  405324:	ldrsb	w0, [x0]
  405328:	cmp	w0, #0x3a
  40532c:	b.ne	4053a0 <ferror@plt+0x37c0>  // b.any
  405330:	ldr	x0, [sp, #40]
  405334:	add	x0, x0, #0x1
  405338:	str	x0, [sp, #40]
  40533c:	add	x0, sp, #0x38
  405340:	mov	w2, #0xa                   	// #10
  405344:	mov	x1, x0
  405348:	ldr	x0, [sp, #40]
  40534c:	bl	401a10 <strtol@plt>
  405350:	mov	w1, w0
  405354:	ldr	x0, [sp, #24]
  405358:	str	w1, [x0]
  40535c:	bl	401b50 <__errno_location@plt>
  405360:	ldr	w0, [x0]
  405364:	cmp	w0, #0x0
  405368:	b.ne	405398 <ferror@plt+0x37b8>  // b.any
  40536c:	ldr	x0, [sp, #56]
  405370:	cmp	x0, #0x0
  405374:	b.eq	405398 <ferror@plt+0x37b8>  // b.none
  405378:	ldr	x0, [sp, #56]
  40537c:	ldrsb	w0, [x0]
  405380:	cmp	w0, #0x0
  405384:	b.ne	405398 <ferror@plt+0x37b8>  // b.any
  405388:	ldr	x0, [sp, #56]
  40538c:	ldr	x1, [sp, #40]
  405390:	cmp	x1, x0
  405394:	b.ne	4054d4 <ferror@plt+0x38f4>  // b.any
  405398:	mov	w0, #0xffffffff            	// #-1
  40539c:	b	4054d8 <ferror@plt+0x38f8>
  4053a0:	add	x0, sp, #0x38
  4053a4:	mov	w2, #0xa                   	// #10
  4053a8:	mov	x1, x0
  4053ac:	ldr	x0, [sp, #40]
  4053b0:	bl	401a10 <strtol@plt>
  4053b4:	mov	w1, w0
  4053b8:	ldr	x0, [sp, #32]
  4053bc:	str	w1, [x0]
  4053c0:	ldr	x0, [sp, #32]
  4053c4:	ldr	w1, [x0]
  4053c8:	ldr	x0, [sp, #24]
  4053cc:	str	w1, [x0]
  4053d0:	bl	401b50 <__errno_location@plt>
  4053d4:	ldr	w0, [x0]
  4053d8:	cmp	w0, #0x0
  4053dc:	b.ne	4053fc <ferror@plt+0x381c>  // b.any
  4053e0:	ldr	x0, [sp, #56]
  4053e4:	cmp	x0, #0x0
  4053e8:	b.eq	4053fc <ferror@plt+0x381c>  // b.none
  4053ec:	ldr	x0, [sp, #56]
  4053f0:	ldr	x1, [sp, #40]
  4053f4:	cmp	x1, x0
  4053f8:	b.ne	405404 <ferror@plt+0x3824>  // b.any
  4053fc:	mov	w0, #0xffffffff            	// #-1
  405400:	b	4054d8 <ferror@plt+0x38f8>
  405404:	ldr	x0, [sp, #56]
  405408:	ldrsb	w0, [x0]
  40540c:	cmp	w0, #0x3a
  405410:	b.ne	405438 <ferror@plt+0x3858>  // b.any
  405414:	ldr	x0, [sp, #56]
  405418:	add	x0, x0, #0x1
  40541c:	ldrsb	w0, [x0]
  405420:	cmp	w0, #0x0
  405424:	b.ne	405438 <ferror@plt+0x3858>  // b.any
  405428:	ldr	x0, [sp, #24]
  40542c:	ldr	w1, [sp, #20]
  405430:	str	w1, [x0]
  405434:	b	4054d4 <ferror@plt+0x38f4>
  405438:	ldr	x0, [sp, #56]
  40543c:	ldrsb	w0, [x0]
  405440:	cmp	w0, #0x2d
  405444:	b.eq	405458 <ferror@plt+0x3878>  // b.none
  405448:	ldr	x0, [sp, #56]
  40544c:	ldrsb	w0, [x0]
  405450:	cmp	w0, #0x3a
  405454:	b.ne	4054d4 <ferror@plt+0x38f4>  // b.any
  405458:	ldr	x0, [sp, #56]
  40545c:	add	x0, x0, #0x1
  405460:	str	x0, [sp, #40]
  405464:	str	xzr, [sp, #56]
  405468:	bl	401b50 <__errno_location@plt>
  40546c:	str	wzr, [x0]
  405470:	add	x0, sp, #0x38
  405474:	mov	w2, #0xa                   	// #10
  405478:	mov	x1, x0
  40547c:	ldr	x0, [sp, #40]
  405480:	bl	401a10 <strtol@plt>
  405484:	mov	w1, w0
  405488:	ldr	x0, [sp, #24]
  40548c:	str	w1, [x0]
  405490:	bl	401b50 <__errno_location@plt>
  405494:	ldr	w0, [x0]
  405498:	cmp	w0, #0x0
  40549c:	b.ne	4054cc <ferror@plt+0x38ec>  // b.any
  4054a0:	ldr	x0, [sp, #56]
  4054a4:	cmp	x0, #0x0
  4054a8:	b.eq	4054cc <ferror@plt+0x38ec>  // b.none
  4054ac:	ldr	x0, [sp, #56]
  4054b0:	ldrsb	w0, [x0]
  4054b4:	cmp	w0, #0x0
  4054b8:	b.ne	4054cc <ferror@plt+0x38ec>  // b.any
  4054bc:	ldr	x0, [sp, #56]
  4054c0:	ldr	x1, [sp, #40]
  4054c4:	cmp	x1, x0
  4054c8:	b.ne	4054d4 <ferror@plt+0x38f4>  // b.any
  4054cc:	mov	w0, #0xffffffff            	// #-1
  4054d0:	b	4054d8 <ferror@plt+0x38f8>
  4054d4:	mov	w0, #0x0                   	// #0
  4054d8:	ldp	x29, x30, [sp], #64
  4054dc:	ret
  4054e0:	sub	sp, sp, #0x20
  4054e4:	str	x0, [sp, #8]
  4054e8:	str	x1, [sp]
  4054ec:	ldr	x0, [sp, #8]
  4054f0:	str	x0, [sp, #24]
  4054f4:	ldr	x0, [sp]
  4054f8:	str	xzr, [x0]
  4054fc:	b	40550c <ferror@plt+0x392c>
  405500:	ldr	x0, [sp, #24]
  405504:	add	x0, x0, #0x1
  405508:	str	x0, [sp, #24]
  40550c:	ldr	x0, [sp, #24]
  405510:	cmp	x0, #0x0
  405514:	b.eq	40553c <ferror@plt+0x395c>  // b.none
  405518:	ldr	x0, [sp, #24]
  40551c:	ldrsb	w0, [x0]
  405520:	cmp	w0, #0x2f
  405524:	b.ne	40553c <ferror@plt+0x395c>  // b.any
  405528:	ldr	x0, [sp, #24]
  40552c:	add	x0, x0, #0x1
  405530:	ldrsb	w0, [x0]
  405534:	cmp	w0, #0x2f
  405538:	b.eq	405500 <ferror@plt+0x3920>  // b.none
  40553c:	ldr	x0, [sp, #24]
  405540:	cmp	x0, #0x0
  405544:	b.eq	405558 <ferror@plt+0x3978>  // b.none
  405548:	ldr	x0, [sp, #24]
  40554c:	ldrsb	w0, [x0]
  405550:	cmp	w0, #0x0
  405554:	b.ne	405560 <ferror@plt+0x3980>  // b.any
  405558:	mov	x0, #0x0                   	// #0
  40555c:	b	4055c0 <ferror@plt+0x39e0>
  405560:	ldr	x0, [sp]
  405564:	mov	x1, #0x1                   	// #1
  405568:	str	x1, [x0]
  40556c:	ldr	x0, [sp, #24]
  405570:	add	x0, x0, #0x1
  405574:	str	x0, [sp, #16]
  405578:	b	40559c <ferror@plt+0x39bc>
  40557c:	ldr	x0, [sp]
  405580:	ldr	x0, [x0]
  405584:	add	x1, x0, #0x1
  405588:	ldr	x0, [sp]
  40558c:	str	x1, [x0]
  405590:	ldr	x0, [sp, #16]
  405594:	add	x0, x0, #0x1
  405598:	str	x0, [sp, #16]
  40559c:	ldr	x0, [sp, #16]
  4055a0:	ldrsb	w0, [x0]
  4055a4:	cmp	w0, #0x0
  4055a8:	b.eq	4055bc <ferror@plt+0x39dc>  // b.none
  4055ac:	ldr	x0, [sp, #16]
  4055b0:	ldrsb	w0, [x0]
  4055b4:	cmp	w0, #0x2f
  4055b8:	b.ne	40557c <ferror@plt+0x399c>  // b.any
  4055bc:	ldr	x0, [sp, #24]
  4055c0:	add	sp, sp, #0x20
  4055c4:	ret
  4055c8:	stp	x29, x30, [sp, #-64]!
  4055cc:	mov	x29, sp
  4055d0:	str	x0, [sp, #24]
  4055d4:	str	x1, [sp, #16]
  4055d8:	b	4056d8 <ferror@plt+0x3af8>
  4055dc:	add	x0, sp, #0x28
  4055e0:	mov	x1, x0
  4055e4:	ldr	x0, [sp, #24]
  4055e8:	bl	4054e0 <ferror@plt+0x3900>
  4055ec:	str	x0, [sp, #56]
  4055f0:	add	x0, sp, #0x20
  4055f4:	mov	x1, x0
  4055f8:	ldr	x0, [sp, #16]
  4055fc:	bl	4054e0 <ferror@plt+0x3900>
  405600:	str	x0, [sp, #48]
  405604:	ldr	x1, [sp, #40]
  405608:	ldr	x0, [sp, #32]
  40560c:	add	x0, x1, x0
  405610:	cmp	x0, #0x0
  405614:	b.ne	405620 <ferror@plt+0x3a40>  // b.any
  405618:	mov	w0, #0x1                   	// #1
  40561c:	b	4056f4 <ferror@plt+0x3b14>
  405620:	ldr	x1, [sp, #40]
  405624:	ldr	x0, [sp, #32]
  405628:	add	x0, x1, x0
  40562c:	cmp	x0, #0x1
  405630:	b.ne	405674 <ferror@plt+0x3a94>  // b.any
  405634:	ldr	x0, [sp, #56]
  405638:	cmp	x0, #0x0
  40563c:	b.eq	405650 <ferror@plt+0x3a70>  // b.none
  405640:	ldr	x0, [sp, #56]
  405644:	ldrsb	w0, [x0]
  405648:	cmp	w0, #0x2f
  40564c:	b.eq	40566c <ferror@plt+0x3a8c>  // b.none
  405650:	ldr	x0, [sp, #48]
  405654:	cmp	x0, #0x0
  405658:	b.eq	405674 <ferror@plt+0x3a94>  // b.none
  40565c:	ldr	x0, [sp, #48]
  405660:	ldrsb	w0, [x0]
  405664:	cmp	w0, #0x2f
  405668:	b.ne	405674 <ferror@plt+0x3a94>  // b.any
  40566c:	mov	w0, #0x1                   	// #1
  405670:	b	4056f4 <ferror@plt+0x3b14>
  405674:	ldr	x0, [sp, #56]
  405678:	cmp	x0, #0x0
  40567c:	b.eq	4056f0 <ferror@plt+0x3b10>  // b.none
  405680:	ldr	x0, [sp, #48]
  405684:	cmp	x0, #0x0
  405688:	b.eq	4056f0 <ferror@plt+0x3b10>  // b.none
  40568c:	ldr	x1, [sp, #40]
  405690:	ldr	x0, [sp, #32]
  405694:	cmp	x1, x0
  405698:	b.ne	4056f0 <ferror@plt+0x3b10>  // b.any
  40569c:	ldr	x0, [sp, #40]
  4056a0:	mov	x2, x0
  4056a4:	ldr	x1, [sp, #48]
  4056a8:	ldr	x0, [sp, #56]
  4056ac:	bl	4018b0 <strncmp@plt>
  4056b0:	cmp	w0, #0x0
  4056b4:	b.ne	4056f0 <ferror@plt+0x3b10>  // b.any
  4056b8:	ldr	x0, [sp, #40]
  4056bc:	ldr	x1, [sp, #56]
  4056c0:	add	x0, x1, x0
  4056c4:	str	x0, [sp, #24]
  4056c8:	ldr	x0, [sp, #32]
  4056cc:	ldr	x1, [sp, #48]
  4056d0:	add	x0, x1, x0
  4056d4:	str	x0, [sp, #16]
  4056d8:	ldr	x0, [sp, #24]
  4056dc:	cmp	x0, #0x0
  4056e0:	b.eq	4056f0 <ferror@plt+0x3b10>  // b.none
  4056e4:	ldr	x0, [sp, #16]
  4056e8:	cmp	x0, #0x0
  4056ec:	b.ne	4055dc <ferror@plt+0x39fc>  // b.any
  4056f0:	mov	w0, #0x0                   	// #0
  4056f4:	ldp	x29, x30, [sp], #64
  4056f8:	ret
  4056fc:	stp	x29, x30, [sp, #-64]!
  405700:	mov	x29, sp
  405704:	str	x0, [sp, #40]
  405708:	str	x1, [sp, #32]
  40570c:	str	x2, [sp, #24]
  405710:	ldr	x0, [sp, #40]
  405714:	cmp	x0, #0x0
  405718:	b.ne	405738 <ferror@plt+0x3b58>  // b.any
  40571c:	ldr	x0, [sp, #32]
  405720:	cmp	x0, #0x0
  405724:	b.ne	405738 <ferror@plt+0x3b58>  // b.any
  405728:	adrp	x0, 407000 <ferror@plt+0x5420>
  40572c:	add	x0, x0, #0x460
  405730:	bl	401930 <strdup@plt>
  405734:	b	40585c <ferror@plt+0x3c7c>
  405738:	ldr	x0, [sp, #40]
  40573c:	cmp	x0, #0x0
  405740:	b.ne	405754 <ferror@plt+0x3b74>  // b.any
  405744:	ldr	x1, [sp, #24]
  405748:	ldr	x0, [sp, #32]
  40574c:	bl	401a70 <strndup@plt>
  405750:	b	40585c <ferror@plt+0x3c7c>
  405754:	ldr	x0, [sp, #32]
  405758:	cmp	x0, #0x0
  40575c:	b.ne	40576c <ferror@plt+0x3b8c>  // b.any
  405760:	ldr	x0, [sp, #40]
  405764:	bl	401930 <strdup@plt>
  405768:	b	40585c <ferror@plt+0x3c7c>
  40576c:	ldr	x0, [sp, #40]
  405770:	cmp	x0, #0x0
  405774:	b.ne	405798 <ferror@plt+0x3bb8>  // b.any
  405778:	adrp	x0, 407000 <ferror@plt+0x5420>
  40577c:	add	x3, x0, #0x4c0
  405780:	mov	w2, #0x383                 	// #899
  405784:	adrp	x0, 407000 <ferror@plt+0x5420>
  405788:	add	x1, x0, #0x468
  40578c:	adrp	x0, 407000 <ferror@plt+0x5420>
  405790:	add	x0, x0, #0x478
  405794:	bl	401b40 <__assert_fail@plt>
  405798:	ldr	x0, [sp, #32]
  40579c:	cmp	x0, #0x0
  4057a0:	b.ne	4057c4 <ferror@plt+0x3be4>  // b.any
  4057a4:	adrp	x0, 407000 <ferror@plt+0x5420>
  4057a8:	add	x3, x0, #0x4c0
  4057ac:	mov	w2, #0x384                 	// #900
  4057b0:	adrp	x0, 407000 <ferror@plt+0x5420>
  4057b4:	add	x1, x0, #0x468
  4057b8:	adrp	x0, 407000 <ferror@plt+0x5420>
  4057bc:	add	x0, x0, #0x480
  4057c0:	bl	401b40 <__assert_fail@plt>
  4057c4:	ldr	x0, [sp, #40]
  4057c8:	bl	4017a0 <strlen@plt>
  4057cc:	str	x0, [sp, #56]
  4057d0:	ldr	x0, [sp, #56]
  4057d4:	mvn	x0, x0
  4057d8:	ldr	x1, [sp, #24]
  4057dc:	cmp	x1, x0
  4057e0:	b.ls	4057ec <ferror@plt+0x3c0c>  // b.plast
  4057e4:	mov	x0, #0x0                   	// #0
  4057e8:	b	40585c <ferror@plt+0x3c7c>
  4057ec:	ldr	x1, [sp, #56]
  4057f0:	ldr	x0, [sp, #24]
  4057f4:	add	x0, x1, x0
  4057f8:	add	x0, x0, #0x1
  4057fc:	bl	401890 <malloc@plt>
  405800:	str	x0, [sp, #48]
  405804:	ldr	x0, [sp, #48]
  405808:	cmp	x0, #0x0
  40580c:	b.ne	405818 <ferror@plt+0x3c38>  // b.any
  405810:	mov	x0, #0x0                   	// #0
  405814:	b	40585c <ferror@plt+0x3c7c>
  405818:	ldr	x2, [sp, #56]
  40581c:	ldr	x1, [sp, #40]
  405820:	ldr	x0, [sp, #48]
  405824:	bl	401770 <memcpy@plt>
  405828:	ldr	x1, [sp, #48]
  40582c:	ldr	x0, [sp, #56]
  405830:	add	x0, x1, x0
  405834:	ldr	x2, [sp, #24]
  405838:	ldr	x1, [sp, #32]
  40583c:	bl	401770 <memcpy@plt>
  405840:	ldr	x1, [sp, #56]
  405844:	ldr	x0, [sp, #24]
  405848:	add	x0, x1, x0
  40584c:	ldr	x1, [sp, #48]
  405850:	add	x0, x1, x0
  405854:	strb	wzr, [x0]
  405858:	ldr	x0, [sp, #48]
  40585c:	ldp	x29, x30, [sp], #64
  405860:	ret
  405864:	stp	x29, x30, [sp, #-32]!
  405868:	mov	x29, sp
  40586c:	str	x0, [sp, #24]
  405870:	str	x1, [sp, #16]
  405874:	ldr	x0, [sp, #16]
  405878:	cmp	x0, #0x0
  40587c:	b.eq	40588c <ferror@plt+0x3cac>  // b.none
  405880:	ldr	x0, [sp, #16]
  405884:	bl	4017a0 <strlen@plt>
  405888:	b	405890 <ferror@plt+0x3cb0>
  40588c:	mov	x0, #0x0                   	// #0
  405890:	mov	x2, x0
  405894:	ldr	x1, [sp, #16]
  405898:	ldr	x0, [sp, #24]
  40589c:	bl	4056fc <ferror@plt+0x3b1c>
  4058a0:	ldp	x29, x30, [sp], #32
  4058a4:	ret
  4058a8:	stp	x29, x30, [sp, #-304]!
  4058ac:	mov	x29, sp
  4058b0:	str	x0, [sp, #56]
  4058b4:	str	x1, [sp, #48]
  4058b8:	str	x2, [sp, #256]
  4058bc:	str	x3, [sp, #264]
  4058c0:	str	x4, [sp, #272]
  4058c4:	str	x5, [sp, #280]
  4058c8:	str	x6, [sp, #288]
  4058cc:	str	x7, [sp, #296]
  4058d0:	str	q0, [sp, #128]
  4058d4:	str	q1, [sp, #144]
  4058d8:	str	q2, [sp, #160]
  4058dc:	str	q3, [sp, #176]
  4058e0:	str	q4, [sp, #192]
  4058e4:	str	q5, [sp, #208]
  4058e8:	str	q6, [sp, #224]
  4058ec:	str	q7, [sp, #240]
  4058f0:	add	x0, sp, #0x130
  4058f4:	str	x0, [sp, #80]
  4058f8:	add	x0, sp, #0x130
  4058fc:	str	x0, [sp, #88]
  405900:	add	x0, sp, #0x100
  405904:	str	x0, [sp, #96]
  405908:	mov	w0, #0xffffffd0            	// #-48
  40590c:	str	w0, [sp, #104]
  405910:	mov	w0, #0xffffff80            	// #-128
  405914:	str	w0, [sp, #108]
  405918:	add	x2, sp, #0x10
  40591c:	add	x3, sp, #0x50
  405920:	ldp	x0, x1, [x3]
  405924:	stp	x0, x1, [x2]
  405928:	ldp	x0, x1, [x3, #16]
  40592c:	stp	x0, x1, [x2, #16]
  405930:	add	x1, sp, #0x10
  405934:	add	x0, sp, #0x48
  405938:	mov	x2, x1
  40593c:	ldr	x1, [sp, #48]
  405940:	bl	401a60 <vasprintf@plt>
  405944:	str	w0, [sp, #124]
  405948:	ldr	w0, [sp, #124]
  40594c:	cmp	w0, #0x0
  405950:	b.ge	40595c <ferror@plt+0x3d7c>  // b.tcont
  405954:	mov	x0, #0x0                   	// #0
  405958:	b	405984 <ferror@plt+0x3da4>
  40595c:	ldr	x0, [sp, #72]
  405960:	ldrsw	x1, [sp, #124]
  405964:	mov	x2, x1
  405968:	mov	x1, x0
  40596c:	ldr	x0, [sp, #56]
  405970:	bl	4056fc <ferror@plt+0x3b1c>
  405974:	str	x0, [sp, #112]
  405978:	ldr	x0, [sp, #72]
  40597c:	bl	401a20 <free@plt>
  405980:	ldr	x0, [sp, #112]
  405984:	ldp	x29, x30, [sp], #304
  405988:	ret
  40598c:	stp	x29, x30, [sp, #-48]!
  405990:	mov	x29, sp
  405994:	str	x0, [sp, #24]
  405998:	str	x1, [sp, #16]
  40599c:	str	wzr, [sp, #44]
  4059a0:	str	wzr, [sp, #40]
  4059a4:	b	405a10 <ferror@plt+0x3e30>
  4059a8:	ldr	w0, [sp, #44]
  4059ac:	cmp	w0, #0x0
  4059b0:	b.eq	4059bc <ferror@plt+0x3ddc>  // b.none
  4059b4:	str	wzr, [sp, #44]
  4059b8:	b	405a04 <ferror@plt+0x3e24>
  4059bc:	ldrsw	x0, [sp, #40]
  4059c0:	ldr	x1, [sp, #24]
  4059c4:	add	x0, x1, x0
  4059c8:	ldrsb	w0, [x0]
  4059cc:	cmp	w0, #0x5c
  4059d0:	b.ne	4059e0 <ferror@plt+0x3e00>  // b.any
  4059d4:	mov	w0, #0x1                   	// #1
  4059d8:	str	w0, [sp, #44]
  4059dc:	b	405a04 <ferror@plt+0x3e24>
  4059e0:	ldrsw	x0, [sp, #40]
  4059e4:	ldr	x1, [sp, #24]
  4059e8:	add	x0, x1, x0
  4059ec:	ldrsb	w0, [x0]
  4059f0:	mov	w1, w0
  4059f4:	ldr	x0, [sp, #16]
  4059f8:	bl	401a90 <strchr@plt>
  4059fc:	cmp	x0, #0x0
  405a00:	b.ne	405a2c <ferror@plt+0x3e4c>  // b.any
  405a04:	ldr	w0, [sp, #40]
  405a08:	add	w0, w0, #0x1
  405a0c:	str	w0, [sp, #40]
  405a10:	ldrsw	x0, [sp, #40]
  405a14:	ldr	x1, [sp, #24]
  405a18:	add	x0, x1, x0
  405a1c:	ldrsb	w0, [x0]
  405a20:	cmp	w0, #0x0
  405a24:	b.ne	4059a8 <ferror@plt+0x3dc8>  // b.any
  405a28:	b	405a30 <ferror@plt+0x3e50>
  405a2c:	nop
  405a30:	ldr	w1, [sp, #40]
  405a34:	ldr	w0, [sp, #44]
  405a38:	sub	w0, w1, w0
  405a3c:	sxtw	x0, w0
  405a40:	ldp	x29, x30, [sp], #48
  405a44:	ret
  405a48:	stp	x29, x30, [sp, #-64]!
  405a4c:	mov	x29, sp
  405a50:	str	x0, [sp, #40]
  405a54:	str	x1, [sp, #32]
  405a58:	str	x2, [sp, #24]
  405a5c:	str	w3, [sp, #20]
  405a60:	ldr	x0, [sp, #40]
  405a64:	ldr	x0, [x0]
  405a68:	str	x0, [sp, #56]
  405a6c:	ldr	x0, [sp, #56]
  405a70:	ldrsb	w0, [x0]
  405a74:	cmp	w0, #0x0
  405a78:	b.ne	405ab8 <ferror@plt+0x3ed8>  // b.any
  405a7c:	ldr	x0, [sp, #40]
  405a80:	ldr	x0, [x0]
  405a84:	ldrsb	w0, [x0]
  405a88:	cmp	w0, #0x0
  405a8c:	b.eq	405ab0 <ferror@plt+0x3ed0>  // b.none
  405a90:	adrp	x0, 407000 <ferror@plt+0x5420>
  405a94:	add	x3, x0, #0x4d0
  405a98:	mov	w2, #0x3c6                 	// #966
  405a9c:	adrp	x0, 407000 <ferror@plt+0x5420>
  405aa0:	add	x1, x0, #0x468
  405aa4:	adrp	x0, 407000 <ferror@plt+0x5420>
  405aa8:	add	x0, x0, #0x488
  405aac:	bl	401b40 <__assert_fail@plt>
  405ab0:	mov	x0, #0x0                   	// #0
  405ab4:	b	405ce8 <ferror@plt+0x4108>
  405ab8:	ldr	x1, [sp, #24]
  405abc:	ldr	x0, [sp, #56]
  405ac0:	bl	401a80 <strspn@plt>
  405ac4:	mov	x1, x0
  405ac8:	ldr	x0, [sp, #56]
  405acc:	add	x0, x0, x1
  405ad0:	str	x0, [sp, #56]
  405ad4:	ldr	x0, [sp, #56]
  405ad8:	ldrsb	w0, [x0]
  405adc:	cmp	w0, #0x0
  405ae0:	b.ne	405af8 <ferror@plt+0x3f18>  // b.any
  405ae4:	ldr	x0, [sp, #40]
  405ae8:	ldr	x1, [sp, #56]
  405aec:	str	x1, [x0]
  405af0:	mov	x0, #0x0                   	// #0
  405af4:	b	405ce8 <ferror@plt+0x4108>
  405af8:	ldr	w0, [sp, #20]
  405afc:	cmp	w0, #0x0
  405b00:	b.eq	405c1c <ferror@plt+0x403c>  // b.none
  405b04:	ldr	x0, [sp, #56]
  405b08:	ldrsb	w0, [x0]
  405b0c:	mov	w1, w0
  405b10:	adrp	x0, 407000 <ferror@plt+0x5420>
  405b14:	add	x0, x0, #0x498
  405b18:	bl	401a90 <strchr@plt>
  405b1c:	cmp	x0, #0x0
  405b20:	b.eq	405c1c <ferror@plt+0x403c>  // b.none
  405b24:	ldr	x0, [sp, #56]
  405b28:	ldrsb	w0, [x0]
  405b2c:	strb	w0, [sp, #48]
  405b30:	strb	wzr, [sp, #49]
  405b34:	ldr	x0, [sp, #56]
  405b38:	add	x0, x0, #0x1
  405b3c:	add	x1, sp, #0x30
  405b40:	bl	40598c <ferror@plt+0x3dac>
  405b44:	mov	x1, x0
  405b48:	ldr	x0, [sp, #32]
  405b4c:	str	x1, [x0]
  405b50:	ldr	x0, [sp, #32]
  405b54:	ldr	x0, [x0]
  405b58:	add	x0, x0, #0x1
  405b5c:	ldr	x1, [sp, #56]
  405b60:	add	x0, x1, x0
  405b64:	ldrsb	w0, [x0]
  405b68:	cmp	w0, #0x0
  405b6c:	b.eq	405be0 <ferror@plt+0x4000>  // b.none
  405b70:	ldr	x0, [sp, #32]
  405b74:	ldr	x0, [x0]
  405b78:	add	x0, x0, #0x1
  405b7c:	ldr	x1, [sp, #56]
  405b80:	add	x0, x1, x0
  405b84:	ldrsb	w1, [x0]
  405b88:	ldrsb	w0, [sp, #48]
  405b8c:	cmp	w1, w0
  405b90:	b.ne	405be0 <ferror@plt+0x4000>  // b.any
  405b94:	ldr	x0, [sp, #32]
  405b98:	ldr	x0, [x0]
  405b9c:	add	x0, x0, #0x2
  405ba0:	ldr	x1, [sp, #56]
  405ba4:	add	x0, x1, x0
  405ba8:	ldrsb	w0, [x0]
  405bac:	cmp	w0, #0x0
  405bb0:	b.eq	405bf4 <ferror@plt+0x4014>  // b.none
  405bb4:	ldr	x0, [sp, #32]
  405bb8:	ldr	x0, [x0]
  405bbc:	add	x0, x0, #0x2
  405bc0:	ldr	x1, [sp, #56]
  405bc4:	add	x0, x1, x0
  405bc8:	ldrsb	w0, [x0]
  405bcc:	mov	w1, w0
  405bd0:	ldr	x0, [sp, #24]
  405bd4:	bl	401a90 <strchr@plt>
  405bd8:	cmp	x0, #0x0
  405bdc:	b.ne	405bf4 <ferror@plt+0x4014>  // b.any
  405be0:	ldr	x0, [sp, #40]
  405be4:	ldr	x1, [sp, #56]
  405be8:	str	x1, [x0]
  405bec:	mov	x0, #0x0                   	// #0
  405bf0:	b	405ce8 <ferror@plt+0x4108>
  405bf4:	ldr	x0, [sp, #56]
  405bf8:	add	x1, x0, #0x1
  405bfc:	str	x1, [sp, #56]
  405c00:	ldr	x1, [sp, #32]
  405c04:	ldr	x1, [x1]
  405c08:	add	x1, x1, #0x2
  405c0c:	add	x1, x0, x1
  405c10:	ldr	x0, [sp, #40]
  405c14:	str	x1, [x0]
  405c18:	b	405ce4 <ferror@plt+0x4104>
  405c1c:	ldr	w0, [sp, #20]
  405c20:	cmp	w0, #0x0
  405c24:	b.eq	405cb4 <ferror@plt+0x40d4>  // b.none
  405c28:	ldr	x1, [sp, #24]
  405c2c:	ldr	x0, [sp, #56]
  405c30:	bl	40598c <ferror@plt+0x3dac>
  405c34:	mov	x1, x0
  405c38:	ldr	x0, [sp, #32]
  405c3c:	str	x1, [x0]
  405c40:	ldr	x0, [sp, #32]
  405c44:	ldr	x0, [x0]
  405c48:	ldr	x1, [sp, #56]
  405c4c:	add	x0, x1, x0
  405c50:	ldrsb	w0, [x0]
  405c54:	cmp	w0, #0x0
  405c58:	b.eq	405c98 <ferror@plt+0x40b8>  // b.none
  405c5c:	ldr	x0, [sp, #32]
  405c60:	ldr	x0, [x0]
  405c64:	ldr	x1, [sp, #56]
  405c68:	add	x0, x1, x0
  405c6c:	ldrsb	w0, [x0]
  405c70:	mov	w1, w0
  405c74:	ldr	x0, [sp, #24]
  405c78:	bl	401a90 <strchr@plt>
  405c7c:	cmp	x0, #0x0
  405c80:	b.ne	405c98 <ferror@plt+0x40b8>  // b.any
  405c84:	ldr	x0, [sp, #40]
  405c88:	ldr	x1, [sp, #56]
  405c8c:	str	x1, [x0]
  405c90:	mov	x0, #0x0                   	// #0
  405c94:	b	405ce8 <ferror@plt+0x4108>
  405c98:	ldr	x0, [sp, #32]
  405c9c:	ldr	x0, [x0]
  405ca0:	ldr	x1, [sp, #56]
  405ca4:	add	x1, x1, x0
  405ca8:	ldr	x0, [sp, #40]
  405cac:	str	x1, [x0]
  405cb0:	b	405ce4 <ferror@plt+0x4104>
  405cb4:	ldr	x1, [sp, #24]
  405cb8:	ldr	x0, [sp, #56]
  405cbc:	bl	401b10 <strcspn@plt>
  405cc0:	mov	x1, x0
  405cc4:	ldr	x0, [sp, #32]
  405cc8:	str	x1, [x0]
  405ccc:	ldr	x0, [sp, #32]
  405cd0:	ldr	x0, [x0]
  405cd4:	ldr	x1, [sp, #56]
  405cd8:	add	x1, x1, x0
  405cdc:	ldr	x0, [sp, #40]
  405ce0:	str	x1, [x0]
  405ce4:	ldr	x0, [sp, #56]
  405ce8:	ldp	x29, x30, [sp], #64
  405cec:	ret
  405cf0:	stp	x29, x30, [sp, #-48]!
  405cf4:	mov	x29, sp
  405cf8:	str	x0, [sp, #24]
  405cfc:	ldr	x0, [sp, #24]
  405d00:	bl	4018e0 <fgetc@plt>
  405d04:	str	w0, [sp, #44]
  405d08:	ldr	w0, [sp, #44]
  405d0c:	cmn	w0, #0x1
  405d10:	b.ne	405d1c <ferror@plt+0x413c>  // b.any
  405d14:	mov	w0, #0x1                   	// #1
  405d18:	b	405d2c <ferror@plt+0x414c>
  405d1c:	ldr	w0, [sp, #44]
  405d20:	cmp	w0, #0xa
  405d24:	b.ne	405cfc <ferror@plt+0x411c>  // b.any
  405d28:	mov	w0, #0x0                   	// #0
  405d2c:	ldp	x29, x30, [sp], #48
  405d30:	ret
  405d34:	stp	x29, x30, [sp, #-48]!
  405d38:	mov	x29, sp
  405d3c:	str	w0, [sp, #28]
  405d40:	ldr	w1, [sp, #28]
  405d44:	mov	w0, #0xde83                	// #56963
  405d48:	movk	w0, #0x431b, lsl #16
  405d4c:	umull	x0, w1, w0
  405d50:	lsr	x0, x0, #32
  405d54:	lsr	w0, w0, #18
  405d58:	mov	w0, w0
  405d5c:	str	x0, [sp, #32]
  405d60:	ldr	w1, [sp, #28]
  405d64:	mov	w0, #0xde83                	// #56963
  405d68:	movk	w0, #0x431b, lsl #16
  405d6c:	umull	x0, w1, w0
  405d70:	lsr	x0, x0, #32
  405d74:	lsr	w0, w0, #18
  405d78:	mov	w2, #0x4240                	// #16960
  405d7c:	movk	w2, #0xf, lsl #16
  405d80:	mul	w0, w0, w2
  405d84:	sub	w0, w1, w0
  405d88:	mov	w1, w0
  405d8c:	mov	x0, x1
  405d90:	lsl	x0, x0, #5
  405d94:	sub	x0, x0, x1
  405d98:	lsl	x0, x0, #2
  405d9c:	add	x0, x0, x1
  405da0:	lsl	x0, x0, #3
  405da4:	str	x0, [sp, #40]
  405da8:	add	x0, sp, #0x20
  405dac:	mov	x1, #0x0                   	// #0
  405db0:	bl	401a50 <nanosleep@plt>
  405db4:	ldp	x29, x30, [sp], #48
  405db8:	ret
  405dbc:	stp	x29, x30, [sp, #-64]!
  405dc0:	mov	x29, sp
  405dc4:	str	w0, [sp, #44]
  405dc8:	str	x1, [sp, #32]
  405dcc:	str	w2, [sp, #40]
  405dd0:	str	x3, [sp, #24]
  405dd4:	ldr	w2, [sp, #40]
  405dd8:	ldr	x1, [sp, #32]
  405ddc:	ldr	w0, [sp, #44]
  405de0:	bl	401b20 <openat@plt>
  405de4:	str	w0, [sp, #60]
  405de8:	ldr	w0, [sp, #60]
  405dec:	cmp	w0, #0x0
  405df0:	b.ge	405dfc <ferror@plt+0x421c>  // b.tcont
  405df4:	mov	x0, #0x0                   	// #0
  405df8:	b	405e08 <ferror@plt+0x4228>
  405dfc:	ldr	x1, [sp, #24]
  405e00:	ldr	w0, [sp, #60]
  405e04:	bl	401900 <fdopen@plt>
  405e08:	ldp	x29, x30, [sp], #64
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-80]!
  405e14:	mov	x29, sp
  405e18:	str	w0, [sp, #44]
  405e1c:	str	x1, [sp, #32]
  405e20:	str	x2, [sp, #24]
  405e24:	str	xzr, [sp, #72]
  405e28:	str	wzr, [sp, #68]
  405e2c:	ldr	x2, [sp, #24]
  405e30:	mov	w1, #0x0                   	// #0
  405e34:	ldr	x0, [sp, #32]
  405e38:	bl	4018f0 <memset@plt>
  405e3c:	b	405f00 <ferror@plt+0x4320>
  405e40:	ldr	x2, [sp, #24]
  405e44:	ldr	x1, [sp, #32]
  405e48:	ldr	w0, [sp, #44]
  405e4c:	bl	401ae0 <read@plt>
  405e50:	str	x0, [sp, #56]
  405e54:	ldr	x0, [sp, #56]
  405e58:	cmp	x0, #0x0
  405e5c:	b.gt	405ecc <ferror@plt+0x42ec>
  405e60:	ldr	x0, [sp, #56]
  405e64:	cmp	x0, #0x0
  405e68:	b.ge	405eb0 <ferror@plt+0x42d0>  // b.tcont
  405e6c:	bl	401b50 <__errno_location@plt>
  405e70:	ldr	w0, [x0]
  405e74:	cmp	w0, #0xb
  405e78:	b.eq	405e8c <ferror@plt+0x42ac>  // b.none
  405e7c:	bl	401b50 <__errno_location@plt>
  405e80:	ldr	w0, [x0]
  405e84:	cmp	w0, #0x4
  405e88:	b.ne	405eb0 <ferror@plt+0x42d0>  // b.any
  405e8c:	ldr	w0, [sp, #68]
  405e90:	add	w1, w0, #0x1
  405e94:	str	w1, [sp, #68]
  405e98:	cmp	w0, #0x4
  405e9c:	b.gt	405eb0 <ferror@plt+0x42d0>
  405ea0:	mov	w0, #0xd090                	// #53392
  405ea4:	movk	w0, #0x3, lsl #16
  405ea8:	bl	405d34 <ferror@plt+0x4154>
  405eac:	b	405f00 <ferror@plt+0x4320>
  405eb0:	ldr	x0, [sp, #72]
  405eb4:	cmp	x0, #0x0
  405eb8:	b.eq	405ec4 <ferror@plt+0x42e4>  // b.none
  405ebc:	ldr	x0, [sp, #72]
  405ec0:	b	405f10 <ferror@plt+0x4330>
  405ec4:	mov	x0, #0xffffffffffffffff    	// #-1
  405ec8:	b	405f10 <ferror@plt+0x4330>
  405ecc:	str	wzr, [sp, #68]
  405ed0:	ldr	x0, [sp, #56]
  405ed4:	ldr	x1, [sp, #24]
  405ed8:	sub	x0, x1, x0
  405edc:	str	x0, [sp, #24]
  405ee0:	ldr	x0, [sp, #56]
  405ee4:	ldr	x1, [sp, #32]
  405ee8:	add	x0, x1, x0
  405eec:	str	x0, [sp, #32]
  405ef0:	ldr	x1, [sp, #72]
  405ef4:	ldr	x0, [sp, #56]
  405ef8:	add	x0, x1, x0
  405efc:	str	x0, [sp, #72]
  405f00:	ldr	x0, [sp, #24]
  405f04:	cmp	x0, #0x0
  405f08:	b.ne	405e40 <ferror@plt+0x4260>  // b.any
  405f0c:	ldr	x0, [sp, #72]
  405f10:	ldp	x29, x30, [sp], #80
  405f14:	ret
  405f18:	mov	x12, #0x1030                	// #4144
  405f1c:	sub	sp, sp, x12
  405f20:	stp	x29, x30, [sp]
  405f24:	mov	x29, sp
  405f28:	str	w0, [sp, #28]
  405f2c:	add	x3, sp, #0x28
  405f30:	ldr	w2, [sp, #28]
  405f34:	adrp	x0, 407000 <ferror@plt+0x5420>
  405f38:	add	x1, x0, #0x4d8
  405f3c:	mov	x0, x3
  405f40:	bl	401800 <sprintf@plt>
  405f44:	mov	x0, #0x8                   	// #8
  405f48:	bl	401890 <malloc@plt>
  405f4c:	str	x0, [sp, #4136]
  405f50:	ldr	x0, [sp, #4136]
  405f54:	cmp	x0, #0x0
  405f58:	b.eq	405f88 <ferror@plt+0x43a8>  // b.none
  405f5c:	add	x0, sp, #0x28
  405f60:	bl	401810 <opendir@plt>
  405f64:	mov	x1, x0
  405f68:	ldr	x0, [sp, #4136]
  405f6c:	str	x1, [x0]
  405f70:	ldr	x0, [sp, #4136]
  405f74:	ldr	x0, [x0]
  405f78:	cmp	x0, #0x0
  405f7c:	b.eq	405f88 <ferror@plt+0x43a8>  // b.none
  405f80:	ldr	x0, [sp, #4136]
  405f84:	b	405f94 <ferror@plt+0x43b4>
  405f88:	ldr	x0, [sp, #4136]
  405f8c:	bl	401a20 <free@plt>
  405f90:	mov	x0, #0x0                   	// #0
  405f94:	ldp	x29, x30, [sp]
  405f98:	mov	x12, #0x1030                	// #4144
  405f9c:	add	sp, sp, x12
  405fa0:	ret
  405fa4:	stp	x29, x30, [sp, #-32]!
  405fa8:	mov	x29, sp
  405fac:	str	x0, [sp, #24]
  405fb0:	ldr	x0, [sp, #24]
  405fb4:	cmp	x0, #0x0
  405fb8:	b.eq	405fd8 <ferror@plt+0x43f8>  // b.none
  405fbc:	ldr	x0, [sp, #24]
  405fc0:	ldr	x0, [x0]
  405fc4:	cmp	x0, #0x0
  405fc8:	b.eq	405fd8 <ferror@plt+0x43f8>  // b.none
  405fcc:	ldr	x0, [sp, #24]
  405fd0:	ldr	x0, [x0]
  405fd4:	bl	401940 <closedir@plt>
  405fd8:	ldr	x0, [sp, #24]
  405fdc:	bl	401a20 <free@plt>
  405fe0:	nop
  405fe4:	ldp	x29, x30, [sp], #32
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-48]!
  405ff0:	mov	x29, sp
  405ff4:	str	x0, [sp, #24]
  405ff8:	str	x1, [sp, #16]
  405ffc:	ldr	x0, [sp, #24]
  406000:	cmp	x0, #0x0
  406004:	b.eq	406014 <ferror@plt+0x4434>  // b.none
  406008:	ldr	x0, [sp, #16]
  40600c:	cmp	x0, #0x0
  406010:	b.ne	40601c <ferror@plt+0x443c>  // b.any
  406014:	mov	w0, #0xffffffea            	// #-22
  406018:	b	406120 <ferror@plt+0x4540>
  40601c:	ldr	x0, [sp, #16]
  406020:	str	wzr, [x0]
  406024:	bl	401b50 <__errno_location@plt>
  406028:	str	wzr, [x0]
  40602c:	ldr	x0, [sp, #24]
  406030:	ldr	x0, [x0]
  406034:	bl	401920 <readdir@plt>
  406038:	str	x0, [sp, #40]
  40603c:	ldr	x0, [sp, #40]
  406040:	cmp	x0, #0x0
  406044:	b.ne	406068 <ferror@plt+0x4488>  // b.any
  406048:	bl	401b50 <__errno_location@plt>
  40604c:	ldr	w0, [x0]
  406050:	cmp	w0, #0x0
  406054:	b.eq	406060 <ferror@plt+0x4480>  // b.none
  406058:	mov	w0, #0xffffffff            	// #-1
  40605c:	b	406120 <ferror@plt+0x4540>
  406060:	mov	w0, #0x1                   	// #1
  406064:	b	406120 <ferror@plt+0x4540>
  406068:	bl	401a00 <__ctype_b_loc@plt>
  40606c:	ldr	x1, [x0]
  406070:	ldr	x0, [sp, #40]
  406074:	ldrsb	w0, [x0, #19]
  406078:	and	w0, w0, #0xff
  40607c:	and	x0, x0, #0xff
  406080:	lsl	x0, x0, #1
  406084:	add	x0, x1, x0
  406088:	ldrh	w0, [x0]
  40608c:	and	w0, w0, #0x800
  406090:	cmp	w0, #0x0
  406094:	b.eq	406108 <ferror@plt+0x4528>  // b.none
  406098:	bl	401b50 <__errno_location@plt>
  40609c:	str	wzr, [x0]
  4060a0:	ldr	x0, [sp, #40]
  4060a4:	add	x0, x0, #0x13
  4060a8:	add	x1, sp, #0x20
  4060ac:	mov	w2, #0xa                   	// #10
  4060b0:	bl	401a10 <strtol@plt>
  4060b4:	mov	w1, w0
  4060b8:	ldr	x0, [sp, #16]
  4060bc:	str	w1, [x0]
  4060c0:	bl	401b50 <__errno_location@plt>
  4060c4:	ldr	w0, [x0]
  4060c8:	cmp	w0, #0x0
  4060cc:	b.ne	406100 <ferror@plt+0x4520>  // b.any
  4060d0:	ldr	x0, [sp, #40]
  4060d4:	add	x1, x0, #0x13
  4060d8:	ldr	x0, [sp, #32]
  4060dc:	cmp	x1, x0
  4060e0:	b.eq	406100 <ferror@plt+0x4520>  // b.none
  4060e4:	ldr	x0, [sp, #32]
  4060e8:	cmp	x0, #0x0
  4060ec:	b.eq	40610c <ferror@plt+0x452c>  // b.none
  4060f0:	ldr	x0, [sp, #32]
  4060f4:	ldrsb	w0, [x0]
  4060f8:	cmp	w0, #0x0
  4060fc:	b.eq	40610c <ferror@plt+0x452c>  // b.none
  406100:	mov	w0, #0xffffffff            	// #-1
  406104:	b	406120 <ferror@plt+0x4540>
  406108:	nop
  40610c:	ldr	x0, [sp, #16]
  406110:	ldr	w0, [x0]
  406114:	cmp	w0, #0x0
  406118:	b.eq	40602c <ferror@plt+0x444c>  // b.none
  40611c:	mov	w0, #0x0                   	// #0
  406120:	ldp	x29, x30, [sp], #48
  406124:	ret
  406128:	mov	x12, #0x2040                	// #8256
  40612c:	sub	sp, sp, x12
  406130:	stp	x29, x30, [sp]
  406134:	mov	x29, sp
  406138:	str	w0, [sp, #28]
  40613c:	str	x1, [sp, #16]
  406140:	str	xzr, [sp, #8248]
  406144:	str	xzr, [sp, #8232]
  406148:	add	x5, sp, #0x20
  40614c:	ldr	x4, [sp, #16]
  406150:	ldr	w3, [sp, #28]
  406154:	adrp	x0, 407000 <ferror@plt+0x5420>
  406158:	add	x2, x0, #0x4e8
  40615c:	mov	x1, #0x2000                	// #8192
  406160:	mov	x0, x5
  406164:	bl	401840 <snprintf@plt>
  406168:	add	x0, sp, #0x20
  40616c:	mov	w1, #0x0                   	// #0
  406170:	bl	4018a0 <open@plt>
  406174:	str	w0, [sp, #8228]
  406178:	ldr	w0, [sp, #8228]
  40617c:	cmp	w0, #0x0
  406180:	b.lt	406210 <ferror@plt+0x4630>  // b.tstop
  406184:	add	x0, sp, #0x20
  406188:	mov	x2, #0x2000                	// #8192
  40618c:	mov	x1, x0
  406190:	ldr	w0, [sp, #8228]
  406194:	bl	405e10 <ferror@plt+0x4230>
  406198:	str	x0, [sp, #8232]
  40619c:	ldr	x0, [sp, #8232]
  4061a0:	cmp	x0, #0x0
  4061a4:	b.le	406218 <ferror@plt+0x4638>
  4061a8:	str	xzr, [sp, #8240]
  4061ac:	b	4061e0 <ferror@plt+0x4600>
  4061b0:	ldr	x0, [sp, #8240]
  4061b4:	add	x1, sp, #0x20
  4061b8:	ldrsb	w0, [x1, x0]
  4061bc:	cmp	w0, #0x0
  4061c0:	b.ne	4061d4 <ferror@plt+0x45f4>  // b.any
  4061c4:	ldr	x0, [sp, #8240]
  4061c8:	add	x1, sp, #0x20
  4061cc:	mov	w2, #0x20                  	// #32
  4061d0:	strb	w2, [x1, x0]
  4061d4:	ldr	x0, [sp, #8240]
  4061d8:	add	x0, x0, #0x1
  4061dc:	str	x0, [sp, #8240]
  4061e0:	ldr	x0, [sp, #8232]
  4061e4:	ldr	x1, [sp, #8240]
  4061e8:	cmp	x1, x0
  4061ec:	b.cc	4061b0 <ferror@plt+0x45d0>  // b.lo, b.ul, b.last
  4061f0:	ldr	x0, [sp, #8232]
  4061f4:	sub	x0, x0, #0x1
  4061f8:	add	x1, sp, #0x20
  4061fc:	strb	wzr, [x1, x0]
  406200:	add	x0, sp, #0x20
  406204:	bl	401930 <strdup@plt>
  406208:	str	x0, [sp, #8248]
  40620c:	b	40621c <ferror@plt+0x463c>
  406210:	nop
  406214:	b	40621c <ferror@plt+0x463c>
  406218:	nop
  40621c:	ldr	w0, [sp, #8228]
  406220:	cmp	w0, #0x0
  406224:	b.lt	406230 <ferror@plt+0x4650>  // b.tstop
  406228:	ldr	w0, [sp, #8228]
  40622c:	bl	401960 <close@plt>
  406230:	ldr	x0, [sp, #8248]
  406234:	ldp	x29, x30, [sp]
  406238:	mov	x12, #0x2040                	// #8256
  40623c:	add	sp, sp, x12
  406240:	ret
  406244:	stp	x29, x30, [sp, #-32]!
  406248:	mov	x29, sp
  40624c:	str	w0, [sp, #28]
  406250:	adrp	x0, 407000 <ferror@plt+0x5420>
  406254:	add	x1, x0, #0x4f8
  406258:	ldr	w0, [sp, #28]
  40625c:	bl	406128 <ferror@plt+0x4548>
  406260:	ldp	x29, x30, [sp], #32
  406264:	ret
  406268:	stp	x29, x30, [sp, #-32]!
  40626c:	mov	x29, sp
  406270:	str	w0, [sp, #28]
  406274:	adrp	x0, 407000 <ferror@plt+0x5420>
  406278:	add	x1, x0, #0x500
  40627c:	ldr	w0, [sp, #28]
  406280:	bl	406128 <ferror@plt+0x4548>
  406284:	ldp	x29, x30, [sp], #32
  406288:	ret
  40628c:	stp	x29, x30, [sp, #-32]!
  406290:	mov	x29, sp
  406294:	mov	x1, #0x18                  	// #24
  406298:	mov	x0, #0x1                   	// #1
  40629c:	bl	401910 <calloc@plt>
  4062a0:	str	x0, [sp, #24]
  4062a4:	ldr	x0, [sp, #24]
  4062a8:	cmp	x0, #0x0
  4062ac:	b.eq	4062e0 <ferror@plt+0x4700>  // b.none
  4062b0:	adrp	x0, 407000 <ferror@plt+0x5420>
  4062b4:	add	x0, x0, #0x508
  4062b8:	bl	401810 <opendir@plt>
  4062bc:	mov	x1, x0
  4062c0:	ldr	x0, [sp, #24]
  4062c4:	str	x1, [x0]
  4062c8:	ldr	x0, [sp, #24]
  4062cc:	ldr	x0, [x0]
  4062d0:	cmp	x0, #0x0
  4062d4:	b.eq	4062e0 <ferror@plt+0x4700>  // b.none
  4062d8:	ldr	x0, [sp, #24]
  4062dc:	b	4062ec <ferror@plt+0x470c>
  4062e0:	ldr	x0, [sp, #24]
  4062e4:	bl	401a20 <free@plt>
  4062e8:	mov	x0, #0x0                   	// #0
  4062ec:	ldp	x29, x30, [sp], #32
  4062f0:	ret
  4062f4:	stp	x29, x30, [sp, #-32]!
  4062f8:	mov	x29, sp
  4062fc:	str	x0, [sp, #24]
  406300:	ldr	x0, [sp, #24]
  406304:	cmp	x0, #0x0
  406308:	b.eq	406328 <ferror@plt+0x4748>  // b.none
  40630c:	ldr	x0, [sp, #24]
  406310:	ldr	x0, [x0]
  406314:	cmp	x0, #0x0
  406318:	b.eq	406328 <ferror@plt+0x4748>  // b.none
  40631c:	ldr	x0, [sp, #24]
  406320:	ldr	x0, [x0]
  406324:	bl	401940 <closedir@plt>
  406328:	ldr	x0, [sp, #24]
  40632c:	bl	401a20 <free@plt>
  406330:	nop
  406334:	ldp	x29, x30, [sp], #32
  406338:	ret
  40633c:	sub	sp, sp, #0x10
  406340:	str	x0, [sp, #8]
  406344:	str	x1, [sp]
  406348:	ldr	x0, [sp, #8]
  40634c:	ldr	x1, [sp]
  406350:	str	x1, [x0, #8]
  406354:	ldr	x0, [sp]
  406358:	cmp	x0, #0x0
  40635c:	cset	w0, ne  // ne = any
  406360:	and	w2, w0, #0xff
  406364:	ldr	x1, [sp, #8]
  406368:	ldrb	w0, [x1, #20]
  40636c:	bfxil	w0, w2, #0, #1
  406370:	strb	w0, [x1, #20]
  406374:	nop
  406378:	add	sp, sp, #0x10
  40637c:	ret
  406380:	sub	sp, sp, #0x10
  406384:	str	x0, [sp, #8]
  406388:	str	w1, [sp, #4]
  40638c:	ldr	x0, [sp, #8]
  406390:	ldr	w1, [sp, #4]
  406394:	str	w1, [x0, #16]
  406398:	ldr	x0, [sp, #8]
  40639c:	ldrb	w1, [x0, #20]
  4063a0:	orr	w1, w1, #0x2
  4063a4:	strb	w1, [x0, #20]
  4063a8:	nop
  4063ac:	add	sp, sp, #0x10
  4063b0:	ret
  4063b4:	mov	x12, #0x2140                	// #8512
  4063b8:	sub	sp, sp, x12
  4063bc:	stp	x29, x30, [sp]
  4063c0:	mov	x29, sp
  4063c4:	str	x0, [sp, #24]
  4063c8:	str	x1, [sp, #16]
  4063cc:	ldr	x0, [sp, #24]
  4063d0:	cmp	x0, #0x0
  4063d4:	b.eq	4063e4 <ferror@plt+0x4804>  // b.none
  4063d8:	ldr	x0, [sp, #16]
  4063dc:	cmp	x0, #0x0
  4063e0:	b.ne	4063ec <ferror@plt+0x480c>  // b.any
  4063e4:	mov	w0, #0xffffffea            	// #-22
  4063e8:	b	406684 <ferror@plt+0x4aa4>
  4063ec:	ldr	x0, [sp, #16]
  4063f0:	str	wzr, [x0]
  4063f4:	bl	401b50 <__errno_location@plt>
  4063f8:	str	wzr, [x0]
  4063fc:	bl	401b50 <__errno_location@plt>
  406400:	str	wzr, [x0]
  406404:	ldr	x0, [sp, #24]
  406408:	ldr	x0, [x0]
  40640c:	bl	401920 <readdir@plt>
  406410:	str	x0, [sp, #8504]
  406414:	ldr	x0, [sp, #8504]
  406418:	cmp	x0, #0x0
  40641c:	b.ne	406440 <ferror@plt+0x4860>  // b.any
  406420:	bl	401b50 <__errno_location@plt>
  406424:	ldr	w0, [x0]
  406428:	cmp	w0, #0x0
  40642c:	b.eq	406438 <ferror@plt+0x4858>  // b.none
  406430:	mov	w0, #0xffffffff            	// #-1
  406434:	b	406684 <ferror@plt+0x4aa4>
  406438:	mov	w0, #0x1                   	// #1
  40643c:	b	406684 <ferror@plt+0x4aa4>
  406440:	bl	401a00 <__ctype_b_loc@plt>
  406444:	ldr	x1, [x0]
  406448:	ldr	x0, [sp, #8504]
  40644c:	ldrsb	w0, [x0, #19]
  406450:	and	w0, w0, #0xff
  406454:	and	x0, x0, #0xff
  406458:	lsl	x0, x0, #1
  40645c:	add	x0, x1, x0
  406460:	ldrh	w0, [x0]
  406464:	and	w0, w0, #0x800
  406468:	cmp	w0, #0x0
  40646c:	b.eq	40664c <ferror@plt+0x4a6c>  // b.none
  406470:	ldr	x0, [sp, #24]
  406474:	ldrb	w0, [x0, #20]
  406478:	and	w0, w0, #0x2
  40647c:	and	w0, w0, #0xff
  406480:	cmp	w0, #0x0
  406484:	b.eq	4064d4 <ferror@plt+0x48f4>  // b.none
  406488:	ldr	x0, [sp, #24]
  40648c:	ldr	x0, [x0]
  406490:	bl	401ac0 <dirfd@plt>
  406494:	mov	w4, w0
  406498:	ldr	x0, [sp, #8504]
  40649c:	add	x0, x0, #0x13
  4064a0:	add	x1, sp, #0x128
  4064a4:	mov	w3, #0x0                   	// #0
  4064a8:	mov	x2, x1
  4064ac:	mov	x1, x0
  4064b0:	mov	w0, w4
  4064b4:	bl	406730 <ferror@plt+0x4b50>
  4064b8:	cmp	w0, #0x0
  4064bc:	b.ne	406654 <ferror@plt+0x4a74>  // b.any
  4064c0:	ldr	x0, [sp, #24]
  4064c4:	ldr	w1, [x0, #16]
  4064c8:	ldr	w0, [sp, #320]
  4064cc:	cmp	w1, w0
  4064d0:	b.ne	40665c <ferror@plt+0x4a7c>  // b.any
  4064d4:	ldr	x0, [sp, #24]
  4064d8:	ldrb	w0, [x0, #20]
  4064dc:	and	w0, w0, #0x1
  4064e0:	and	w0, w0, #0xff
  4064e4:	cmp	w0, #0x0
  4064e8:	b.eq	4065ac <ferror@plt+0x49cc>  // b.none
  4064ec:	ldr	x0, [sp, #8504]
  4064f0:	add	x0, x0, #0x13
  4064f4:	add	x4, sp, #0x128
  4064f8:	mov	x3, x0
  4064fc:	adrp	x0, 407000 <ferror@plt+0x5420>
  406500:	add	x2, x0, #0x510
  406504:	mov	x1, #0x2000                	// #8192
  406508:	mov	x0, x4
  40650c:	bl	401840 <snprintf@plt>
  406510:	ldr	x0, [sp, #24]
  406514:	ldr	x0, [x0]
  406518:	bl	401ac0 <dirfd@plt>
  40651c:	mov	w4, w0
  406520:	add	x1, sp, #0x128
  406524:	adrp	x0, 407000 <ferror@plt+0x5420>
  406528:	add	x3, x0, #0x518
  40652c:	mov	w2, #0x80000               	// #524288
  406530:	mov	w0, w4
  406534:	bl	405dbc <ferror@plt+0x41dc>
  406538:	str	x0, [sp, #8496]
  40653c:	ldr	x0, [sp, #8496]
  406540:	cmp	x0, #0x0
  406544:	b.eq	406664 <ferror@plt+0x4a84>  // b.none
  406548:	add	x0, sp, #0x128
  40654c:	ldr	x2, [sp, #8496]
  406550:	mov	w1, #0x2000                	// #8192
  406554:	bl	401ba0 <fgets@plt>
  406558:	str	x0, [sp, #8488]
  40655c:	ldr	x0, [sp, #8496]
  406560:	bl	401870 <fclose@plt>
  406564:	ldr	x0, [sp, #8488]
  406568:	cmp	x0, #0x0
  40656c:	b.eq	40666c <ferror@plt+0x4a8c>  // b.none
  406570:	add	x0, sp, #0x28
  406574:	add	x3, sp, #0x128
  406578:	mov	x2, x0
  40657c:	adrp	x0, 407000 <ferror@plt+0x5420>
  406580:	add	x1, x0, #0x520
  406584:	mov	x0, x3
  406588:	bl	401af0 <__isoc99_sscanf@plt>
  40658c:	cmp	w0, #0x1
  406590:	b.ne	406674 <ferror@plt+0x4a94>  // b.any
  406594:	ldr	x0, [sp, #24]
  406598:	ldr	x1, [x0, #8]
  40659c:	add	x0, sp, #0x28
  4065a0:	bl	4019e0 <strcmp@plt>
  4065a4:	cmp	w0, #0x0
  4065a8:	b.ne	40667c <ferror@plt+0x4a9c>  // b.any
  4065ac:	str	xzr, [sp, #8488]
  4065b0:	bl	401b50 <__errno_location@plt>
  4065b4:	str	wzr, [x0]
  4065b8:	ldr	x0, [sp, #8504]
  4065bc:	add	x0, x0, #0x13
  4065c0:	add	x1, sp, #0x2, lsl #12
  4065c4:	add	x1, x1, #0x128
  4065c8:	mov	w2, #0xa                   	// #10
  4065cc:	bl	401a10 <strtol@plt>
  4065d0:	mov	w1, w0
  4065d4:	ldr	x0, [sp, #16]
  4065d8:	str	w1, [x0]
  4065dc:	bl	401b50 <__errno_location@plt>
  4065e0:	ldr	w0, [x0]
  4065e4:	cmp	w0, #0x0
  4065e8:	b.ne	40661c <ferror@plt+0x4a3c>  // b.any
  4065ec:	ldr	x0, [sp, #8504]
  4065f0:	add	x1, x0, #0x13
  4065f4:	ldr	x0, [sp, #8488]
  4065f8:	cmp	x1, x0
  4065fc:	b.eq	40661c <ferror@plt+0x4a3c>  // b.none
  406600:	ldr	x0, [sp, #8488]
  406604:	cmp	x0, #0x0
  406608:	b.eq	406644 <ferror@plt+0x4a64>  // b.none
  40660c:	ldr	x0, [sp, #8488]
  406610:	ldrsb	w0, [x0]
  406614:	cmp	w0, #0x0
  406618:	b.eq	406644 <ferror@plt+0x4a64>  // b.none
  40661c:	bl	401b50 <__errno_location@plt>
  406620:	ldr	w0, [x0]
  406624:	cmp	w0, #0x0
  406628:	b.eq	40663c <ferror@plt+0x4a5c>  // b.none
  40662c:	bl	401b50 <__errno_location@plt>
  406630:	ldr	w0, [x0]
  406634:	neg	w0, w0
  406638:	b	406684 <ferror@plt+0x4aa4>
  40663c:	mov	w0, #0xffffffff            	// #-1
  406640:	b	406684 <ferror@plt+0x4aa4>
  406644:	mov	w0, #0x0                   	// #0
  406648:	b	406684 <ferror@plt+0x4aa4>
  40664c:	nop
  406650:	b	4063fc <ferror@plt+0x481c>
  406654:	nop
  406658:	b	4063fc <ferror@plt+0x481c>
  40665c:	nop
  406660:	b	4063fc <ferror@plt+0x481c>
  406664:	nop
  406668:	b	4063fc <ferror@plt+0x481c>
  40666c:	nop
  406670:	b	4063fc <ferror@plt+0x481c>
  406674:	nop
  406678:	b	4063fc <ferror@plt+0x481c>
  40667c:	nop
  406680:	b	4063fc <ferror@plt+0x481c>
  406684:	ldp	x29, x30, [sp]
  406688:	mov	x12, #0x2140                	// #8512
  40668c:	add	sp, sp, x12
  406690:	ret
  406694:	nop
  406698:	stp	x29, x30, [sp, #-64]!
  40669c:	mov	x29, sp
  4066a0:	stp	x19, x20, [sp, #16]
  4066a4:	adrp	x20, 418000 <ferror@plt+0x16420>
  4066a8:	add	x20, x20, #0xdf0
  4066ac:	stp	x21, x22, [sp, #32]
  4066b0:	adrp	x21, 418000 <ferror@plt+0x16420>
  4066b4:	add	x21, x21, #0xde8
  4066b8:	sub	x20, x20, x21
  4066bc:	mov	w22, w0
  4066c0:	stp	x23, x24, [sp, #48]
  4066c4:	mov	x23, x1
  4066c8:	mov	x24, x2
  4066cc:	bl	401730 <memcpy@plt-0x40>
  4066d0:	cmp	xzr, x20, asr #3
  4066d4:	b.eq	406700 <ferror@plt+0x4b20>  // b.none
  4066d8:	asr	x20, x20, #3
  4066dc:	mov	x19, #0x0                   	// #0
  4066e0:	ldr	x3, [x21, x19, lsl #3]
  4066e4:	mov	x2, x24
  4066e8:	add	x19, x19, #0x1
  4066ec:	mov	x1, x23
  4066f0:	mov	w0, w22
  4066f4:	blr	x3
  4066f8:	cmp	x20, x19
  4066fc:	b.ne	4066e0 <ferror@plt+0x4b00>  // b.any
  406700:	ldp	x19, x20, [sp, #16]
  406704:	ldp	x21, x22, [sp, #32]
  406708:	ldp	x23, x24, [sp, #48]
  40670c:	ldp	x29, x30, [sp], #64
  406710:	ret
  406714:	nop
  406718:	ret
  40671c:	nop
  406720:	adrp	x2, 419000 <ferror@plt+0x17420>
  406724:	mov	x1, #0x0                   	// #0
  406728:	ldr	x2, [x2, #584]
  40672c:	b	401820 <__cxa_atexit@plt>
  406730:	mov	x4, x1
  406734:	mov	x5, x2
  406738:	mov	w1, w0
  40673c:	mov	x2, x4
  406740:	mov	w0, #0x0                   	// #0
  406744:	mov	w4, w3
  406748:	mov	x3, x5
  40674c:	b	401bd0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000406750 <.fini>:
  406750:	stp	x29, x30, [sp, #-16]!
  406754:	mov	x29, sp
  406758:	ldp	x29, x30, [sp], #16
  40675c:	ret
