<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFixSGPRCopies.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFixSGPRCopies.cpp.html'>SIFixSGPRCopies.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIFixSGPRCopies.cpp - Remove potential VGPR =&gt; SGPR copies ---------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Copies from VGPR to SGPR registers are illegal and the register coalescer</i></td></tr>
<tr><th id="11">11</th><td><i>/// will sometimes generate these illegal copies in situations like this:</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>///  Register Class &lt;vsrc&gt; is the union of &lt;vgpr&gt; and &lt;sgpr&gt;</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// BB0:</i></td></tr>
<tr><th id="16">16</th><td><i>///   %0 &lt;sgpr&gt; = SCALAR_INST</i></td></tr>
<tr><th id="17">17</th><td><i>///   %1 &lt;vsrc&gt; = COPY %0 &lt;sgpr&gt;</i></td></tr>
<tr><th id="18">18</th><td><i>///    ...</i></td></tr>
<tr><th id="19">19</th><td><i>///    BRANCH %cond BB1, BB2</i></td></tr>
<tr><th id="20">20</th><td><i>///  BB1:</i></td></tr>
<tr><th id="21">21</th><td><i>///    %2 &lt;vgpr&gt; = VECTOR_INST</i></td></tr>
<tr><th id="22">22</th><td><i>///    %3 &lt;vsrc&gt; = COPY %2 &lt;vgpr&gt;</i></td></tr>
<tr><th id="23">23</th><td><i>///  BB2:</i></td></tr>
<tr><th id="24">24</th><td><i>///    %4 &lt;vsrc&gt; = PHI %1 &lt;vsrc&gt;, &lt;%bb.0&gt;, %3 &lt;vrsc&gt;, &lt;%bb.1&gt;</i></td></tr>
<tr><th id="25">25</th><td><i>///    %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;vsrc&gt;</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>///</i></td></tr>
<tr><th id="28">28</th><td><i>/// The coalescer will begin at BB0 and eliminate its copy, then the resulting</i></td></tr>
<tr><th id="29">29</th><td><i>/// code will look like this:</i></td></tr>
<tr><th id="30">30</th><td><i>///</i></td></tr>
<tr><th id="31">31</th><td><i>/// BB0:</i></td></tr>
<tr><th id="32">32</th><td><i>///   %0 &lt;sgpr&gt; = SCALAR_INST</i></td></tr>
<tr><th id="33">33</th><td><i>///    ...</i></td></tr>
<tr><th id="34">34</th><td><i>///    BRANCH %cond BB1, BB2</i></td></tr>
<tr><th id="35">35</th><td><i>/// BB1:</i></td></tr>
<tr><th id="36">36</th><td><i>///   %2 &lt;vgpr&gt; = VECTOR_INST</i></td></tr>
<tr><th id="37">37</th><td><i>///   %3 &lt;vsrc&gt; = COPY %2 &lt;vgpr&gt;</i></td></tr>
<tr><th id="38">38</th><td><i>/// BB2:</i></td></tr>
<tr><th id="39">39</th><td><i>///   %4 &lt;sgpr&gt; = PHI %0 &lt;sgpr&gt;, &lt;%bb.0&gt;, %3 &lt;vsrc&gt;, &lt;%bb.1&gt;</i></td></tr>
<tr><th id="40">40</th><td><i>///   %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;sgpr&gt;</i></td></tr>
<tr><th id="41">41</th><td><i>///</i></td></tr>
<tr><th id="42">42</th><td><i>/// Now that the result of the PHI instruction is an SGPR, the register</i></td></tr>
<tr><th id="43">43</th><td><i>/// allocator is now forced to constrain the register class of %3 to</i></td></tr>
<tr><th id="44">44</th><td><i>/// &lt;sgpr&gt; so we end up with final code like this:</i></td></tr>
<tr><th id="45">45</th><td><i>///</i></td></tr>
<tr><th id="46">46</th><td><i>/// BB0:</i></td></tr>
<tr><th id="47">47</th><td><i>///   %0 &lt;sgpr&gt; = SCALAR_INST</i></td></tr>
<tr><th id="48">48</th><td><i>///    ...</i></td></tr>
<tr><th id="49">49</th><td><i>///    BRANCH %cond BB1, BB2</i></td></tr>
<tr><th id="50">50</th><td><i>/// BB1:</i></td></tr>
<tr><th id="51">51</th><td><i>///   %2 &lt;vgpr&gt; = VECTOR_INST</i></td></tr>
<tr><th id="52">52</th><td><i>///   %3 &lt;sgpr&gt; = COPY %2 &lt;vgpr&gt;</i></td></tr>
<tr><th id="53">53</th><td><i>/// BB2:</i></td></tr>
<tr><th id="54">54</th><td><i>///   %4 &lt;sgpr&gt; = PHI %0 &lt;sgpr&gt;, &lt;%bb.0&gt;, %3 &lt;sgpr&gt;, &lt;%bb.1&gt;</i></td></tr>
<tr><th id="55">55</th><td><i>///   %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;sgpr&gt;</i></td></tr>
<tr><th id="56">56</th><td><i>///</i></td></tr>
<tr><th id="57">57</th><td><i>/// Now this code contains an illegal copy from a VGPR to an SGPR.</i></td></tr>
<tr><th id="58">58</th><td><i>///</i></td></tr>
<tr><th id="59">59</th><td><i>/// In order to avoid this problem, this pass searches for PHI instructions</i></td></tr>
<tr><th id="60">60</th><td><i>/// which define a &lt;vsrc&gt; register and constrains its definition class to</i></td></tr>
<tr><th id="61">61</th><td><i>/// &lt;vgpr&gt; if the user of the PHI's definition register is a vector instruction.</i></td></tr>
<tr><th id="62">62</th><td><i>/// If the PHI's definition class is constrained to &lt;vgpr&gt; then the coalescer</i></td></tr>
<tr><th id="63">63</th><td><i>/// will be unable to perform the COPY removal from the above example  which</i></td></tr>
<tr><th id="64">64</th><td><i>/// ultimately led to the creation of an illegal COPY.</i></td></tr>
<tr><th id="65">65</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-fix-sgpr-copies"</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableM0Merge" title='EnableM0Merge' data-type='cl::opt&lt;bool&gt;' data-ref="EnableM0Merge" data-ref-filename="EnableM0Merge">EnableM0Merge</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="79">79</th><td>  <q>"amdgpu-enable-merge-m0"</q>,</td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Merge and hoist M0 initializations"</q>),</td></tr>
<tr><th id="81">81</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>namespace</b> {</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</dfn>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>public</b>:</td></tr>
<tr><th id="89">89</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-type='char' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..ID">ID</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</dfn>;</td></tr>
<tr><th id="92">92</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</dfn>;</td></tr>
<tr><th id="93">93</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</dfn>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev" title='(anonymous namespace)::SIFixSGPRCopies::SIFixSGPRCopies' data-type='void (anonymous namespace)::SIFixSGPRCopies::SIFixSGPRCopies()' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev">SIFixSGPRCopies</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-use='a' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..ID">ID</a>) {}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>) override;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFixSGPRCopies::processPHINode' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SIFixSGPRCopies::processPHINode(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE">processPHINode</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2MI" data-ref-filename="2MI">MI</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115SIFixSGPRCopies11getPassNameEv" title='(anonymous namespace)::SIFixSGPRCopies::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIFixSGPRCopies::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115SIFixSGPRCopies11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_115SIFixSGPRCopies11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fix SGPR copies"</q>; }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115SIFixSGPRCopies16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIFixSGPRCopies::getAnalysisUsage' data-type='void (anonymous namespace)::SIFixSGPRCopies::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115SIFixSGPRCopies16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_115SIFixSGPRCopies16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU" data-ref-filename="3AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="104">104</th><td>    <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="105">105</th><td>    <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="106">106</th><td>    <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a></span>);</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSIFixSGPRCopiesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIFixSGPRCopies, DEBUG_TYPE,</td></tr>
<tr><th id="114">114</th><td>                     <q>"SI Fix SGPR copies"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="115">115</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="116">116</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI Fix SGPR copies&quot;, &quot;si-fix-sgpr-copies&quot;, &amp;SIFixSGPRCopies::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIFixSGPRCopies&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIFixSGPRCopiesPassFlag; void llvm::initializeSIFixSGPRCopiesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIFixSGPRCopiesPassFlag, initializeSIFixSGPRCopiesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</a>, <a class="macro" href="#76" title="&quot;si-fix-sgpr-copies&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="117">117</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fix SGPR copies"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-type='char' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIFixSGPRCopiesID" title='llvm::SIFixSGPRCopiesID' data-ref="llvm::SIFixSGPRCopiesID" data-ref-filename="llvm..SIFixSGPRCopiesID">SIFixSGPRCopiesID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</a>::<a class="tu ref" href="#(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..ID">ID</a>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25createSIFixSGPRCopiesPassEv" title='llvm::createSIFixSGPRCopiesPass' data-ref="_ZN4llvm25createSIFixSGPRCopiesPassEv" data-ref-filename="_ZN4llvm25createSIFixSGPRCopiesPassEv">createSIFixSGPRCopiesPass</dfn>() {</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev" title='(anonymous namespace)::SIFixSGPRCopies::SIFixSGPRCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev">(</a>);</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='hasVectorOperands' data-type='bool hasVectorOperands(const llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI)' data-ref="_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" data-ref-filename="_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">hasVectorOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>,</td></tr>
<tr><th id="128">128</th><td>                              <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="5TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="5TRI" data-ref-filename="5TRI">TRI</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="6MRI" data-ref-filename="6MRI">MRI</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="130">130</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="7i" title='i' data-type='unsigned int' data-ref="7i" data-ref-filename="7i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="8e" title='e' data-type='unsigned int' data-ref="8e" data-ref-filename="8e">e</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a> != <a class="local col8 ref" href="#8e" title='e' data-ref="8e" data-ref-filename="8e">e</a>; ++<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>) {</td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (!<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="132">132</th><td>      <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>    <b>if</b> (<a class="local col5 ref" href="#5TRI" title='TRI' data-ref="5TRI" data-ref-filename="5TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI" data-ref-filename="6MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="135">135</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="141">141</th><td><dfn class="tu decl def fn" id="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getCopyRegClasses' data-type='std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt; getCopyRegClasses(const llvm::MachineInstr &amp; Copy, const llvm::SIRegisterInfo &amp; TRI, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE">getCopyRegClasses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9Copy" title='Copy' data-type='const llvm::MachineInstr &amp;' data-ref="9Copy" data-ref-filename="9Copy">Copy</dfn>,</td></tr>
<tr><th id="142">142</th><td>                  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col0 decl" id="10TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="10TRI" data-ref-filename="10TRI">TRI</dfn>,</td></tr>
<tr><th id="143">143</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="11MRI" data-ref-filename="11MRI">MRI</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="12DstReg" title='DstReg' data-type='llvm::Register' data-ref="12DstReg" data-ref-filename="12DstReg">DstReg</dfn> = <a class="local col9 ref" href="#9Copy" title='Copy' data-ref="9Copy" data-ref-filename="9Copy">Copy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="13SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#9Copy" title='Copy' data-ref="9Copy" data-ref-filename="9Copy">Copy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="14SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="14SrcRC" data-ref-filename="14SrcRC">SrcRC</dfn> = <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()</td></tr>
<tr><th id="148">148</th><td>                                         ? <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI" data-ref-filename="11MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)</td></tr>
<tr><th id="149">149</th><td>                                         : <a class="local col0 ref" href="#10TRI" title='TRI' data-ref="10TRI" data-ref-filename="10TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i>// We don't really care about the subregister here.</i></td></tr>
<tr><th id="152">152</th><td><i>  // SrcRC = TRI.getSubRegClass(SrcRC, Copy.getOperand(1).getSubReg());</i></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="15DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="15DstRC" data-ref-filename="15DstRC">DstRC</dfn> = <a class="local col2 ref" href="#12DstReg" title='DstReg' data-ref="12DstReg" data-ref-filename="12DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()</td></tr>
<tr><th id="155">155</th><td>                                         ? <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI" data-ref-filename="11MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#12DstReg" title='DstReg' data-ref="12DstReg" data-ref-filename="12DstReg">DstReg</a>)</td></tr>
<tr><th id="156">156</th><td>                                         : <a class="local col0 ref" href="#10TRI" title='TRI' data-ref="10TRI" data-ref-filename="10TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#12DstReg" title='DstReg' data-ref="12DstReg" data-ref-filename="12DstReg">DstReg</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#14SrcRC" title='SrcRC' data-ref="14SrcRC" data-ref-filename="14SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col5 ref" href="#15DstRC" title='DstRC' data-ref="15DstRC" data-ref-filename="15DstRC">DstRC</a></span>);</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isVGPRToSGPRCopy' data-type='bool isVGPRToSGPRCopy(const llvm::TargetRegisterClass * SrcRC, const llvm::TargetRegisterClass * DstRC, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" data-ref-filename="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isVGPRToSGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="16SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="16SrcRC" data-ref-filename="16SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="162">162</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="17DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="17DstRC" data-ref-filename="17DstRC">DstRC</dfn>,</td></tr>
<tr><th id="163">163</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="18TRI" data-ref-filename="18TRI">TRI</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <a class="local col6 ref" href="#16SrcRC" title='SrcRC' data-ref="16SrcRC" data-ref-filename="16SrcRC">SrcRC</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a> &amp;&amp; <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col7 ref" href="#17DstRC" title='DstRC' data-ref="17DstRC" data-ref-filename="17DstRC">DstRC</a>) &amp;&amp;</td></tr>
<tr><th id="165">165</th><td>         <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col6 ref" href="#16SrcRC" title='SrcRC' data-ref="16SrcRC" data-ref-filename="16SrcRC">SrcRC</a>);</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isSGPRToVGPRCopy' data-type='bool isSGPRToVGPRCopy(const llvm::TargetRegisterClass * SrcRC, const llvm::TargetRegisterClass * DstRC, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" data-ref-filename="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isSGPRToVGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="19SrcRC" data-ref-filename="19SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="169">169</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="20DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="20DstRC" data-ref-filename="20DstRC">DstRC</dfn>,</td></tr>
<tr><th id="170">170</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col1 decl" id="21TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="21TRI" data-ref-filename="21TRI">TRI</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <b>return</b> <a class="local col0 ref" href="#20DstRC" title='DstRC' data-ref="20DstRC" data-ref-filename="20DstRC">DstRC</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a> &amp;&amp; <a class="local col1 ref" href="#21TRI" title='TRI' data-ref="21TRI" data-ref-filename="21TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col9 ref" href="#19SrcRC" title='SrcRC' data-ref="19SrcRC" data-ref-filename="19SrcRC">SrcRC</a>) &amp;&amp;</td></tr>
<tr><th id="172">172</th><td>         <a class="local col1 ref" href="#21TRI" title='TRI' data-ref="21TRI" data-ref-filename="21TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col0 ref" href="#20DstRC" title='DstRC' data-ref="20DstRC" data-ref-filename="20DstRC">DstRC</a>);</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='tryChangeVGPRtoSGPRinCopy' data-type='bool tryChangeVGPRtoSGPRinCopy(llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI, const llvm::SIInstrInfo * TII)' data-ref="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" data-ref-filename="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">tryChangeVGPRtoSGPRinCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="23TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="23TRI" data-ref-filename="23TRI">TRI</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                      <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="24TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="24TII" data-ref-filename="24TII">TII</dfn>) {</td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="25MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="25MRI" data-ref-filename="25MRI">MRI</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="179">179</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="26Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="26Src" data-ref-filename="26Src">Src</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="27DstReg" title='DstReg' data-type='llvm::Register' data-ref="27DstReg" data-ref-filename="27DstReg">DstReg</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="28SrcReg" data-ref-filename="28SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#26Src" title='Src' data-ref="26Src" data-ref-filename="26Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (!<a class="local col8 ref" href="#28SrcReg" title='SrcReg' data-ref="28SrcReg" data-ref-filename="28SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() || !<a class="local col7 ref" href="#27DstReg" title='DstReg' data-ref="27DstReg" data-ref-filename="27DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="29MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="29MO" data-ref-filename="29MO">MO</dfn> : <a class="local col5 ref" href="#25MRI" title='MRI' data-ref="25MRI" data-ref-filename="25MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::reg_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsENS_8RegisterE">reg_nodbg_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#27DstReg" title='DstReg' data-ref="27DstReg" data-ref-filename="27DstReg">DstReg</a>)) {</td></tr>
<tr><th id="186">186</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="30UseMI" title='UseMI' data-type='const llvm::MachineInstr *' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</dfn> = <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO" data-ref-filename="29MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="187">187</th><td>    <b>if</b> (<a class="local col0 ref" href="#30UseMI" title='UseMI' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</a> == &amp;<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>)</td></tr>
<tr><th id="188">188</th><td>      <b>continue</b>;</td></tr>
<tr><th id="189">189</th><td>    <b>if</b> (<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO" data-ref-filename="29MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col0 ref" href="#30UseMI" title='UseMI' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() ||</td></tr>
<tr><th id="190">190</th><td>        <a class="local col0 ref" href="#30UseMI" title='UseMI' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() &lt;= <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#740" title='llvm::TargetOpcode::GENERIC_OP_END' data-ref="llvm::TargetOpcode::GENERIC_OP_END" data-ref-filename="llvm..TargetOpcode..GENERIC_OP_END">GENERIC_OP_END</a>)</td></tr>
<tr><th id="191">191</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='unsigned int' data-ref="31OpIdx" data-ref-filename="31OpIdx">OpIdx</dfn> = <a class="local col0 ref" href="#30UseMI" title='UseMI' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO" data-ref-filename="29MO">MO</a>);</td></tr>
<tr><th id="194">194</th><td>    <b>if</b> (<a class="local col1 ref" href="#31OpIdx" title='OpIdx' data-ref="31OpIdx" data-ref-filename="31OpIdx">OpIdx</a> &gt;= <a class="local col0 ref" href="#30UseMI" title='UseMI' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() ||</td></tr>
<tr><th id="195">195</th><td>        !<a class="local col4 ref" href="#24TII" title='TII' data-ref="24TII" data-ref-filename="24TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col0 ref" href="#30UseMI" title='UseMI' data-ref="30UseMI" data-ref-filename="30UseMI">UseMI</a>, <a class="local col1 ref" href="#31OpIdx" title='OpIdx' data-ref="31OpIdx" data-ref-filename="31OpIdx">OpIdx</a>, &amp;<a class="local col6 ref" href="#26Src" title='Src' data-ref="26Src" data-ref-filename="26Src">Src</a>))</td></tr>
<tr><th id="196">196</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td>  <i>// Change VGPR to SGPR destination.</i></td></tr>
<tr><th id="199">199</th><td>  <a class="local col5 ref" href="#25MRI" title='MRI' data-ref="25MRI" data-ref-filename="25MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#27DstReg" title='DstReg' data-ref="27DstReg" data-ref-filename="27DstReg">DstReg</a>, <a class="local col3 ref" href="#23TRI" title='TRI' data-ref="23TRI" data-ref-filename="23TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</a>(<a class="local col5 ref" href="#25MRI" title='MRI' data-ref="25MRI" data-ref-filename="25MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#27DstReg" title='DstReg' data-ref="27DstReg" data-ref-filename="27DstReg">DstReg</a>)));</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// Distribute an SGPR-&gt;VGPR copy of a REG_SEQUENCE into a VGPR REG_SEQUENCE.</i></td></tr>
<tr><th id="204">204</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// SGPRx = ...</i></td></tr>
<tr><th id="206">206</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// SGPRy = REG_SEQUENCE SGPRx, sub0 ...</i></td></tr>
<tr><th id="207">207</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// VGPRz = COPY SGPRy</i></td></tr>
<tr><th id="208">208</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="209">209</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// ==&gt;</i></td></tr>
<tr><th id="210">210</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="211">211</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// VGPRx = COPY SGPRx</i></td></tr>
<tr><th id="212">212</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// VGPRz = REG_SEQUENCE VGPRx, sub0</i></td></tr>
<tr><th id="213">213</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="214">214</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// This exposes immediate folding opportunities when materializing 64-bit</i></td></tr>
<tr><th id="215">215</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// immediates.</i></td></tr>
<tr><th id="216">216</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE" title='foldVGPRCopyIntoRegSequence' data-type='bool foldVGPRCopyIntoRegSequence(llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI, const llvm::SIInstrInfo * TII, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE" data-ref-filename="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">foldVGPRCopyIntoRegSequence</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI" data-ref-filename="32MI">MI</dfn>,</td></tr>
<tr><th id="217">217</th><td>                                        <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="33TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="33TRI" data-ref-filename="33TRI">TRI</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                        <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="34TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="34TII" data-ref-filename="34TII">TII</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="35MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="35MRI" data-ref-filename="35MRI">MRI</dfn>) {</td></tr>
<tr><th id="220">220</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isRegSequence());</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="36DstReg" title='DstReg' data-type='llvm::Register' data-ref="36DstReg" data-ref-filename="36DstReg">DstReg</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg" data-ref-filename="36DstReg">DstReg</a>)))</td></tr>
<tr><th id="224">224</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (!<a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg" data-ref-filename="36DstReg">DstReg</a>))</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37CopyUse" title='CopyUse' data-type='llvm::MachineInstr &amp;' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg" data-ref-filename="36DstReg">DstReg</a>);</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (!<a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="231">231</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// It is illegal to have vreg inputs to a physreg defining reg_sequence.</i></td></tr>
<tr><th id="234">234</th><td>  <b>if</b> (<a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="38SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="38SrcRC" data-ref-filename="38SrcRC">SrcRC</dfn>, *<dfn class="local col9 decl" id="39DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="39DstRC" data-ref-filename="39DstRC">DstRC</dfn>;</td></tr>
<tr><th id="238">238</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col8 ref" href="#38SrcRC" title='SrcRC' data-ref="38SrcRC" data-ref-filename="38SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col9 ref" href="#39DstRC" title='DstRC' data-ref="39DstRC" data-ref-filename="39DstRC">DstRC</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getCopyRegClasses' data-use='c' data-ref="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE">getCopyRegClasses</a>(<a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a>, *<a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>, <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isSGPRToVGPRCopy' data-use='c' data-ref="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" data-ref-filename="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isSGPRToVGPRCopy</a>(<a class="local col8 ref" href="#38SrcRC" title='SrcRC' data-ref="38SrcRC" data-ref-filename="38SrcRC">SrcRC</a>, <a class="local col9 ref" href="#39DstRC" title='DstRC' data-ref="39DstRC" data-ref-filename="39DstRC">DstRC</a>, *<a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>))</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='tryChangeVGPRtoSGPRinCopy' data-use='c' data-ref="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" data-ref-filename="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">tryChangeVGPRtoSGPRinCopy</a>(<span class='refarg'><a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a></span>, <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>, <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII" data-ref-filename="34TII">TII</a>))</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// TODO: Could have multiple extracts?</i></td></tr>
<tr><th id="247">247</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40SubReg" title='SubReg' data-type='unsigned int' data-ref="40SubReg" data-ref-filename="40SubReg">SubReg</dfn> = <a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="248">248</th><td>  <b>if</b> (<a class="local col0 ref" href="#40SubReg" title='SubReg' data-ref="40SubReg" data-ref-filename="40SubReg">SubReg</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>)</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg" data-ref-filename="36DstReg">DstReg</a>, <a class="local col9 ref" href="#39DstRC" title='DstRC' data-ref="39DstRC" data-ref-filename="39DstRC">DstRC</a>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i>// SGPRx = ...</i></td></tr>
<tr><th id="254">254</th><td><i>  // SGPRy = REG_SEQUENCE SGPRx, sub0 ...</i></td></tr>
<tr><th id="255">255</th><td><i>  // VGPRz = COPY SGPRy</i></td></tr>
<tr><th id="256">256</th><td><i></i></td></tr>
<tr><th id="257">257</th><td><i>  // =&gt;</i></td></tr>
<tr><th id="258">258</th><td><i>  // VGPRx = COPY SGPRx</i></td></tr>
<tr><th id="259">259</th><td><i>  // VGPRz = REG_SEQUENCE VGPRx, sub0</i></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="262">262</th><td>  <em>bool</em> <dfn class="local col1 decl" id="41IsAGPR" title='IsAGPR' data-type='bool' data-ref="41IsAGPR" data-ref-filename="41IsAGPR">IsAGPR</dfn> = <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col9 ref" href="#39DstRC" title='DstRC' data-ref="39DstRC" data-ref-filename="39DstRC">DstRC</a>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42I" title='I' data-type='unsigned int' data-ref="42I" data-ref-filename="42I">I</dfn> = <var>1</var>, <dfn class="local col3 decl" id="43N" title='N' data-type='unsigned int' data-ref="43N" data-ref-filename="43N">N</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a> != <a class="local col3 ref" href="#43N" title='N' data-ref="43N" data-ref-filename="43N">N</a>; <a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="265">265</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="44SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="44SrcReg" data-ref-filename="44SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="266">266</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="45SrcSubReg" data-ref-filename="45SrcSubReg">SrcSubReg</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="46SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="46SrcRC" data-ref-filename="46SrcRC">SrcRC</dfn> = <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44SrcReg" title='SrcReg' data-ref="44SrcReg" data-ref-filename="44SrcReg">SrcReg</a>);</td></tr>
<tr><th id="269">269</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI-&gt;isSGPRClass(SrcRC) &amp;&amp;</td></tr>
<tr><th id="270">270</th><td>           <q>"Expected SGPR REG_SEQUENCE to only have SGPR inputs"</q>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <a class="local col6 ref" href="#46SrcRC" title='SrcRC' data-ref="46SrcRC" data-ref-filename="46SrcRC">SrcRC</a> = <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col6 ref" href="#46SrcRC" title='SrcRC' data-ref="46SrcRC" data-ref-filename="46SrcRC">SrcRC</a>, <a class="local col5 ref" href="#45SrcSubReg" title='SrcSubReg' data-ref="45SrcSubReg" data-ref-filename="45SrcSubReg">SrcSubReg</a>);</td></tr>
<tr><th id="273">273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="47NewSrcRC" title='NewSrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="47NewSrcRC" data-ref-filename="47NewSrcRC">NewSrcRC</dfn> = <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col6 ref" href="#46SrcRC" title='SrcRC' data-ref="46SrcRC" data-ref-filename="46SrcRC">SrcRC</a>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="48TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="48TmpReg" data-ref-filename="48TmpReg">TmpReg</dfn> = <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#47NewSrcRC" title='NewSrcRC' data-ref="47NewSrcRC" data-ref-filename="47NewSrcRC">NewSrcRC</a>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, &amp;<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII" data-ref-filename="34TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>),</td></tr>
<tr><th id="278">278</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48TmpReg" title='TmpReg' data-ref="48TmpReg" data-ref-filename="48TmpReg">TmpReg</a>)</td></tr>
<tr><th id="279">279</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a>));</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (<a class="local col1 ref" href="#41IsAGPR" title='IsAGPR' data-ref="41IsAGPR" data-ref-filename="41IsAGPR">IsAGPR</a>) {</td></tr>
<tr><th id="282">282</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="49NewSrcRC" title='NewSrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="49NewSrcRC" data-ref-filename="49NewSrcRC">NewSrcRC</dfn> = <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</a>(<a class="local col6 ref" href="#46SrcRC" title='SrcRC' data-ref="46SrcRC" data-ref-filename="46SrcRC">SrcRC</a>);</td></tr>
<tr><th id="283">283</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="50TmpAReg" title='TmpAReg' data-type='llvm::Register' data-ref="50TmpAReg" data-ref-filename="50TmpAReg">TmpAReg</dfn> = <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#49NewSrcRC" title='NewSrcRC' data-ref="49NewSrcRC" data-ref-filename="49NewSrcRC">NewSrcRC</a>);</td></tr>
<tr><th id="284">284</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="51Opc" title='Opc' data-type='unsigned int' data-ref="51Opc" data-ref-filename="51Opc">Opc</dfn> = <a class="local col9 ref" href="#49NewSrcRC" title='NewSrcRC' data-ref="49NewSrcRC" data-ref-filename="49NewSrcRC">NewSrcRC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a> ?</td></tr>
<tr><th id="285">285</th><td>        <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>;</td></tr>
<tr><th id="286">286</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, &amp;<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII" data-ref-filename="34TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc" data-ref-filename="51Opc">Opc</a>),</td></tr>
<tr><th id="287">287</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#50TmpAReg" title='TmpAReg' data-ref="50TmpAReg" data-ref-filename="50TmpAReg">TmpAReg</a>)</td></tr>
<tr><th id="288">288</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48TmpReg" title='TmpReg' data-ref="48TmpReg" data-ref-filename="48TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="289">289</th><td>      <a class="local col8 ref" href="#48TmpReg" title='TmpReg' data-ref="48TmpReg" data-ref-filename="48TmpReg">TmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#50TmpAReg" title='TmpAReg' data-ref="50TmpAReg" data-ref-filename="50TmpAReg">TmpAReg</a>;</td></tr>
<tr><th id="290">290</th><td>    }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48TmpReg" title='TmpReg' data-ref="48TmpReg" data-ref-filename="48TmpReg">TmpReg</a>);</td></tr>
<tr><th id="293">293</th><td>  }</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <a class="local col7 ref" href="#37CopyUse" title='CopyUse' data-ref="37CopyUse" data-ref-filename="37CopyUse">CopyUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="296">296</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" title='isSafeToFoldImmIntoCopy' data-type='bool isSafeToFoldImmIntoCopy(const llvm::MachineInstr * Copy, const llvm::MachineInstr * MoveImm, const llvm::SIInstrInfo * TII, unsigned int &amp; SMovOp, int64_t &amp; Imm)' data-ref="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" data-ref-filename="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl">isSafeToFoldImmIntoCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52Copy" title='Copy' data-type='const llvm::MachineInstr *' data-ref="52Copy" data-ref-filename="52Copy">Copy</dfn>,</td></tr>
<tr><th id="300">300</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53MoveImm" title='MoveImm' data-type='const llvm::MachineInstr *' data-ref="53MoveImm" data-ref-filename="53MoveImm">MoveImm</dfn>,</td></tr>
<tr><th id="301">301</th><td>                                    <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="54TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="54TII" data-ref-filename="54TII">TII</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col5 decl" id="55SMovOp" title='SMovOp' data-type='unsigned int &amp;' data-ref="55SMovOp" data-ref-filename="55SMovOp">SMovOp</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="56Imm" title='Imm' data-type='int64_t &amp;' data-ref="56Imm" data-ref-filename="56Imm">Imm</dfn>) {</td></tr>
<tr><th id="304">304</th><td>  <b>if</b> (<a class="local col2 ref" href="#52Copy" title='Copy' data-ref="52Copy" data-ref-filename="52Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>)</td></tr>
<tr><th id="305">305</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <b>if</b> (!<a class="local col3 ref" href="#53MoveImm" title='MoveImm' data-ref="53MoveImm" data-ref-filename="53MoveImm">MoveImm</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>())</td></tr>
<tr><th id="308">308</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="57ImmOp" title='ImmOp' data-type='const llvm::MachineOperand *' data-ref="57ImmOp" data-ref-filename="57ImmOp">ImmOp</dfn> =</td></tr>
<tr><th id="311">311</th><td>      <a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII" data-ref-filename="54TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(*<a class="local col3 ref" href="#53MoveImm" title='MoveImm' data-ref="53MoveImm" data-ref-filename="53MoveImm">MoveImm</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (!<a class="local col7 ref" href="#57ImmOp" title='ImmOp' data-ref="57ImmOp" data-ref-filename="57ImmOp">ImmOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="313">313</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i>// FIXME: Handle copies with sub-regs.</i></td></tr>
<tr><th id="316">316</th><td>  <b>if</b> (<a class="local col2 ref" href="#52Copy" title='Copy' data-ref="52Copy" data-ref-filename="52Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="317">317</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>switch</b> (<a class="local col3 ref" href="#53MoveImm" title='MoveImm' data-ref="53MoveImm" data-ref-filename="53MoveImm">MoveImm</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="320">320</th><td>  <b>default</b>:</td></tr>
<tr><th id="321">321</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="322">322</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>:</td></tr>
<tr><th id="323">323</th><td>    <a class="local col5 ref" href="#55SMovOp" title='SMovOp' data-ref="55SMovOp" data-ref-filename="55SMovOp">SMovOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="324">324</th><td>    <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>:</td></tr>
<tr><th id="326">326</th><td>    <a class="local col5 ref" href="#55SMovOp" title='SMovOp' data-ref="55SMovOp" data-ref-filename="55SMovOp">SMovOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="327">327</th><td>    <b>break</b>;</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td>  <a class="local col6 ref" href="#56Imm" title='Imm' data-ref="56Imm" data-ref-filename="56Imm">Imm</a> = <a class="local col7 ref" href="#57ImmOp" title='ImmOp' data-ref="57ImmOp" data-ref-filename="57ImmOp">ImmOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="330">330</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><b>template</b> &lt;<b>class</b> UnaryPredicate&gt;</td></tr>
<tr><th id="334">334</th><td><em>bool</em> <dfn class="decl def fn" id="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" title='searchPredecessors' data-ref="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" data-ref-filename="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_">searchPredecessors</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="58MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="58MBB" data-ref-filename="58MBB">MBB</dfn>,</td></tr>
<tr><th id="335">335</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="59CutOff" title='CutOff' data-type='const llvm::MachineBasicBlock *' data-ref="59CutOff" data-ref-filename="59CutOff">CutOff</dfn>,</td></tr>
<tr><th id="336">336</th><td>                        UnaryPredicate <dfn class="local col0 decl" id="60Predicate" title='Predicate' data-type='UnaryPredicate' data-ref="60Predicate" data-ref-filename="60Predicate">Predicate</dfn>) {</td></tr>
<tr><th id="337">337</th><td>  <b>if</b> (<a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a> == <a class="local col9 ref" href="#59CutOff" title='CutOff' data-ref="59CutOff" data-ref-filename="59CutOff">CutOff</a>)</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;const llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev"></a><dfn class="local col1 decl" id="61Visited" title='Visited' data-type='DenseSet&lt;const llvm::MachineBasicBlock *&gt;' data-ref="61Visited" data-ref-filename="61Visited">Visited</dfn>;</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="local col2 decl" id="62Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="62Worklist" data-ref-filename="62Worklist">Worklist</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZNK4llvm17MachineBasicBlock12predecessorsEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>());</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <b>while</b> (!<a class="local col2 ref" href="#62Worklist" title='Worklist' data-ref="62Worklist" data-ref-filename="62Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="344">344</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="63MBB" data-ref-filename="63MBB">MBB</dfn> = <a class="local col2 ref" href="#62Worklist" title='Worklist' data-ref="62Worklist" data-ref-filename="62Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>    <b>if</b> (!<a class="local col1 ref" href="#61Visited" title='Visited' data-ref="61Visited" data-ref-filename="61Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a>).<span class='ref field' title='std::pair&lt;llvm::detail::DenseSetImpl&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;const llvm::MachineBasicBlock *, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseSetPair&lt;const llvm::MachineBasicBlock *&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="347">347</th><td>      <b>continue</b>;</td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (<a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a> == <a class="local col9 ref" href="#59CutOff" title='CutOff' data-ref="59CutOff" data-ref-filename="59CutOff">CutOff</a>)</td></tr>
<tr><th id="349">349</th><td>      <b>continue</b>;</td></tr>
<tr><th id="350">350</th><td>    <b>if</b> (<a class="local col0 ref" href="#60Predicate" title='Predicate' data-ref="60Predicate" data-ref-filename="60Predicate">Predicate</a>(<a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a>))</td></tr>
<tr><th id="351">351</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <a class="local col2 ref" href="#62Worklist" title='Worklist' data-ref="62Worklist" data-ref-filename="62Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendETL0__S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendETL0__S1_" data-ref-filename="_ZN4llvm15SmallVectorImpl6appendETL0__S1_">append</a>(<a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>());</td></tr>
<tr><th id="354">354</th><td>  }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i  data-doc="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">// Checks if there is potential path From instruction To instruction.</i></td></tr>
<tr><th id="360">360</th><td><i  data-doc="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">// If CutOff is specified and it sits in between of that path we ignore</i></td></tr>
<tr><th id="361">361</th><td><i  data-doc="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">// a higher portion of the path and report it is not reachable.</i></td></tr>
<tr><th id="362">362</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" title='isReachable' data-type='bool isReachable(const llvm::MachineInstr * From, const llvm::MachineInstr * To, const llvm::MachineBasicBlock * CutOff, llvm::MachineDominatorTree &amp; MDT)' data-ref="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" data-ref-filename="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">isReachable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64From" title='From' data-type='const llvm::MachineInstr *' data-ref="64From" data-ref-filename="64From">From</dfn>,</td></tr>
<tr><th id="363">363</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="65To" title='To' data-type='const llvm::MachineInstr *' data-ref="65To" data-ref-filename="65To">To</dfn>,</td></tr>
<tr><th id="364">364</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66CutOff" title='CutOff' data-type='const llvm::MachineBasicBlock *' data-ref="66CutOff" data-ref-filename="66CutOff">CutOff</dfn>,</td></tr>
<tr><th id="365">365</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col7 decl" id="67MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="67MDT" data-ref-filename="67MDT">MDT</dfn>) {</td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col7 ref" href="#67MDT" title='MDT' data-ref="67MDT" data-ref-filename="67MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col4 ref" href="#64From" title='From' data-ref="64From" data-ref-filename="64From">From</a>, <a class="local col5 ref" href="#65To" title='To' data-ref="65To" data-ref-filename="65To">To</a>))</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="68MBBFrom" title='MBBFrom' data-type='const llvm::MachineBasicBlock *' data-ref="68MBBFrom" data-ref-filename="68MBBFrom">MBBFrom</dfn> = <a class="local col4 ref" href="#64From" title='From' data-ref="64From" data-ref-filename="64From">From</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="370">370</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="69MBBTo" title='MBBTo' data-type='const llvm::MachineBasicBlock *' data-ref="69MBBTo" data-ref-filename="69MBBTo">MBBTo</dfn> = <a class="local col5 ref" href="#65To" title='To' data-ref="65To" data-ref-filename="65To">To</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// Do predecessor search.</i></td></tr>
<tr><th id="373">373</th><td><i>  // We should almost never get here since we do not usually produce M0 stores</i></td></tr>
<tr><th id="374">374</th><td><i>  // other than -1.</i></td></tr>
<tr><th id="375">375</th><td>  <b>return</b> <a class="tu ref fn" href="#_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" title='searchPredecessors' data-use='c' data-ref="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" data-ref-filename="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_">searchPredecessors</a>(<a class="local col9 ref" href="#69MBBTo" title='MBBTo' data-ref="69MBBTo" data-ref-filename="69MBBTo">MBBTo</a>, <a class="local col6 ref" href="#66CutOff" title='CutOff' data-ref="66CutOff" data-ref-filename="66CutOff">CutOff</a>, [<a class="local col8 ref" href="#68MBBFrom" title='MBBFrom' data-ref="68MBBFrom" data-ref-filename="68MBBFrom">MBBFrom</a>]</td></tr>
<tr><th id="376">376</th><td>           (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="70MBB" data-ref-filename="70MBB">MBB</dfn>) { <b>return</b> <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a> == <a class="local col8 ref" href="#68MBBFrom" title='MBBFrom' data-ref="68MBBFrom" data-ref-filename="68MBBFrom">MBBFrom</a>; });</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><i  data-doc="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE">// Return the first non-prologue instruction in the block.</i></td></tr>
<tr><th id="380">380</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="381">381</th><td><dfn class="tu decl def fn" id="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE" title='getFirstNonPrologue' data-type='MachineBasicBlock::iterator getFirstNonPrologue(llvm::MachineBasicBlock * MBB, const llvm::TargetInstrInfo * TII)' data-ref="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE" data-ref-filename="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE">getFirstNonPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="71MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="71MBB" data-ref-filename="71MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="72TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="72TII" data-ref-filename="72TII">TII</dfn>) {</td></tr>
<tr><th id="382">382</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="73I" title='I' data-type='MachineBasicBlock::iterator' data-ref="73I" data-ref-filename="73I">I</dfn> = <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB" data-ref-filename="71MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="383">383</th><td>  <b>while</b> (<a class="local col3 ref" href="#73I" title='I' data-ref="73I" data-ref-filename="73I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB" data-ref-filename="71MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col2 ref" href="#72TII" title='TII' data-ref="72TII" data-ref-filename="72TII">TII</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#73I" title='I' data-ref="73I" data-ref-filename="73I">I</a>))</td></tr>
<tr><th id="384">384</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#73I" title='I' data-ref="73I" data-ref-filename="73I">I</a>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <b>return</b> <a class="local col3 ref" href="#73I" title='I' data-ref="73I" data-ref-filename="73I">I</a>;</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE">// Hoist and merge identical SGPR initializations into a common predecessor.</i></td></tr>
<tr><th id="390">390</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE">// This is intended to combine M0 initializations, but can work with any</i></td></tr>
<tr><th id="391">391</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE">// SGPR. A VGPR cannot be processed since we cannot guarantee vector</i></td></tr>
<tr><th id="392">392</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE">// executioon.</i></td></tr>
<tr><th id="393">393</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE" title='hoistAndMergeSGPRInits' data-type='bool hoistAndMergeSGPRInits(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo * TRI, llvm::MachineDominatorTree &amp; MDT, const llvm::TargetInstrInfo * TII)' data-ref="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE" data-ref-filename="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE">hoistAndMergeSGPRInits</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg" data-ref-filename="74Reg">Reg</dfn>,</td></tr>
<tr><th id="394">394</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="75MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="75MRI" data-ref-filename="75MRI">MRI</dfn>,</td></tr>
<tr><th id="395">395</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="76TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="76TRI" data-ref-filename="76TRI">TRI</dfn>,</td></tr>
<tr><th id="396">396</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col7 decl" id="77MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="77MDT" data-ref-filename="77MDT">MDT</dfn>,</td></tr>
<tr><th id="397">397</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="78TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="78TII" data-ref-filename="78TII">TII</dfn>) {</td></tr>
<tr><th id="398">398</th><td>  <i>// List of inits by immediate value.</i></td></tr>
<tr><th id="399">399</th><td>  <b>using</b> <dfn class="local col9 typedef" id="79InitListMap" title='InitListMap' data-type='std::map&lt;unsigned int, std::list&lt;MachineInstr *&gt; &gt;' data-ref="79InitListMap" data-ref-filename="79InitListMap">InitListMap</dfn> = <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<em>unsigned</em>, <span class="namespace">std::</span><span class='type' title='std::__cxx11::list' data-ref="std::__cxx11::list" data-ref-filename="std..__cxx11..list">list</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;&gt;;</td></tr>
<tr><th id="400">400</th><td>  <a class="local col9 typedef" href="#79InitListMap" title='InitListMap' data-type='std::map&lt;unsigned int, std::list&lt;MachineInstr *&gt; &gt;' data-ref="79InitListMap" data-ref-filename="79InitListMap">InitListMap</a> <span class='ref fn fake' title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev" data-ref-filename="_ZNSt3mapC1Ev"></span><dfn class="local col0 decl" id="80Inits" title='Inits' data-type='InitListMap' data-ref="80Inits" data-ref-filename="80Inits">Inits</dfn>;</td></tr>
<tr><th id="401">401</th><td>  <i>// List of clobbering instructions.</i></td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="81Clobbers" title='Clobbers' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="81Clobbers" data-ref-filename="81Clobbers">Clobbers</dfn>;</td></tr>
<tr><th id="403">403</th><td>  <i>// List of instructions marked for deletion.</i></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#256" title='llvm::SmallSet&lt;llvm::MachineInstr *, 8, std::less&lt;llvm::MachineInstr *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPNS_12MachineInstrELj8ESt4lessIS2_EEC1Ev" data-ref-filename="_ZN4llvm8SmallSetIPNS_12MachineInstrELj8ESt4lessIS2_EEC1Ev"></a><dfn class="local col2 decl" id="82MergedInstrs" title='MergedInstrs' data-type='SmallSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="82MergedInstrs" data-ref-filename="82MergedInstrs">MergedInstrs</dfn>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83Changed" title='Changed' data-type='bool' data-ref="83Changed" data-ref-filename="83Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI" data-ref-filename="84MI">MI</dfn> : <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI" data-ref-filename="75MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>)) {</td></tr>
<tr><th id="409">409</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="85Imm" title='Imm' data-type='llvm::MachineOperand *' data-ref="85Imm" data-ref-filename="85Imm">Imm</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="410">410</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="86MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="86MO" data-ref-filename="86MO">MO</dfn> : <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="411">411</th><td>      <b>if</b> ((<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; ((<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>) || !<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())) ||</td></tr>
<tr><th id="412">412</th><td>          (!<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) || (<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#85Imm" title='Imm' data-ref="85Imm" data-ref-filename="85Imm">Imm</a>)) {</td></tr>
<tr><th id="413">413</th><td>        <a class="local col5 ref" href="#85Imm" title='Imm' data-ref="85Imm" data-ref-filename="85Imm">Imm</a> = <b>nullptr</b>;</td></tr>
<tr><th id="414">414</th><td>        <b>break</b>;</td></tr>
<tr><th id="415">415</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="416">416</th><td>        <a class="local col5 ref" href="#85Imm" title='Imm' data-ref="85Imm" data-ref-filename="85Imm">Imm</a> = &amp;<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO" data-ref-filename="86MO">MO</a>;</td></tr>
<tr><th id="417">417</th><td>    }</td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (<a class="local col5 ref" href="#85Imm" title='Imm' data-ref="85Imm" data-ref-filename="85Imm">Imm</a>)</td></tr>
<tr><th id="419">419</th><td>      <a class="local col0 ref" href="#80Inits" title='Inits' data-ref="80Inits" data-ref-filename="80Inits">Inits</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_" data-ref-filename="_ZNSt3mapixEOT_">[<a class="local col5 ref" href="#85Imm" title='Imm' data-ref="85Imm" data-ref-filename="85Imm">Imm</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()]</span>.<span class='ref fn' title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontEOT_" data-ref-filename="_ZNSt7__cxx114list10push_frontEOT_">push_front</span>(&amp;<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>);</td></tr>
<tr><th id="420">420</th><td>    <b>else</b></td></tr>
<tr><th id="421">421</th><td>      <a class="local col1 ref" href="#81Clobbers" title='Clobbers' data-ref="81Clobbers" data-ref-filename="81Clobbers">Clobbers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>);</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="87Init" title='Init' data-type='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &amp;' data-ref="87Init" data-ref-filename="87Init">Init</dfn> : <a class="local col0 ref" href="#80Inits" title='Inits' data-ref="80Inits" data-ref-filename="80Inits">Inits</a>) {</td></tr>
<tr><th id="425">425</th><td>    <em>auto</em> &amp;<dfn class="local col8 decl" id="88Defs" title='Defs' data-type='std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &amp;' data-ref="88Defs" data-ref-filename="88Defs">Defs</dfn> = <a class="local col7 ref" href="#87Init" title='Init' data-ref="87Init" data-ref-filename="87Init">Init</a>.<span class='ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="89I1" title='I1' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="89I1" data-ref-filename="89I1">I1</dfn> = <a class="local col8 ref" href="#88Defs" title='Defs' data-ref="88Defs" data-ref-filename="88Defs">Defs</a>.<span class='ref fn' title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv" data-ref-filename="_ZNSt7__cxx114list5beginEv">begin</span>(), <dfn class="local col0 decl" id="90E" title='E' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="90E" data-ref-filename="90E">E</dfn> = <a class="local col8 ref" href="#88Defs" title='Defs' data-ref="88Defs" data-ref-filename="88Defs">Defs</a>.<span class='ref fn' title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv" data-ref-filename="_ZNSt7__cxx114list3endEv">end</span>(); <a class="local col9 ref" href="#89I1" title='I1' data-ref="89I1" data-ref-filename="89I1">I1</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt14_List_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt14_List_iteratorIT_ES4_">!=</span> <a class="local col0 ref" href="#90E" title='E' data-ref="90E" data-ref-filename="90E">E</a>; ) {</td></tr>
<tr><th id="428">428</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="91MI1" title='MI1' data-type='llvm::MachineInstr *' data-ref="91MI1" data-ref-filename="91MI1">MI1</dfn> = <span class='ref fn' title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv" data-ref-filename="_ZNKSt14_List_iteratordeEv">*</span><a class="local col9 ref" href="#89I1" title='I1' data-ref="89I1" data-ref-filename="89I1">I1</a>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="92I2" title='I2' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="92I2" data-ref-filename="92I2">I2</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<span class='ref fn fake' title='std::_List_iterator&lt;llvm::MachineInstr *&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIPN4llvm12MachineInstrEEC1ERKS3_" data-ref-filename="_ZNSt14_List_iteratorIPN4llvm12MachineInstrEEC1ERKS3_"></span><a class="local col9 ref" href="#89I1" title='I1' data-ref="89I1" data-ref-filename="89I1">I1</a>); <a class="local col2 ref" href="#92I2" title='I2' data-ref="92I2" data-ref-filename="92I2">I2</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt14_List_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt14_List_iteratorIT_ES4_">!=</span> <a class="local col0 ref" href="#90E" title='E' data-ref="90E" data-ref-filename="90E">E</a>; ) {</td></tr>
<tr><th id="431">431</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="93MI2" title='MI2' data-type='llvm::MachineInstr *' data-ref="93MI2" data-ref-filename="93MI2">MI2</dfn> = <span class='ref fn' title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv" data-ref-filename="_ZNKSt14_List_iteratordeEv">*</span><a class="local col2 ref" href="#92I2" title='I2' data-ref="92I2" data-ref-filename="92I2">I2</a>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>        <i>// Check any possible interference</i></td></tr>
<tr><th id="434">434</th><td>        <em>auto</em> <dfn class="local col4 decl" id="94interferes" title='interferes' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp:434:27)' data-ref="94interferes" data-ref-filename="94interferes">interferes</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="95From" title='From' data-type='MachineBasicBlock::iterator' data-ref="95From" data-ref-filename="95From">From</dfn>,</td></tr>
<tr><th id="435">435</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="96To" title='To' data-type='MachineBasicBlock::iterator' data-ref="96To" data-ref-filename="96To">To</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MDT.dominates(&amp;*To, &amp;*From));</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>          <em>auto</em> <dfn class="local col7 decl" id="97interferes" title='interferes' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp:439:29)' data-ref="97interferes" data-ref-filename="97interferes">interferes</dfn> = [&amp;<a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"><a class="local col5 ref" href="#95From" title='From' data-ref="95From" data-ref-filename="95From">From</a></a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"><a class="local col6 ref" href="#96To" title='To' data-ref="96To" data-ref-filename="96To">To</a></a>](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>* &amp;<dfn class="local col8 decl" id="98Clobber" title='Clobber' data-type='llvm::MachineInstr *&amp;' data-ref="98Clobber" data-ref-filename="98Clobber">Clobber</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="440">440</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="99MBBFrom" title='MBBFrom' data-type='const llvm::MachineBasicBlock *' data-ref="99MBBFrom" data-ref-filename="99MBBFrom">MBBFrom</dfn> = <a class="local col5 ref" href="#95From" title='From' data-ref="95From" data-ref-filename="95From">From</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="441">441</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="100MBBTo" title='MBBTo' data-type='const llvm::MachineBasicBlock *' data-ref="100MBBTo" data-ref-filename="100MBBTo">MBBTo</dfn> = <a class="local col6 ref" href="#96To" title='To' data-ref="96To" data-ref-filename="96To">To</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="442">442</th><td>            <em>bool</em> <dfn class="local col1 decl" id="101MayClobberFrom" title='MayClobberFrom' data-type='bool' data-ref="101MayClobberFrom" data-ref-filename="101MayClobberFrom">MayClobberFrom</dfn> = <a class="tu ref fn" href="#_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" title='isReachable' data-use='c' data-ref="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" data-ref-filename="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">isReachable</a>(<a class="local col8 ref" href="#98Clobber" title='Clobber' data-ref="98Clobber" data-ref-filename="98Clobber">Clobber</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95From" title='From' data-ref="95From" data-ref-filename="95From">From</a>, <a class="local col0 ref" href="#100MBBTo" title='MBBTo' data-ref="100MBBTo" data-ref-filename="100MBBTo">MBBTo</a>, <span class='refarg'><a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a></span>);</td></tr>
<tr><th id="443">443</th><td>            <em>bool</em> <dfn class="local col2 decl" id="102MayClobberTo" title='MayClobberTo' data-type='bool' data-ref="102MayClobberTo" data-ref-filename="102MayClobberTo">MayClobberTo</dfn> = <a class="tu ref fn" href="#_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" title='isReachable' data-use='c' data-ref="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" data-ref-filename="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">isReachable</a>(<a class="local col8 ref" href="#98Clobber" title='Clobber' data-ref="98Clobber" data-ref-filename="98Clobber">Clobber</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96To" title='To' data-ref="96To" data-ref-filename="96To">To</a>, <a class="local col0 ref" href="#100MBBTo" title='MBBTo' data-ref="100MBBTo" data-ref-filename="100MBBTo">MBBTo</a>, <span class='refarg'><a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a></span>);</td></tr>
<tr><th id="444">444</th><td>            <b>if</b> (!<a class="local col1 ref" href="#101MayClobberFrom" title='MayClobberFrom' data-ref="101MayClobberFrom" data-ref-filename="101MayClobberFrom">MayClobberFrom</a> &amp;&amp; !<a class="local col2 ref" href="#102MayClobberTo" title='MayClobberTo' data-ref="102MayClobberTo" data-ref-filename="102MayClobberTo">MayClobberTo</a>)</td></tr>
<tr><th id="445">445</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="446">446</th><td>            <b>if</b> ((<a class="local col1 ref" href="#101MayClobberFrom" title='MayClobberFrom' data-ref="101MayClobberFrom" data-ref-filename="101MayClobberFrom">MayClobberFrom</a> &amp;&amp; !<a class="local col2 ref" href="#102MayClobberTo" title='MayClobberTo' data-ref="102MayClobberTo" data-ref-filename="102MayClobberTo">MayClobberTo</a>) ||</td></tr>
<tr><th id="447">447</th><td>                (!<a class="local col1 ref" href="#101MayClobberFrom" title='MayClobberFrom' data-ref="101MayClobberFrom" data-ref-filename="101MayClobberFrom">MayClobberFrom</a> &amp;&amp; <a class="local col2 ref" href="#102MayClobberTo" title='MayClobberTo' data-ref="102MayClobberTo" data-ref-filename="102MayClobberTo">MayClobberTo</a>))</td></tr>
<tr><th id="448">448</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="449">449</th><td>            <i>// Both can clobber, this is not an interference only if both are</i></td></tr>
<tr><th id="450">450</th><td><i>            // dominated by Clobber and belong to the same block or if Clobber</i></td></tr>
<tr><th id="451">451</th><td><i>            // properly dominates To, given that To &gt;&gt; From, so it dominates</i></td></tr>
<tr><th id="452">452</th><td><i>            // both and located in a common dominator.</i></td></tr>
<tr><th id="453">453</th><td>            <b>return</b> !((<a class="local col9 ref" href="#99MBBFrom" title='MBBFrom' data-ref="99MBBFrom" data-ref-filename="99MBBFrom">MBBFrom</a> == <a class="local col0 ref" href="#100MBBTo" title='MBBTo' data-ref="100MBBTo" data-ref-filename="100MBBTo">MBBTo</a> &amp;&amp;</td></tr>
<tr><th id="454">454</th><td>                      <a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col8 ref" href="#98Clobber" title='Clobber' data-ref="98Clobber" data-ref-filename="98Clobber">Clobber</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95From" title='From' data-ref="95From" data-ref-filename="95From">From</a>) &amp;&amp;</td></tr>
<tr><th id="455">455</th><td>                      <a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col8 ref" href="#98Clobber" title='Clobber' data-ref="98Clobber" data-ref-filename="98Clobber">Clobber</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96To" title='To' data-ref="96To" data-ref-filename="96To">To</a>)) ||</td></tr>
<tr><th id="456">456</th><td>                     <a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::properlyDominates' data-ref="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_">properlyDominates</a>(<a class="local col8 ref" href="#98Clobber" title='Clobber' data-ref="98Clobber" data-ref-filename="98Clobber">Clobber</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col0 ref" href="#100MBBTo" title='MBBTo' data-ref="100MBBTo" data-ref-filename="100MBBTo">MBBTo</a>));</td></tr>
<tr><th id="457">457</th><td>          };</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>          <b>return</b> (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col1 ref" href="#81Clobbers" title='Clobbers' data-ref="81Clobbers" data-ref-filename="81Clobbers">Clobbers</a></span>, <a class="tu ref fn fake" href="#439" title='hoistAndMergeSGPRInits(unsigned int, const llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo *, llvm::MachineDominatorTree &amp;, const llvm::TargetInstrInfo *)::(anonymous class)::operator()(MachineBasicBlock::iterator, MachineBasicBlock::iterator)::(anonymous class)::' data-use='c' data-ref="_ZZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_25366486" data-ref-filename="_ZZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_25366486"></a><a class="local col7 ref" href="#97interferes" title='interferes' data-ref="97interferes" data-ref-filename="97interferes">interferes</a>)) ||</td></tr>
<tr><th id="460">460</th><td>                 (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col0 ref" href="#80Inits" title='Inits' data-ref="80Inits" data-ref-filename="80Inits">Inits</a></span>, [&amp;](<a class="local col9 typedef" href="#79InitListMap" title='InitListMap' data-type='std::map&lt;unsigned int, std::list&lt;MachineInstr *&gt; &gt;' data-ref="79InitListMap" data-ref-filename="79InitListMap">InitListMap</a>::<span class='typedef' title='std::map&lt;unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt; &gt;::value_type' data-type='std::pair&lt;const unsigned int, list&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::map{unsignedint,std::__cxx11::list{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},std::less{unsignedint},std::allocator{std::pair{const6045246" data-ref-filename="std..map{unsignedint,std..__cxx11..list{llvm..MachineInstr*,std..allocator{llvm..MachineInstr*}},std..less{unsignedint},std..allocator{std..pair{const6045246">value_type</span> &amp;<dfn class="local col3 decl" id="103C" title='C' data-type='InitListMap::value_type &amp;' data-ref="103C" data-ref-filename="103C">C</dfn>) {</td></tr>
<tr><th id="461">461</th><td>                    <b>return</b> <a class="local col3 ref" href="#103C" title='C' data-ref="103C" data-ref-filename="103C">C</a>.<span class='ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> != <a class="local col7 ref" href="#87Init" title='Init' data-ref="87Init" data-ref-filename="87Init">Init</a>.<span class='ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> &amp;&amp;</td></tr>
<tr><th id="462">462</th><td>                           <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col3 ref" href="#103C" title='C' data-ref="103C" data-ref-filename="103C">C</a>.<span class='ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span></span>, <a class="tu ref fn fake" href="#439" title='hoistAndMergeSGPRInits(unsigned int, const llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo *, llvm::MachineDominatorTree &amp;, const llvm::TargetInstrInfo *)::(anonymous class)::operator()(MachineBasicBlock::iterator, MachineBasicBlock::iterator)::(anonymous class)::' data-use='c' data-ref="_ZZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_25366486" data-ref-filename="_ZZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_25366486"></a><a class="local col7 ref" href="#97interferes" title='interferes' data-ref="97interferes" data-ref-filename="97interferes">interferes</a>);</td></tr>
<tr><th id="463">463</th><td>                  }));</td></tr>
<tr><th id="464">464</th><td>        };</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>        <b>if</b> (<a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>, <a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>)) {</td></tr>
<tr><th id="467">467</th><td>          <b>if</b> (!<a class="local col4 ref" href="#94interferes" title='interferes' data-ref="94interferes" data-ref-filename="94interferes">interferes</a><a class="tu ref fn" href="#_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" title='hoistAndMergeSGPRInits(unsigned int, const llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo *, llvm::MachineDominatorTree &amp;, const llvm::TargetInstrInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" data-ref-filename="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>)</a>) {</td></tr>
<tr><th id="468">468</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="469">469</th><td>                       &lt;&lt; <q>"Erasing from "</q></td></tr>
<tr><th id="470">470</th><td>                       &lt;&lt; printMBBReference(*MI2-&gt;getParent()) &lt;&lt; <q>" "</q> &lt;&lt; *MI2);</td></tr>
<tr><th id="471">471</th><td>            <a class="local col2 ref" href="#82MergedInstrs" title='MergedInstrs' data-ref="82MergedInstrs" data-ref-filename="82MergedInstrs">MergedInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>);</td></tr>
<tr><th id="472">472</th><td>            <a class="local col3 ref" href="#83Changed" title='Changed' data-ref="83Changed" data-ref-filename="83Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="473">473</th><td>            <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col2 ref" href="#92I2" title='I2' data-ref="92I2" data-ref-filename="92I2">I2</a>;</td></tr>
<tr><th id="474">474</th><td>            <b>continue</b>;</td></tr>
<tr><th id="475">475</th><td>          }</td></tr>
<tr><th id="476">476</th><td>        } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>, <a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>)) {</td></tr>
<tr><th id="477">477</th><td>          <b>if</b> (!<a class="local col4 ref" href="#94interferes" title='interferes' data-ref="94interferes" data-ref-filename="94interferes">interferes</a><a class="tu ref fn" href="#_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" title='hoistAndMergeSGPRInits(unsigned int, const llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo *, llvm::MachineDominatorTree &amp;, const llvm::TargetInstrInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" data-ref-filename="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>)</a>) {</td></tr>
<tr><th id="478">478</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="479">479</th><td>                       &lt;&lt; <q>"Erasing from "</q></td></tr>
<tr><th id="480">480</th><td>                       &lt;&lt; printMBBReference(*MI1-&gt;getParent()) &lt;&lt; <q>" "</q> &lt;&lt; *MI1);</td></tr>
<tr><th id="481">481</th><td>            <a class="local col2 ref" href="#82MergedInstrs" title='MergedInstrs' data-ref="82MergedInstrs" data-ref-filename="82MergedInstrs">MergedInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>);</td></tr>
<tr><th id="482">482</th><td>            <a class="local col3 ref" href="#83Changed" title='Changed' data-ref="83Changed" data-ref-filename="83Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="483">483</th><td>            <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col9 ref" href="#89I1" title='I1' data-ref="89I1" data-ref-filename="89I1">I1</a>;</td></tr>
<tr><th id="484">484</th><td>            <b>break</b>;</td></tr>
<tr><th id="485">485</th><td>          }</td></tr>
<tr><th id="486">486</th><td>        } <b>else</b> {</td></tr>
<tr><th id="487">487</th><td>          <em>auto</em> *<dfn class="local col4 decl" id="104MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="104MBB" data-ref-filename="104MBB">MBB</dfn> = <a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT" data-ref-filename="77MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),</td></tr>
<tr><th id="488">488</th><td>                                                     <a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="489">489</th><td>          <b>if</b> (!<a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a>) {</td></tr>
<tr><th id="490">490</th><td>            <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col2 ref" href="#92I2" title='I2' data-ref="92I2" data-ref-filename="92I2">I2</a>;</td></tr>
<tr><th id="491">491</th><td>            <b>continue</b>;</td></tr>
<tr><th id="492">492</th><td>          }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="105I" title='I' data-type='MachineBasicBlock::iterator' data-ref="105I" data-ref-filename="105I">I</dfn> = <a class="tu ref fn" href="#_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE" title='getFirstNonPrologue' data-use='c' data-ref="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE" data-ref-filename="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE">getFirstNonPrologue</a>(<a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a>, <a class="local col8 ref" href="#78TII" title='TII' data-ref="78TII" data-ref-filename="78TII">TII</a>);</td></tr>
<tr><th id="495">495</th><td>          <b>if</b> (!<a class="local col4 ref" href="#94interferes" title='interferes' data-ref="94interferes" data-ref-filename="94interferes">interferes</a><a class="tu ref fn" href="#_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" title='hoistAndMergeSGPRInits(unsigned int, const llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo *, llvm::MachineDominatorTree &amp;, const llvm::TargetInstrInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" data-ref-filename="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>)</a> &amp;&amp; !<a class="local col4 ref" href="#94interferes" title='interferes' data-ref="94interferes" data-ref-filename="94interferes">interferes</a><a class="tu ref fn" href="#_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" title='hoistAndMergeSGPRInits(unsigned int, const llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo *, llvm::MachineDominatorTree &amp;, const llvm::TargetInstrInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835" data-ref-filename="_ZZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoEENK3$_0clENS_266909835">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>)</a>) {</td></tr>
<tr><th id="496">496</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="497">497</th><td>                       &lt;&lt; <q>"Erasing from "</q></td></tr>
<tr><th id="498">498</th><td>                       &lt;&lt; printMBBReference(*MI1-&gt;getParent()) &lt;&lt; <q>" "</q> &lt;&lt; *MI1</td></tr>
<tr><th id="499">499</th><td>                       &lt;&lt; <q>"and moving from "</q></td></tr>
<tr><th id="500">500</th><td>                       &lt;&lt; printMBBReference(*MI2-&gt;getParent()) &lt;&lt; <q>" to "</q></td></tr>
<tr><th id="501">501</th><td>                       &lt;&lt; printMBBReference(*I-&gt;getParent()) &lt;&lt; <q>" "</q> &lt;&lt; *MI2);</td></tr>
<tr><th id="502">502</th><td>            <a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>, <a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2" data-ref-filename="93MI2">MI2</a>);</td></tr>
<tr><th id="503">503</th><td>            <a class="local col2 ref" href="#82MergedInstrs" title='MergedInstrs' data-ref="82MergedInstrs" data-ref-filename="82MergedInstrs">MergedInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#91MI1" title='MI1' data-ref="91MI1" data-ref-filename="91MI1">MI1</a>);</td></tr>
<tr><th id="504">504</th><td>            <a class="local col3 ref" href="#83Changed" title='Changed' data-ref="83Changed" data-ref-filename="83Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>            <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col9 ref" href="#89I1" title='I1' data-ref="89I1" data-ref-filename="89I1">I1</a>;</td></tr>
<tr><th id="506">506</th><td>            <b>break</b>;</td></tr>
<tr><th id="507">507</th><td>          }</td></tr>
<tr><th id="508">508</th><td>        }</td></tr>
<tr><th id="509">509</th><td>        <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col2 ref" href="#92I2" title='I2' data-ref="92I2" data-ref-filename="92I2">I2</a>;</td></tr>
<tr><th id="510">510</th><td>      }</td></tr>
<tr><th id="511">511</th><td>      <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col9 ref" href="#89I1" title='I1' data-ref="89I1" data-ref-filename="89I1">I1</a>;</td></tr>
<tr><th id="512">512</th><td>    }</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <i>// Remove initializations that were merged into another.</i></td></tr>
<tr><th id="516">516</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="106Init" title='Init' data-type='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &amp;' data-ref="106Init" data-ref-filename="106Init">Init</dfn> : <a class="local col0 ref" href="#80Inits" title='Inits' data-ref="80Inits" data-ref-filename="80Inits">Inits</a>) {</td></tr>
<tr><th id="517">517</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="107Defs" title='Defs' data-type='std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &amp;' data-ref="107Defs" data-ref-filename="107Defs">Defs</dfn> = <a class="local col6 ref" href="#106Init" title='Init' data-ref="106Init" data-ref-filename="106Init">Init</a>.<span class='ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="518">518</th><td>    <em>auto</em> <dfn class="local col8 decl" id="108I" title='I' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="108I" data-ref-filename="108I">I</dfn> = <a class="local col7 ref" href="#107Defs" title='Defs' data-ref="107Defs" data-ref-filename="107Defs">Defs</a>.<span class='ref fn' title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv" data-ref-filename="_ZNSt7__cxx114list5beginEv">begin</span>();</td></tr>
<tr><th id="519">519</th><td>    <b>while</b> (<a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt14_List_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt14_List_iteratorIT_ES4_">!=</span> <a class="local col7 ref" href="#107Defs" title='Defs' data-ref="107Defs" data-ref-filename="107Defs">Defs</a>.<span class='ref fn' title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv" data-ref-filename="_ZNSt7__cxx114list3endEv">end</span>()) {</td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (<a class="local col2 ref" href="#82MergedInstrs" title='MergedInstrs' data-ref="82MergedInstrs" data-ref-filename="82MergedInstrs">MergedInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<span class='ref fn' title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv" data-ref-filename="_ZNKSt14_List_iteratordeEv">*</span><a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>)) {</td></tr>
<tr><th id="521">521</th><td>        (<span class='ref fn' title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv" data-ref-filename="_ZNKSt14_List_iteratordeEv">*</span><a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="522">522</th><td>        <a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a> <span class='ref fn' title='std::_List_iterator&lt;llvm::MachineInstr *&gt;::operator=' data-ref="_ZNSt14_List_iteratorIPN4llvm12MachineInstrEEaSEOS3_" data-ref-filename="_ZNSt14_List_iteratorIPN4llvm12MachineInstrEEaSEOS3_">=</span> <a class="local col7 ref" href="#107Defs" title='Defs' data-ref="107Defs" data-ref-filename="107Defs">Defs</a>.<span class='ref fn' title='std::__cxx11::list::erase' data-ref="_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E" data-ref-filename="_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E">erase</span>(<span class='ref fn fake' title='std::_List_const_iterator::_List_const_iterator&lt;type-parameter-0-0&gt;' data-ref="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E" data-ref-filename="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E"></span><a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>);</td></tr>
<tr><th id="523">523</th><td>      } <b>else</b></td></tr>
<tr><th id="524">524</th><td>        <span class='ref fn' title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv" data-ref-filename="_ZNSt14_List_iteratorppEv">++</span><a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>;</td></tr>
<tr><th id="525">525</th><td>    }</td></tr>
<tr><th id="526">526</th><td>  }</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i>// Try to schedule SGPR initializations as early as possible in the MBB.</i></td></tr>
<tr><th id="529">529</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="109Init" title='Init' data-type='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &amp;' data-ref="109Init" data-ref-filename="109Init">Init</dfn> : <a class="local col0 ref" href="#80Inits" title='Inits' data-ref="80Inits" data-ref-filename="80Inits">Inits</a>) {</td></tr>
<tr><th id="530">530</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="110Defs" title='Defs' data-type='std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &amp;' data-ref="110Defs" data-ref-filename="110Defs">Defs</dfn> = <a class="local col9 ref" href="#109Init" title='Init' data-ref="109Init" data-ref-filename="109Init">Init</a>.<span class='ref field' title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="531">531</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="111MI" title='MI' data-type='llvm::MachineInstr *' data-ref="111MI" data-ref-filename="111MI">MI</dfn> : <a class="local col0 ref" href="#110Defs" title='Defs' data-ref="110Defs" data-ref-filename="110Defs">Defs</a>) {</td></tr>
<tr><th id="532">532</th><td>      <em>auto</em> <dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="112MBB" data-ref-filename="112MBB">MBB</dfn> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="533">533</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113BoundaryMI" title='BoundaryMI' data-type='llvm::MachineInstr &amp;' data-ref="113BoundaryMI" data-ref-filename="113BoundaryMI">BoundaryMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="tu ref fn" href="#_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE" title='getFirstNonPrologue' data-use='c' data-ref="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE" data-ref-filename="_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE">getFirstNonPrologue</a>(<a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a>, <a class="local col8 ref" href="#78TII" title='TII' data-ref="78TII" data-ref-filename="78TII">TII</a>);</td></tr>
<tr><th id="534">534</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col4 decl" id="114B" title='B' data-type='MachineBasicBlock::reverse_iterator' data-ref="114B" data-ref-filename="114B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col3 ref" href="#113BoundaryMI" title='BoundaryMI' data-ref="113BoundaryMI" data-ref-filename="113BoundaryMI">BoundaryMI</a>);</td></tr>
<tr><th id="535">535</th><td>      <i>// Check if B should actually be a boundary. If not set the previous</i></td></tr>
<tr><th id="536">536</th><td><i>      // instruction as the boundary instead.</i></td></tr>
<tr><th id="537">537</th><td>      <b>if</b> (!<a class="local col8 ref" href="#78TII" title='TII' data-ref="78TII" data-ref-filename="78TII">TII</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#114B" title='B' data-ref="114B" data-ref-filename="114B">B</a>))</td></tr>
<tr><th id="538">538</th><td>        <a class="local col4 ref" href="#114B" title='B' data-ref="114B" data-ref-filename="114B">B</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>      <em>auto</em> <dfn class="local col5 decl" id="115R" title='R' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;' data-ref="115R" data-ref-filename="115R">R</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>());</td></tr>
<tr><th id="541">541</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="116Threshold" title='Threshold' data-type='const unsigned int' data-ref="116Threshold" data-ref-filename="116Threshold">Threshold</dfn> = <var>50</var>;</td></tr>
<tr><th id="542">542</th><td>      <i>// Search until B or Threshold for a place to insert the initialization.</i></td></tr>
<tr><th id="543">543</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117I" title='I' data-type='unsigned int' data-ref="117I" data-ref-filename="117I">I</dfn> = <var>0</var>; <a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="local col4 ref" href="#114B" title='B' data-ref="114B" data-ref-filename="114B">B</a> &amp;&amp; <a class="local col7 ref" href="#117I" title='I' data-ref="117I" data-ref-filename="117I">I</a> &lt; <a class="local col6 ref" href="#116Threshold" title='Threshold' data-ref="116Threshold" data-ref-filename="116Threshold">Threshold</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a>, ++<a class="local col7 ref" href="#117I" title='I' data-ref="117I" data-ref-filename="117I">I</a>)</td></tr>
<tr><th id="544">544</th><td>        <b>if</b> (<a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>, <a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>) || <a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>, <a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI" data-ref-filename="76TRI">TRI</a>) ||</td></tr>
<tr><th id="545">545</th><td>            <a class="local col8 ref" href="#78TII" title='TII' data-ref="78TII" data-ref-filename="78TII">TII</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a>, <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a>, *<a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()))</td></tr>
<tr><th id="546">546</th><td>          <b>break</b>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>      <i>// Move to directly after R.</i></td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a> != <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>)</td></tr>
<tr><th id="550">550</th><td>        <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#115R" title='R' data-ref="115R" data-ref-filename="115R">R</a>, <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>);</td></tr>
<tr><th id="551">551</th><td>    }</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="local col3 ref" href="#83Changed" title='Changed' data-ref="83Changed" data-ref-filename="83Changed">Changed</a>)</td></tr>
<tr><th id="555">555</th><td>    <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI" data-ref-filename="75MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <a class="local col3 ref" href="#83Changed" title='Changed' data-ref="83Changed" data-ref-filename="83Changed">Changed</a>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="118MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="118MF" data-ref-filename="118MF">MF</dfn>) {</td></tr>
<tr><th id="561">561</th><td>  <i>// Only need to run this in SelectionDAG path.</i></td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (<a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv" data-ref-filename="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" data-ref-filename="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="563">563</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::Selected" title='llvm::MachineFunctionProperties::Property::Selected' data-ref="llvm::MachineFunctionProperties::Property::Selected" data-ref-filename="llvm..MachineFunctionProperties..Property..Selected">Selected</a>))</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="119ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="119ST" data-ref-filename="119ST">ST</dfn> = <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="567">567</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='w' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a> = &amp;<a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="568">568</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='w' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a> = <a class="local col9 ref" href="#119ST" title='ST' data-ref="119ST" data-ref-filename="119ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="569">569</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='w' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a> = <a class="local col9 ref" href="#119ST" title='ST' data-ref="119ST" data-ref-filename="119ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="570">570</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='w' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col0 decl" id="120BI" title='BI' data-type='MachineFunction::iterator' data-ref="120BI" data-ref-filename="120BI">BI</dfn> = <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col1 decl" id="121BE" title='BE' data-type='MachineFunction::iterator' data-ref="121BE" data-ref-filename="121BE">BE</dfn> = <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="573">573</th><td>                                                  <a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#121BE" title='BE' data-ref="121BE" data-ref-filename="121BE">BE</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a>) {</td></tr>
<tr><th id="574">574</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="122MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="122MBB" data-ref-filename="122MBB">MBB</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a>;</td></tr>
<tr><th id="575">575</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="123I" title='I' data-type='MachineBasicBlock::iterator' data-ref="123I" data-ref-filename="123I">I</dfn> = <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="124E" title='E' data-type='MachineBasicBlock::iterator' data-ref="124E" data-ref-filename="124E">E</dfn> = <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#123I" title='I' data-ref="123I" data-ref-filename="123I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#124E" title='E' data-ref="124E" data-ref-filename="124E">E</a>;</td></tr>
<tr><th id="576">576</th><td>         <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#123I" title='I' data-ref="123I" data-ref-filename="123I">I</a>) {</td></tr>
<tr><th id="577">577</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="125MI" data-ref-filename="125MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#123I" title='I' data-ref="123I" data-ref-filename="123I">I</a>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>      <b>switch</b> (<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="580">580</th><td>      <b>default</b>:</td></tr>
<tr><th id="581">581</th><td>        <b>continue</b>;</td></tr>
<tr><th id="582">582</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="583">583</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>:</td></tr>
<tr><th id="584">584</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>:</td></tr>
<tr><th id="585">585</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>: {</td></tr>
<tr><th id="586">586</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="126DstReg" title='DstReg' data-type='llvm::Register' data-ref="126DstReg" data-ref-filename="126DstReg">DstReg</dfn> = <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="127SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="127SrcRC" data-ref-filename="127SrcRC">SrcRC</dfn>, *<dfn class="local col8 decl" id="128DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="128DstRC" data-ref-filename="128DstRC">DstRC</dfn>;</td></tr>
<tr><th id="589">589</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col7 ref" href="#127SrcRC" title='SrcRC' data-ref="127SrcRC" data-ref-filename="127SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col8 ref" href="#128DstRC" title='DstRC' data-ref="128DstRC" data-ref-filename="128DstRC">DstRC</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getCopyRegClasses' data-use='c' data-ref="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE">getCopyRegClasses</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>, *<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>, *<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>);</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>        <b>if</b> (!<a class="local col6 ref" href="#126DstReg" title='DstReg' data-ref="126DstReg" data-ref-filename="126DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="592">592</th><td>          <i>// If the destination register is a physical register there isn't</i></td></tr>
<tr><th id="593">593</th><td><i>          // really much we can do to fix this.</i></td></tr>
<tr><th id="594">594</th><td><i>          // Some special instructions use M0 as an input. Some even only use</i></td></tr>
<tr><th id="595">595</th><td><i>          // the first lane. Insert a readfirstlane and hope for the best.</i></td></tr>
<tr><th id="596">596</th><td>          <b>if</b> (<a class="local col6 ref" href="#126DstReg" title='DstReg' data-ref="126DstReg" data-ref-filename="126DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col7 ref" href="#127SrcRC" title='SrcRC' data-ref="127SrcRC" data-ref-filename="127SrcRC">SrcRC</a>)) {</td></tr>
<tr><th id="597">597</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="129TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="129TmpReg" data-ref-filename="129TmpReg">TmpReg</dfn></td></tr>
<tr><th id="598">598</th><td>              = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="601">601</th><td>                    <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129TmpReg" title='TmpReg' data-ref="129TmpReg" data-ref-filename="129TmpReg">TmpReg</a>)</td></tr>
<tr><th id="602">602</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="603">603</th><td>            <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129TmpReg" title='TmpReg' data-ref="129TmpReg" data-ref-filename="129TmpReg">TmpReg</a>);</td></tr>
<tr><th id="604">604</th><td>          }</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>          <b>continue</b>;</td></tr>
<tr><th id="607">607</th><td>        }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isVGPRToSGPRCopy' data-use='c' data-ref="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" data-ref-filename="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isVGPRToSGPRCopy</a>(<a class="local col7 ref" href="#127SrcRC" title='SrcRC' data-ref="127SrcRC" data-ref-filename="127SrcRC">SrcRC</a>, <a class="local col8 ref" href="#128DstRC" title='DstRC' data-ref="128DstRC" data-ref-filename="128DstRC">DstRC</a>, *<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>)) {</td></tr>
<tr><th id="610">610</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="130SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="130SrcReg" data-ref-filename="130SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="611">611</th><td>          <b>if</b> (!<a class="local col0 ref" href="#130SrcReg" title='SrcReg' data-ref="130SrcReg" data-ref-filename="130SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="612">612</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="131NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="131NewBB" data-ref-filename="131NewBB">NewBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a>);</td></tr>
<tr><th id="613">613</th><td>            <b>if</b> (<a class="local col1 ref" href="#131NewBB" title='NewBB' data-ref="131NewBB" data-ref-filename="131NewBB">NewBB</a> &amp;&amp; <a class="local col1 ref" href="#131NewBB" title='NewBB' data-ref="131NewBB" data-ref-filename="131NewBB">NewBB</a> != <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>) {</td></tr>
<tr><th id="614">614</th><td>              <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a> = <a class="local col1 ref" href="#131NewBB" title='NewBB' data-ref="131NewBB" data-ref-filename="131NewBB">NewBB</a>;</td></tr>
<tr><th id="615">615</th><td>              <a class="local col4 ref" href="#124E" title='E' data-ref="124E" data-ref-filename="124E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="616">616</th><td>              <a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>);</td></tr>
<tr><th id="617">617</th><td>              <a class="local col1 ref" href="#121BE" title='BE' data-ref="121BE" data-ref-filename="121BE">BE</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="618">618</th><td>            }</td></tr>
<tr><th id="619">619</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!NewBB || NewBB == I-&gt;getParent()) &amp;&amp;</td></tr>
<tr><th id="620">620</th><td>                   <q>"moveToVALU did not return the right basic block"</q>);</td></tr>
<tr><th id="621">621</th><td>            <b>break</b>;</td></tr>
<tr><th id="622">622</th><td>          }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="132DefMI" data-ref-filename="132DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130SrcReg" title='SrcReg' data-ref="130SrcReg" data-ref-filename="130SrcReg">SrcReg</a>);</td></tr>
<tr><th id="625">625</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="133SMovOp" title='SMovOp' data-type='unsigned int' data-ref="133SMovOp" data-ref-filename="133SMovOp">SMovOp</dfn>;</td></tr>
<tr><th id="626">626</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="134Imm" title='Imm' data-type='int64_t' data-ref="134Imm" data-ref-filename="134Imm">Imm</dfn>;</td></tr>
<tr><th id="627">627</th><td>          <i>// If we are just copying an immediate, we can replace the copy with</i></td></tr>
<tr><th id="628">628</th><td><i>          // s_mov_b32.</i></td></tr>
<tr><th id="629">629</th><td>          <b>if</b> (<a class="tu ref fn" href="#_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" title='isSafeToFoldImmIntoCopy' data-use='c' data-ref="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" data-ref-filename="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl">isSafeToFoldImmIntoCopy</a>(&amp;<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>, <a class="local col2 ref" href="#132DefMI" title='DefMI' data-ref="132DefMI" data-ref-filename="132DefMI">DefMI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>, <span class='refarg'><a class="local col3 ref" href="#133SMovOp" title='SMovOp' data-ref="133SMovOp" data-ref-filename="133SMovOp">SMovOp</a></span>, <span class='refarg'><a class="local col4 ref" href="#134Imm" title='Imm' data-ref="134Imm" data-ref-filename="134Imm">Imm</a></span>)) {</td></tr>
<tr><th id="630">630</th><td>            <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col4 ref" href="#134Imm" title='Imm' data-ref="134Imm" data-ref-filename="134Imm">Imm</a>);</td></tr>
<tr><th id="631">631</th><td>            <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'><a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a></span>);</td></tr>
<tr><th id="632">632</th><td>            <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#133SMovOp" title='SMovOp' data-ref="133SMovOp" data-ref-filename="133SMovOp">SMovOp</a>));</td></tr>
<tr><th id="633">633</th><td>            <b>break</b>;</td></tr>
<tr><th id="634">634</th><td>          }</td></tr>
<tr><th id="635">635</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="135NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="135NewBB" data-ref-filename="135NewBB">NewBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a>);</td></tr>
<tr><th id="636">636</th><td>          <b>if</b> (<a class="local col5 ref" href="#135NewBB" title='NewBB' data-ref="135NewBB" data-ref-filename="135NewBB">NewBB</a> &amp;&amp; <a class="local col5 ref" href="#135NewBB" title='NewBB' data-ref="135NewBB" data-ref-filename="135NewBB">NewBB</a> != <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>) {</td></tr>
<tr><th id="637">637</th><td>            <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a> = <a class="local col5 ref" href="#135NewBB" title='NewBB' data-ref="135NewBB" data-ref-filename="135NewBB">NewBB</a>;</td></tr>
<tr><th id="638">638</th><td>            <a class="local col4 ref" href="#124E" title='E' data-ref="124E" data-ref-filename="124E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="639">639</th><td>            <a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>);</td></tr>
<tr><th id="640">640</th><td>            <a class="local col1 ref" href="#121BE" title='BE' data-ref="121BE" data-ref-filename="121BE">BE</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="641">641</th><td>          }</td></tr>
<tr><th id="642">642</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!NewBB || NewBB == I-&gt;getParent()) &amp;&amp;</td></tr>
<tr><th id="643">643</th><td>                 <q>"moveToVALU did not return the right basic block"</q>);</td></tr>
<tr><th id="644">644</th><td>        } <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isSGPRToVGPRCopy' data-use='c' data-ref="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" data-ref-filename="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isSGPRToVGPRCopy</a>(<a class="local col7 ref" href="#127SrcRC" title='SrcRC' data-ref="127SrcRC" data-ref-filename="127SrcRC">SrcRC</a>, <a class="local col8 ref" href="#128DstRC" title='DstRC' data-ref="128DstRC" data-ref-filename="128DstRC">DstRC</a>, *<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>)) {</td></tr>
<tr><th id="645">645</th><td>          <a class="tu ref fn" href="#_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='tryChangeVGPRtoSGPRinCopy' data-use='c' data-ref="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" data-ref-filename="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">tryChangeVGPRtoSGPRinCopy</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>);</td></tr>
<tr><th id="646">646</th><td>        }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>        <b>break</b>;</td></tr>
<tr><th id="649">649</th><td>      }</td></tr>
<tr><th id="650">650</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>: {</td></tr>
<tr><th id="651">651</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="136NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="136NewBB" data-ref-filename="136NewBB">NewBB</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFixSGPRCopies::processPHINode' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE">processPHINode</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>);</td></tr>
<tr><th id="652">652</th><td>        <b>if</b> (<a class="local col6 ref" href="#136NewBB" title='NewBB' data-ref="136NewBB" data-ref-filename="136NewBB">NewBB</a> &amp;&amp; <a class="local col6 ref" href="#136NewBB" title='NewBB' data-ref="136NewBB" data-ref-filename="136NewBB">NewBB</a> != <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>) {</td></tr>
<tr><th id="653">653</th><td>          <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a> = <a class="local col6 ref" href="#136NewBB" title='NewBB' data-ref="136NewBB" data-ref-filename="136NewBB">NewBB</a>;</td></tr>
<tr><th id="654">654</th><td>          <a class="local col4 ref" href="#124E" title='E' data-ref="124E" data-ref-filename="124E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="655">655</th><td>          <a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>);</td></tr>
<tr><th id="656">656</th><td>          <a class="local col1 ref" href="#121BE" title='BE' data-ref="121BE" data-ref-filename="121BE">BE</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="657">657</th><td>        }</td></tr>
<tr><th id="658">658</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!NewBB || NewBB == I-&gt;getParent()) &amp;&amp;</td></tr>
<tr><th id="659">659</th><td>               <q>"moveToVALU did not return the right basic block"</q>);</td></tr>
<tr><th id="660">660</th><td>        <b>break</b>;</td></tr>
<tr><th id="661">661</th><td>      }</td></tr>
<tr><th id="662">662</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="663">663</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>, <var>0</var>)) ||</td></tr>
<tr><th id="664">664</th><td>            !<a class="tu ref fn" href="#_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='hasVectorOperands' data-use='c' data-ref="_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" data-ref-filename="_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">hasVectorOperands</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>)) {</td></tr>
<tr><th id="665">665</th><td>          <a class="tu ref fn" href="#_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE" title='foldVGPRCopyIntoRegSequence' data-use='c' data-ref="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE" data-ref-filename="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">foldVGPRCopyIntoRegSequence</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a></span>);</td></tr>
<tr><th id="666">666</th><td>          <b>continue</b>;</td></tr>
<tr><th id="667">667</th><td>        }</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fixing REG_SEQUENCE: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="137NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="137NewBB" data-ref-filename="137NewBB">NewBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a>);</td></tr>
<tr><th id="672">672</th><td>        <b>if</b> (<a class="local col7 ref" href="#137NewBB" title='NewBB' data-ref="137NewBB" data-ref-filename="137NewBB">NewBB</a> &amp;&amp; <a class="local col7 ref" href="#137NewBB" title='NewBB' data-ref="137NewBB" data-ref-filename="137NewBB">NewBB</a> != <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>) {</td></tr>
<tr><th id="673">673</th><td>          <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a> = <a class="local col7 ref" href="#137NewBB" title='NewBB' data-ref="137NewBB" data-ref-filename="137NewBB">NewBB</a>;</td></tr>
<tr><th id="674">674</th><td>          <a class="local col4 ref" href="#124E" title='E' data-ref="124E" data-ref-filename="124E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="675">675</th><td>          <a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>);</td></tr>
<tr><th id="676">676</th><td>          <a class="local col1 ref" href="#121BE" title='BE' data-ref="121BE" data-ref-filename="121BE">BE</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="677">677</th><td>        }</td></tr>
<tr><th id="678">678</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!NewBB || NewBB == I-&gt;getParent()) &amp;&amp;</td></tr>
<tr><th id="679">679</th><td>               <q>"moveToVALU did not return the right basic block"</q>);</td></tr>
<tr><th id="680">680</th><td>        <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>      }</td></tr>
<tr><th id="682">682</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>: {</td></tr>
<tr><th id="683">683</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="138DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="138DstRC" data-ref-filename="138DstRC">DstRC</dfn>, *<dfn class="local col9 decl" id="139Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="139Src0RC" data-ref-filename="139Src0RC">Src0RC</dfn>, *<dfn class="local col0 decl" id="140Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="140Src1RC" data-ref-filename="140Src1RC">Src1RC</dfn>;</td></tr>
<tr><th id="684">684</th><td>        <a class="local col8 ref" href="#138DstRC" title='DstRC' data-ref="138DstRC" data-ref-filename="138DstRC">DstRC</a> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="685">685</th><td>        <a class="local col9 ref" href="#139Src0RC" title='Src0RC' data-ref="139Src0RC" data-ref-filename="139Src0RC">Src0RC</a> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="686">686</th><td>        <a class="local col0 ref" href="#140Src1RC" title='Src1RC' data-ref="140Src1RC" data-ref-filename="140Src1RC">Src1RC</a> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="687">687</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col8 ref" href="#138DstRC" title='DstRC' data-ref="138DstRC" data-ref-filename="138DstRC">DstRC</a>) &amp;&amp;</td></tr>
<tr><th id="688">688</th><td>            (<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col9 ref" href="#139Src0RC" title='Src0RC' data-ref="139Src0RC" data-ref-filename="139Src0RC">Src0RC</a>) ||</td></tr>
<tr><th id="689">689</th><td>             <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col0 ref" href="#140Src1RC" title='Src1RC' data-ref="140Src1RC" data-ref-filename="140Src1RC">Src1RC</a>))) {</td></tr>
<tr><th id="690">690</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" Fixing INSERT_SUBREG: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="691">691</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="141NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="141NewBB" data-ref-filename="141NewBB">NewBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a>);</td></tr>
<tr><th id="692">692</th><td>          <b>if</b> (<a class="local col1 ref" href="#141NewBB" title='NewBB' data-ref="141NewBB" data-ref-filename="141NewBB">NewBB</a> &amp;&amp; <a class="local col1 ref" href="#141NewBB" title='NewBB' data-ref="141NewBB" data-ref-filename="141NewBB">NewBB</a> != <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>) {</td></tr>
<tr><th id="693">693</th><td>            <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a> = <a class="local col1 ref" href="#141NewBB" title='NewBB' data-ref="141NewBB" data-ref-filename="141NewBB">NewBB</a>;</td></tr>
<tr><th id="694">694</th><td>            <a class="local col4 ref" href="#124E" title='E' data-ref="124E" data-ref-filename="124E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="695">695</th><td>            <a class="local col0 ref" href="#120BI" title='BI' data-ref="120BI" data-ref-filename="120BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>);</td></tr>
<tr><th id="696">696</th><td>            <a class="local col1 ref" href="#121BE" title='BE' data-ref="121BE" data-ref-filename="121BE">BE</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="697">697</th><td>          }</td></tr>
<tr><th id="698">698</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!NewBB || NewBB == I-&gt;getParent()) &amp;&amp;</td></tr>
<tr><th id="699">699</th><td>                 <q>"moveToVALU did not return the right basic block"</q>);</td></tr>
<tr><th id="700">700</th><td>        }</td></tr>
<tr><th id="701">701</th><td>        <b>break</b>;</td></tr>
<tr><th id="702">702</th><td>      }</td></tr>
<tr><th id="703">703</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>: {</td></tr>
<tr><th id="704">704</th><td>        <i>// Some architectures allow more than one constant bus access without</i></td></tr>
<tr><th id="705">705</th><td><i>        // SGPR restriction</i></td></tr>
<tr><th id="706">706</th><td>        <b>if</b> (<a class="local col9 ref" href="#119ST" title='ST' data-ref="119ST" data-ref-filename="119ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != <var>1</var>)</td></tr>
<tr><th id="707">707</th><td>          <b>break</b>;</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>        <i>// Writelane is special in that it can use SGPR and M0 (which would</i></td></tr>
<tr><th id="710">710</th><td><i>        // normally count as using the constant bus twice - but in this case it</i></td></tr>
<tr><th id="711">711</th><td><i>        // is allowed since the lane selector doesn't count as a use of the</i></td></tr>
<tr><th id="712">712</th><td><i>        // constant bus). However, it is still required to abide by the 1 SGPR</i></td></tr>
<tr><th id="713">713</th><td><i>        // rule. Apply a fix here as we might have multiple SGPRs after</i></td></tr>
<tr><th id="714">714</th><td><i>        // legalizing VGPRs to SGPRs</i></td></tr>
<tr><th id="715">715</th><td>        <em>int</em> <dfn class="local col2 decl" id="142Src0Idx" title='Src0Idx' data-type='int' data-ref="142Src0Idx" data-ref-filename="142Src0Idx">Src0Idx</dfn> =</td></tr>
<tr><th id="716">716</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="717">717</th><td>        <em>int</em> <dfn class="local col3 decl" id="143Src1Idx" title='Src1Idx' data-type='int' data-ref="143Src1Idx" data-ref-filename="143Src1Idx">Src1Idx</dfn> =</td></tr>
<tr><th id="718">718</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="719">719</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="144Src0" data-ref-filename="144Src0">Src0</dfn> = <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142Src0Idx" title='Src0Idx' data-ref="142Src0Idx" data-ref-filename="142Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="720">720</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="145Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="145Src1" data-ref-filename="145Src1">Src1</dfn> = <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143Src1Idx" title='Src1Idx' data-ref="143Src1Idx" data-ref-filename="143Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>        <i>// Check to see if the instruction violates the 1 SGPR rule</i></td></tr>
<tr><th id="723">723</th><td>        <b>if</b> ((<a class="local col4 ref" href="#144Src0" title='Src0' data-ref="144Src0" data-ref-filename="144Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col4 ref" href="#144Src0" title='Src0' data-ref="144Src0" data-ref-filename="144Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="724">724</th><td>             <a class="local col4 ref" href="#144Src0" title='Src0' data-ref="144Src0" data-ref-filename="144Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>) &amp;&amp;</td></tr>
<tr><th id="725">725</th><td>            (<a class="local col5 ref" href="#145Src1" title='Src1' data-ref="145Src1" data-ref-filename="145Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col5 ref" href="#145Src1" title='Src1' data-ref="145Src1" data-ref-filename="145Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="726">726</th><td>             <a class="local col5 ref" href="#145Src1" title='Src1' data-ref="145Src1" data-ref-filename="145Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)) {</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>          <i>// Check for trivially easy constant prop into one of the operands</i></td></tr>
<tr><th id="729">729</th><td><i>          // If this is the case then perform the operation now to resolve SGPR</i></td></tr>
<tr><th id="730">730</th><td><i>          // issue. If we don't do that here we will always insert a mov to m0</i></td></tr>
<tr><th id="731">731</th><td><i>          // that can't be resolved in later operand folding pass</i></td></tr>
<tr><th id="732">732</th><td>          <em>bool</em> <dfn class="local col6 decl" id="146Resolved" title='Resolved' data-type='bool' data-ref="146Resolved" data-ref-filename="146Resolved">Resolved</dfn> = <b>false</b>;</td></tr>
<tr><th id="733">733</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="147MO" title='MO' data-type='llvm::MachineOperand *' data-ref="147MO" data-ref-filename="147MO">MO</dfn> : {&amp;<a class="local col4 ref" href="#144Src0" title='Src0' data-ref="144Src0" data-ref-filename="144Src0">Src0</a>, &amp;<a class="local col5 ref" href="#145Src1" title='Src1' data-ref="145Src1" data-ref-filename="145Src1">Src1</a>}) {</td></tr>
<tr><th id="734">734</th><td>            <b>if</b> (<a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="735">735</th><td>              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="148DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="148DefMI" data-ref-filename="148DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="736">736</th><td>              <b>if</b> (<a class="local col8 ref" href="#148DefMI" title='DefMI' data-ref="148DefMI" data-ref-filename="148DefMI">DefMI</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</a>(*<a class="local col8 ref" href="#148DefMI" title='DefMI' data-ref="148DefMI" data-ref-filename="148DefMI">DefMI</a>)) {</td></tr>
<tr><th id="737">737</th><td>                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="149Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="149Def" data-ref-filename="149Def">Def</dfn> = <a class="local col8 ref" href="#148DefMI" title='DefMI' data-ref="148DefMI" data-ref-filename="148DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="738">738</th><td>                <b>if</b> (<a class="local col9 ref" href="#149Def" title='Def' data-ref="149Def" data-ref-filename="149Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="739">739</th><td>                    <a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col9 ref" href="#149Def" title='Def' data-ref="149Def" data-ref-filename="149Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="740">740</th><td>                    <a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col9 ref" href="#149Def" title='Def' data-ref="149Def" data-ref-filename="149Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="741">741</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="150Copied" title='Copied' data-type='const llvm::MachineOperand &amp;' data-ref="150Copied" data-ref-filename="150Copied">Copied</dfn> = <a class="local col8 ref" href="#148DefMI" title='DefMI' data-ref="148DefMI" data-ref-filename="148DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="742">742</th><td>                  <b>if</b> (<a class="local col0 ref" href="#150Copied" title='Copied' data-ref="150Copied" data-ref-filename="150Copied">Copied</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="743">743</th><td>                      <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col0 ref" href="#150Copied" title='Copied' data-ref="150Copied" data-ref-filename="150Copied">Copied</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <b>true</b>))) {</td></tr>
<tr><th id="744">744</th><td>                    <a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col0 ref" href="#150Copied" title='Copied' data-ref="150Copied" data-ref-filename="150Copied">Copied</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="745">745</th><td>                    <a class="local col6 ref" href="#146Resolved" title='Resolved' data-ref="146Resolved" data-ref-filename="146Resolved">Resolved</a> = <b>true</b>;</td></tr>
<tr><th id="746">746</th><td>                    <b>break</b>;</td></tr>
<tr><th id="747">747</th><td>                  }</td></tr>
<tr><th id="748">748</th><td>                }</td></tr>
<tr><th id="749">749</th><td>              }</td></tr>
<tr><th id="750">750</th><td>            }</td></tr>
<tr><th id="751">751</th><td>          }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>          <b>if</b> (!<a class="local col6 ref" href="#146Resolved" title='Resolved' data-ref="146Resolved" data-ref-filename="146Resolved">Resolved</a>) {</td></tr>
<tr><th id="754">754</th><td>            <i>// Haven't managed to resolve by replacing an SGPR with an immediate</i></td></tr>
<tr><th id="755">755</th><td><i>            // Move src1 to be in M0</i></td></tr>
<tr><th id="756">756</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a></span>, <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="757">757</th><td>                    <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="758">758</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#145Src1" title='Src1' data-ref="145Src1" data-ref-filename="145Src1">Src1</a>);</td></tr>
<tr><th id="759">759</th><td>            <a class="local col5 ref" href="#145Src1" title='Src1' data-ref="145Src1" data-ref-filename="145Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>, <b>false</b>);</td></tr>
<tr><th id="760">760</th><td>          }</td></tr>
<tr><th id="761">761</th><td>        }</td></tr>
<tr><th id="762">762</th><td>        <b>break</b>;</td></tr>
<tr><th id="763">763</th><td>      }</td></tr>
<tr><th id="764">764</th><td>      }</td></tr>
<tr><th id="765">765</th><td>    }</td></tr>
<tr><th id="766">766</th><td>  }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <b>if</b> (<a class="local col8 ref" href="#118MF" title='MF' data-ref="118MF" data-ref-filename="118MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &gt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableM0Merge" title='EnableM0Merge' data-use='m' data-ref="EnableM0Merge" data-ref-filename="EnableM0Merge">EnableM0Merge</a>)</td></tr>
<tr><th id="769">769</th><td>    <a class="tu ref fn" href="#_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE" title='hoistAndMergeSGPRInits' data-use='c' data-ref="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE" data-ref-filename="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE">hoistAndMergeSGPRInits</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>, *<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies">SIFixSGPRCopies</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFixSGPRCopies::processPHINode' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SIFixSGPRCopies::processPHINode(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE">processPHINode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="151MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="151MI" data-ref-filename="151MI">MI</dfn>) {</td></tr>
<tr><th id="775">775</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152numVGPRUses" title='numVGPRUses' data-type='unsigned int' data-ref="152numVGPRUses" data-ref-filename="152numVGPRUses">numVGPRUses</dfn> = <var>0</var>;</td></tr>
<tr><th id="776">776</th><td>  <em>bool</em> <dfn class="local col3 decl" id="153AllAGPRUses" title='AllAGPRUses' data-type='bool' data-ref="153AllAGPRUses" data-ref-filename="153AllAGPRUses">AllAGPRUses</dfn> = <b>true</b>;</td></tr>
<tr><th id="777">777</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" data-ref-filename="llvm..SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev" data-ref-filename="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col4 decl" id="154worklist" title='worklist' data-type='SetVector&lt;const llvm::MachineInstr *&gt;' data-ref="154worklist" data-ref-filename="154worklist">worklist</dfn>;</td></tr>
<tr><th id="778">778</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#256" title='llvm::SmallSet&lt;const llvm::MachineInstr *, 4, std::less&lt;const llvm::MachineInstr *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPKNS_12MachineInstrELj4ESt4lessIS3_EEC1Ev" data-ref-filename="_ZN4llvm8SmallSetIPKNS_12MachineInstrELj4ESt4lessIS3_EEC1Ev"></a><dfn class="local col5 decl" id="155Visited" title='Visited' data-type='SmallSet&lt;const llvm::MachineInstr *, 4&gt;' data-ref="155Visited" data-ref-filename="155Visited">Visited</dfn>;</td></tr>
<tr><th id="779">779</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" data-ref-filename="llvm..SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev" data-ref-filename="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col6 decl" id="156PHIOperands" title='PHIOperands' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="156PHIOperands" data-ref-filename="156PHIOperands">PHIOperands</dfn>;</td></tr>
<tr><th id="780">780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="157CreatedBB" title='CreatedBB' data-type='llvm::MachineBasicBlock *' data-ref="157CreatedBB" data-ref-filename="157CreatedBB">CreatedBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="781">781</th><td>  <a class="local col4 ref" href="#154worklist" title='worklist' data-ref="154worklist" data-ref-filename="154worklist">worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>);</td></tr>
<tr><th id="782">782</th><td>  <a class="local col5 ref" href="#155Visited" title='Visited' data-ref="155Visited" data-ref-filename="155Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>);</td></tr>
<tr><th id="783">783</th><td>  <b>while</b> (!<a class="local col4 ref" href="#154worklist" title='worklist' data-ref="154worklist" data-ref-filename="154worklist">worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv" data-ref-filename="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="784">784</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="158Instr" title='Instr' data-type='const llvm::MachineInstr *' data-ref="158Instr" data-ref-filename="158Instr">Instr</dfn> = <a class="local col4 ref" href="#154worklist" title='worklist' data-ref="154worklist" data-ref-filename="154worklist">worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector12pop_back_valEv" title='llvm::SetVector::pop_back_val' data-ref="_ZN4llvm9SetVector12pop_back_valEv" data-ref-filename="_ZN4llvm9SetVector12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="785">785</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="159Reg" title='Reg' data-type='llvm::Register' data-ref="159Reg" data-ref-filename="159Reg">Reg</dfn> = <a class="local col8 ref" href="#158Instr" title='Instr' data-ref="158Instr" data-ref-filename="158Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="786">786</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="160Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="160Use" data-ref-filename="160Use">Use</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12use_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12use_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo12use_operandsENS_8RegisterE">use_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159Reg" title='Reg' data-ref="159Reg" data-ref-filename="159Reg">Reg</a>)) {</td></tr>
<tr><th id="787">787</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="161UseMI" title='UseMI' data-type='const llvm::MachineInstr *' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</dfn> = <a class="local col0 ref" href="#160Use" title='Use' data-ref="160Use" data-ref-filename="160Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="788">788</th><td>      <a class="local col3 ref" href="#153AllAGPRUses" title='AllAGPRUses' data-ref="153AllAGPRUses" data-ref-filename="153AllAGPRUses">AllAGPRUses</a> &amp;= (<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="789">789</th><td>                      <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) ||</td></tr>
<tr><th id="790">790</th><td>                     <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col0 ref" href="#160Use" title='Use' data-ref="160Use" data-ref-filename="160Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="791">791</th><td>      <b>if</b> (<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv" data-ref-filename="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>()) {</td></tr>
<tr><th id="792">792</th><td>        <b>if</b> (<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="793">793</th><td>          <a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp;</td></tr>
<tr><th id="794">794</th><td>          !<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="795">795</th><td>          <a class="local col2 ref" href="#152numVGPRUses" title='numVGPRUses' data-ref="152numVGPRUses" data-ref-filename="152numVGPRUses">numVGPRUses</a>++;</td></tr>
<tr><th id="796">796</th><td>        }</td></tr>
<tr><th id="797">797</th><td>        <b>if</b> (<a class="local col5 ref" href="#155Visited" title='Visited' data-ref="155Visited" data-ref-filename="155Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>).<span class='ref field' title='std::pair&lt;llvm::SmallPtrSetIterator&lt;const llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="798">798</th><td>          <a class="local col4 ref" href="#154worklist" title='worklist' data-ref="154worklist" data-ref-filename="154worklist">worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>);</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>        <b>continue</b>;</td></tr>
<tr><th id="801">801</th><td>      }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>      <b>if</b> (<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="804">804</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="162UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="162UseRC" data-ref-filename="162UseRC">UseRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col0 ref" href="#160Use" title='Use' data-ref="160Use" data-ref-filename="160Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="805">805</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col0 ref" href="#160Use" title='Use' data-ref="160Use" data-ref-filename="160Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="806">806</th><td>          <a class="local col2 ref" href="#162UseRC" title='UseRC' data-ref="162UseRC" data-ref-filename="162UseRC">UseRC</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>)</td></tr>
<tr><th id="807">807</th><td>          <a class="local col2 ref" href="#152numVGPRUses" title='numVGPRUses' data-ref="152numVGPRUses" data-ref-filename="152numVGPRUses">numVGPRUses</a>++;</td></tr>
<tr><th id="808">808</th><td>        <b>continue</b>;</td></tr>
<tr><th id="809">809</th><td>      }</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="163OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="163OpRC" data-ref-filename="163OpRC">OpRC</dfn> =</td></tr>
<tr><th id="812">812</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(*<a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>, <a class="local col1 ref" href="#161UseMI" title='UseMI' data-ref="161UseMI" data-ref-filename="161UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col0 ref" href="#160Use" title='Use' data-ref="160Use" data-ref-filename="160Use">Use</a>));</td></tr>
<tr><th id="813">813</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col3 ref" href="#163OpRC" title='OpRC' data-ref="163OpRC" data-ref-filename="163OpRC">OpRC</a>) &amp;&amp; <a class="local col3 ref" href="#163OpRC" title='OpRC' data-ref="163OpRC" data-ref-filename="163OpRC">OpRC</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VS_32RegClass" title='llvm::AMDGPU::VS_32RegClass' data-ref="llvm::AMDGPU::VS_32RegClass" data-ref-filename="llvm..AMDGPU..VS_32RegClass">VS_32RegClass</a> &amp;&amp;</td></tr>
<tr><th id="814">814</th><td>        <a class="local col3 ref" href="#163OpRC" title='OpRC' data-ref="163OpRC" data-ref-filename="163OpRC">OpRC</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VS_64RegClass" title='llvm::AMDGPU::VS_64RegClass' data-ref="llvm::AMDGPU::VS_64RegClass" data-ref-filename="llvm..AMDGPU..VS_64RegClass">VS_64RegClass</a>) {</td></tr>
<tr><th id="815">815</th><td>        <a class="local col2 ref" href="#152numVGPRUses" title='numVGPRUses' data-ref="152numVGPRUses" data-ref-filename="152numVGPRUses">numVGPRUses</a>++;</td></tr>
<tr><th id="816">816</th><td>      }</td></tr>
<tr><th id="817">817</th><td>    }</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="164PHIRes" title='PHIRes' data-type='llvm::Register' data-ref="164PHIRes" data-ref-filename="164PHIRes">PHIRes</dfn> = <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="821">821</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="165RC0" title='RC0' data-type='const llvm::TargetRegisterClass *' data-ref="165RC0" data-ref-filename="165RC0">RC0</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164PHIRes" title='PHIRes' data-ref="164PHIRes" data-ref-filename="164PHIRes">PHIRes</a>);</td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (<a class="local col3 ref" href="#153AllAGPRUses" title='AllAGPRUses' data-ref="153AllAGPRUses" data-ref-filename="153AllAGPRUses">AllAGPRUses</a> &amp;&amp; <a class="local col2 ref" href="#152numVGPRUses" title='numVGPRUses' data-ref="152numVGPRUses" data-ref-filename="152numVGPRUses">numVGPRUses</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col5 ref" href="#165RC0" title='RC0' data-ref="165RC0" data-ref-filename="165RC0">RC0</a>)) {</td></tr>
<tr><th id="823">823</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Moving PHI to AGPR: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="824">824</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164PHIRes" title='PHIRes' data-ref="164PHIRes" data-ref-filename="164PHIRes">PHIRes</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</a>(<a class="local col5 ref" href="#165RC0" title='RC0' data-ref="165RC0" data-ref-filename="165RC0">RC0</a>));</td></tr>
<tr><th id="825">825</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="166I" title='I' data-type='unsigned int' data-ref="166I" data-ref-filename="166I">I</dfn> = <var>1</var>, <dfn class="local col7 decl" id="167N" title='N' data-type='unsigned int' data-ref="167N" data-ref-filename="167N">N</dfn> = <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#166I" title='I' data-ref="166I" data-ref-filename="166I">I</a> != <a class="local col7 ref" href="#167N" title='N' data-ref="167N" data-ref-filename="167N">N</a>; <a class="local col6 ref" href="#166I" title='I' data-ref="166I" data-ref-filename="166I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="826">826</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="168DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="168DefMI" data-ref-filename="168DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#166I" title='I' data-ref="166I" data-ref-filename="166I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="827">827</th><td>      <b>if</b> (<a class="local col8 ref" href="#168DefMI" title='DefMI' data-ref="168DefMI" data-ref-filename="168DefMI">DefMI</a> &amp;&amp; <a class="local col8 ref" href="#168DefMI" title='DefMI' data-ref="168DefMI" data-ref-filename="168DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="828">828</th><td>        <a class="local col6 ref" href="#156PHIOperands" title='PHIOperands' data-ref="156PHIOperands" data-ref-filename="156PHIOperands">PHIOperands</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col8 ref" href="#168DefMI" title='DefMI' data-ref="168DefMI" data-ref-filename="168DefMI">DefMI</a>);</td></tr>
<tr><th id="829">829</th><td>    }</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <em>bool</em> <dfn class="local col9 decl" id="169hasVGPRInput" title='hasVGPRInput' data-type='bool' data-ref="169hasVGPRInput" data-ref-filename="169hasVGPRInput">hasVGPRInput</dfn> = <b>false</b>;</td></tr>
<tr><th id="833">833</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="170i" title='i' data-type='unsigned int' data-ref="170i" data-ref-filename="170i">i</dfn> = <var>1</var>; <a class="local col0 ref" href="#170i" title='i' data-ref="170i" data-ref-filename="170i">i</a> &lt; <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#170i" title='i' data-ref="170i" data-ref-filename="170i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="834">834</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="171InputReg" title='InputReg' data-type='llvm::Register' data-ref="171InputReg" data-ref-filename="171InputReg">InputReg</dfn> = <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#170i" title='i' data-ref="170i" data-ref-filename="170i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="835">835</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172Def" title='Def' data-type='llvm::MachineInstr *' data-ref="172Def" data-ref-filename="172Def">Def</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#171InputReg" title='InputReg' data-ref="171InputReg" data-ref-filename="171InputReg">InputReg</a>);</td></tr>
<tr><th id="836">836</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVectorRegister' data-ref="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE">isVectorRegister</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#171InputReg" title='InputReg' data-ref="171InputReg" data-ref-filename="171InputReg">InputReg</a>)) {</td></tr>
<tr><th id="837">837</th><td>      <b>if</b> (<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="838">838</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="173SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="173SrcReg" data-ref-filename="173SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="839">839</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="174RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="174RC" data-ref-filename="174RC">RC</dfn> =</td></tr>
<tr><th id="840">840</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#173SrcReg" title='SrcReg' data-ref="173SrcReg" data-ref-filename="173SrcReg">SrcReg</a>);</td></tr>
<tr><th id="841">841</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC" data-ref-filename="174RC">RC</a>))</td></tr>
<tr><th id="842">842</th><td>          <b>continue</b>;</td></tr>
<tr><th id="843">843</th><td>      }</td></tr>
<tr><th id="844">844</th><td>      <a class="local col9 ref" href="#169hasVGPRInput" title='hasVGPRInput' data-ref="169hasVGPRInput" data-ref-filename="169hasVGPRInput">hasVGPRInput</a> = <b>true</b>;</td></tr>
<tr><th id="845">845</th><td>      <b>break</b>;</td></tr>
<tr><th id="846">846</th><td>    }</td></tr>
<tr><th id="847">847</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="848">848</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVectorRegister' data-ref="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE">isVectorRegister</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="849">849</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="175SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="175SrcReg" data-ref-filename="175SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="850">850</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="176SrcDef" title='SrcDef' data-type='llvm::MachineInstr *' data-ref="176SrcDef" data-ref-filename="176SrcDef">SrcDef</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175SrcReg" title='SrcReg' data-ref="175SrcReg" data-ref-filename="175SrcReg">SrcReg</a>);</td></tr>
<tr><th id="851">851</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="177SMovOp" title='SMovOp' data-type='unsigned int' data-ref="177SMovOp" data-ref-filename="177SMovOp">SMovOp</dfn>;</td></tr>
<tr><th id="852">852</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="178Imm" title='Imm' data-type='int64_t' data-ref="178Imm" data-ref-filename="178Imm">Imm</dfn>;</td></tr>
<tr><th id="853">853</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" title='isSafeToFoldImmIntoCopy' data-use='c' data-ref="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" data-ref-filename="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl">isSafeToFoldImmIntoCopy</a>(<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>, <a class="local col6 ref" href="#176SrcDef" title='SrcDef' data-ref="176SrcDef" data-ref-filename="176SrcDef">SrcDef</a>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#177SMovOp" title='SMovOp' data-ref="177SMovOp" data-ref-filename="177SMovOp">SMovOp</a></span>, <span class='refarg'><a class="local col8 ref" href="#178Imm" title='Imm' data-ref="178Imm" data-ref-filename="178Imm">Imm</a></span>)) {</td></tr>
<tr><th id="854">854</th><td>        <a class="local col9 ref" href="#169hasVGPRInput" title='hasVGPRInput' data-ref="169hasVGPRInput" data-ref-filename="169hasVGPRInput">hasVGPRInput</a> = <b>true</b>;</td></tr>
<tr><th id="855">855</th><td>        <b>break</b>;</td></tr>
<tr><th id="856">856</th><td>      } <b>else</b> {</td></tr>
<tr><th id="857">857</th><td>        <i>// Formally, if we did not do this right away</i></td></tr>
<tr><th id="858">858</th><td><i>        // it would be done on the next iteration of the</i></td></tr>
<tr><th id="859">859</th><td><i>        // runOnMachineFunction main loop. But why not if we can?</i></td></tr>
<tr><th id="860">860</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="179MF" title='MF' data-type='llvm::MachineFunction *' data-ref="179MF" data-ref-filename="179MF">MF</dfn> = <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="861">861</th><td>        <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col8 ref" href="#178Imm" title='Imm' data-ref="178Imm" data-ref-filename="178Imm">Imm</a>);</td></tr>
<tr><th id="862">862</th><td>        <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF" data-ref-filename="179MF">MF</a></span>);</td></tr>
<tr><th id="863">863</th><td>        <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def" data-ref-filename="172Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#177SMovOp" title='SMovOp' data-ref="177SMovOp" data-ref-filename="177SMovOp">SMovOp</a>));</td></tr>
<tr><th id="864">864</th><td>      }</td></tr>
<tr><th id="865">865</th><td>    }</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <b>if</b> ((!<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TRI" title='(anonymous namespace)::SIFixSGPRCopies::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVectorRegister' data-ref="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE">isVectorRegister</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MRI" title='(anonymous namespace)::SIFixSGPRCopies::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MRI" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164PHIRes" title='PHIRes' data-ref="164PHIRes" data-ref-filename="164PHIRes">PHIRes</a>) &amp;&amp;</td></tr>
<tr><th id="869">869</th><td>       <a class="local col5 ref" href="#165RC0" title='RC0' data-ref="165RC0" data-ref-filename="165RC0">RC0</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>) &amp;&amp;</td></tr>
<tr><th id="870">870</th><td>    (<a class="local col9 ref" href="#169hasVGPRInput" title='hasVGPRInput' data-ref="169hasVGPRInput" data-ref-filename="169hasVGPRInput">hasVGPRInput</a> || <a class="local col2 ref" href="#152numVGPRUses" title='numVGPRUses' data-ref="152numVGPRUses" data-ref-filename="152numVGPRUses">numVGPRUses</a> &gt; <var>1</var>)) {</td></tr>
<tr><th id="871">871</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fixing PHI: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="872">872</th><td>    <a class="local col7 ref" href="#157CreatedBB" title='CreatedBB' data-ref="157CreatedBB" data-ref-filename="157CreatedBB">CreatedBB</a> = <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a></span>);</td></tr>
<tr><th id="873">873</th><td>  }</td></tr>
<tr><th id="874">874</th><td>  <b>else</b> {</td></tr>
<tr><th id="875">875</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Legalizing PHI: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="876">876</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::TII" title='(anonymous namespace)::SIFixSGPRCopies::TII' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::TII" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT" data-ref-filename="(anonymousnamespace)..SIFixSGPRCopies..MDT">MDT</a>);</td></tr>
<tr><th id="877">877</th><td>  }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <i>// Propagate register class back to PHI operands which are PHI themselves.</i></td></tr>
<tr><th id="880">880</th><td>  <b>while</b> (!<a class="local col6 ref" href="#156PHIOperands" title='PHIOperands' data-ref="156PHIOperands" data-ref-filename="156PHIOperands">PHIOperands</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv" data-ref-filename="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="881">881</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFixSGPRCopies::processPHINode' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE">processPHINode</a>(<span class='refarg'>*<a class="local col6 ref" href="#156PHIOperands" title='PHIOperands' data-ref="156PHIOperands" data-ref-filename="156PHIOperands">PHIOperands</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector12pop_back_valEv" title='llvm::SetVector::pop_back_val' data-ref="_ZN4llvm9SetVector12pop_back_valEv" data-ref-filename="_ZN4llvm9SetVector12pop_back_valEv">pop_back_val</a>()</span>);</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td>  <b>return</b> <a class="local col7 ref" href="#157CreatedBB" title='CreatedBB' data-ref="157CreatedBB" data-ref-filename="157CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>