// Seed: 1832091703
module module_0 ();
  logic id_1["" : 1];
  assign id_1 = -1;
  wire id_2, id_3;
  logic id_4;
  id_5 :
  assert property (@(id_1 or id_1 or ~id_5) id_1) id_4 <= -1;
  logic id_6;
  wire [(  1 'b0 ) : 1] id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  inout logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  always #1 if (1) id_5[id_4] = 1'b0;
  id_11(
      1 ? 1'b0 : id_9
  );
endmodule
