<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v32 › mach-fs › arbiter.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>arbiter.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Memory arbiter functions. Allocates bandwidth through the</span>
<span class="cm"> * arbiter and sets up arbiter breakpoints.</span>
<span class="cm"> *</span>
<span class="cm"> * The algorithm first assigns slots to the clients that has specified</span>
<span class="cm"> * bandwidth (e.g. ethernet) and then the remaining slots are divided</span>
<span class="cm"> * on all the active clients.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004-2007 Axis Communications AB.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;hwregs/reg_map.h&gt;</span>
<span class="cp">#include &lt;hwregs/reg_rdwr.h&gt;</span>
<span class="cp">#include &lt;hwregs/marb_defs.h&gt;</span>
<span class="cp">#include &lt;arbiter.h&gt;</span>
<span class="cp">#include &lt;hwregs/intr_vect.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq_regs.h&gt;</span>

<span class="k">struct</span> <span class="n">crisv32_watch_entry</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instance</span><span class="p">;</span>
	<span class="n">watch_callback</span> <span class="o">*</span><span class="n">cb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">used</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NUMBER_OF_BP 4</span>
<span class="cp">#define NBR_OF_CLIENTS 14</span>
<span class="cp">#define NBR_OF_SLOTS 64</span>
<span class="cp">#define SDRAM_BANDWIDTH 100000000	</span><span class="cm">/* Some kind of expected value */</span><span class="cp"></span>
<span class="cp">#define INTMEM_BANDWIDTH 400000000</span>
<span class="cp">#define NBR_OF_REGIONS 2</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">crisv32_watch_entry</span> <span class="n">watches</span><span class="p">[</span><span class="n">NUMBER_OF_BP</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">regi_marb_bp0</span><span class="p">},</span>
	<span class="p">{</span><span class="n">regi_marb_bp1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">regi_marb_bp2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">regi_marb_bp3</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">requested_slots</span><span class="p">[</span><span class="n">NBR_OF_REGIONS</span><span class="p">][</span><span class="n">NBR_OF_CLIENTS</span><span class="p">];</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">active_clients</span><span class="p">[</span><span class="n">NBR_OF_REGIONS</span><span class="p">][</span><span class="n">NBR_OF_CLIENTS</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">max_bandwidth</span><span class="p">[</span><span class="n">NBR_OF_REGIONS</span><span class="p">]</span> <span class="o">=</span>
    <span class="p">{</span> <span class="n">SDRAM_BANDWIDTH</span><span class="p">,</span> <span class="n">INTMEM_BANDWIDTH</span> <span class="p">};</span>

<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">arbiter_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">crisv32_arbiter_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * &quot;I&#39;m the arbiter, I know the score.</span>
<span class="cm"> *  From square one I&#39;ll be watching all 64.&quot;</span>
<span class="cm"> * (memory arbiter slots, that is)</span>
<span class="cm"> *</span>
<span class="cm"> *  Or in other words:</span>
<span class="cm"> * Program the memory arbiter slots for &quot;region&quot; according to what&#39;s</span>
<span class="cm"> * in requested_slots[] and active_clients[], while minimizing</span>
<span class="cm"> * latency. A caller may pass a non-zero positive amount for</span>
<span class="cm"> * &quot;unused_slots&quot;, which must then be the unallocated, remaining</span>
<span class="cm"> * number of slots, free to hand out to any client.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">crisv32_arbiter_config</span><span class="p">(</span><span class="kt">int</span> <span class="n">region</span><span class="p">,</span> <span class="kt">int</span> <span class="n">unused_slots</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slot</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">client</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">interval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This vector corresponds to the hardware arbiter slots (see</span>
<span class="cm">	 * the hardware documentation for semantics). We initialize</span>
<span class="cm">	 * each slot with a suitable sentinel value outside the valid</span>
<span class="cm">	 * range {0 .. NBR_OF_CLIENTS - 1} and replace them with</span>
<span class="cm">	 * client indexes. Then it&#39;s fed to the hardware.</span>
<span class="cm">	 */</span>
	<span class="n">s8</span> <span class="n">val</span><span class="p">[</span><span class="n">NBR_OF_SLOTS</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">slot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">slot</span> <span class="o">&lt;</span> <span class="n">NBR_OF_SLOTS</span><span class="p">;</span> <span class="n">slot</span><span class="o">++</span><span class="p">)</span>
		<span class="n">val</span><span class="p">[</span><span class="n">slot</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">client</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">client</span> <span class="o">&lt;</span> <span class="n">NBR_OF_CLIENTS</span><span class="p">;</span> <span class="n">client</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">pos</span><span class="p">;</span>
		<span class="cm">/* Allocate the requested non-zero number of slots, but</span>
<span class="cm">		 * also give clients with zero-requests one slot each</span>
<span class="cm">		 * while stocks last. We do the latter here, in client</span>
<span class="cm">		 * order. This makes sure zero-request clients are the</span>
<span class="cm">		 * first to get to any spare slots, else those slots</span>
<span class="cm">		 * could, when bandwidth is allocated close to the limit,</span>
<span class="cm">		 * all be allocated to low-index non-zero-request clients</span>
<span class="cm">		 * in the default-fill loop below. Another positive but</span>
<span class="cm">		 * secondary effect is a somewhat better spread of the</span>
<span class="cm">		 * zero-bandwidth clients in the vector, avoiding some of</span>
<span class="cm">		 * the latency that could otherwise be caused by the</span>
<span class="cm">		 * partitioning of non-zero-bandwidth clients at low</span>
<span class="cm">		 * indexes and zero-bandwidth clients at high</span>
<span class="cm">		 * indexes. (Note that this spreading can only affect the</span>
<span class="cm">		 * unallocated bandwidth.)  All the above only matters for</span>
<span class="cm">		 * memory-intensive situations, of course.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">requested_slots</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">])</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Skip inactive clients. Also skip zero-slot</span>
<span class="cm">			 * allocations in this pass when there are no known</span>
<span class="cm">			 * free slots.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">active_clients</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">]</span>
			    <span class="o">||</span> <span class="n">unused_slots</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">unused_slots</span><span class="o">--</span><span class="p">;</span>

			<span class="cm">/* Only allocate one slot for this client. */</span>
			<span class="n">interval</span> <span class="o">=</span> <span class="n">NBR_OF_SLOTS</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">interval</span> <span class="o">=</span>
			    <span class="n">NBR_OF_SLOTS</span> <span class="o">/</span> <span class="n">requested_slots</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">];</span>

		<span class="n">pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">pos</span> <span class="o">&lt;</span> <span class="n">NBR_OF_SLOTS</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">[</span><span class="n">pos</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">pos</span><span class="o">++</span><span class="p">;</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">val</span><span class="p">[</span><span class="n">pos</span><span class="p">]</span> <span class="o">=</span> <span class="n">client</span><span class="p">;</span>
				<span class="n">pos</span> <span class="o">+=</span> <span class="n">interval</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">client</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">slot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">slot</span> <span class="o">&lt;</span> <span class="n">NBR_OF_SLOTS</span><span class="p">;</span> <span class="n">slot</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Allocate remaining slots in round-robin</span>
<span class="cm">		 * client-number order for active clients. For this</span>
<span class="cm">		 * pass, we ignore requested bandwidth and previous</span>
<span class="cm">		 * allocations.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">[</span><span class="n">slot</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">first</span> <span class="o">=</span> <span class="n">client</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">active_clients</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">client</span> <span class="o">=</span> <span class="p">(</span><span class="n">client</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">NBR_OF_CLIENTS</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">client</span> <span class="o">==</span> <span class="n">first</span><span class="p">)</span>
					<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">val</span><span class="p">[</span><span class="n">slot</span><span class="p">]</span> <span class="o">=</span> <span class="n">client</span><span class="p">;</span>
			<span class="n">client</span> <span class="o">=</span> <span class="p">(</span><span class="n">client</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">NBR_OF_CLIENTS</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">region</span> <span class="o">==</span> <span class="n">EXT_REGION</span><span class="p">)</span>
			<span class="n">REG_WR_INT_VECT</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_ext_slots</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span>
					<span class="n">val</span><span class="p">[</span><span class="n">slot</span><span class="p">]);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">region</span> <span class="o">==</span> <span class="n">INT_REGION</span><span class="p">)</span>
			<span class="n">REG_WR_INT_VECT</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_int_slots</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span>
					<span class="n">val</span><span class="p">[</span><span class="n">slot</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">char</span> <span class="n">_stext</span><span class="p">,</span> <span class="n">_etext</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">crisv32_arbiter_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">initialized</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">initialized</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">initialized</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * CPU caches are always set to active, but with zero</span>
<span class="cm">	 * bandwidth allocated. It should be ok to allocate zero</span>
<span class="cm">	 * bandwidth for the caches, because DMA for other channels</span>
<span class="cm">	 * will supposedly finish, once their programmed amount is</span>
<span class="cm">	 * done, and then the caches will get access according to the</span>
<span class="cm">	 * &quot;fixed scheme&quot; for unclaimed slots. Though, if for some</span>
<span class="cm">	 * use-case somewhere, there&#39;s a maximum CPU latency for</span>
<span class="cm">	 * e.g. some interrupt, we have to start allocating specific</span>
<span class="cm">	 * bandwidth for the CPU caches too.</span>
<span class="cm">	 */</span>
	<span class="n">active_clients</span><span class="p">[</span><span class="n">EXT_REGION</span><span class="p">][</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="n">active_clients</span><span class="p">[</span><span class="n">EXT_REGION</span><span class="p">][</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">crisv32_arbiter_config</span><span class="p">(</span><span class="n">EXT_REGION</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">crisv32_arbiter_config</span><span class="p">(</span><span class="n">INT_REGION</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">MEMARB_INTR_VECT</span><span class="p">,</span> <span class="n">crisv32_arbiter_irq</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
			<span class="s">&quot;arbiter&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Couldn&#39;t allocate arbiter IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="cp">#ifndef CONFIG_ETRAX_KGDB</span>
	<span class="cm">/* Global watch for writes to kernel text segment. */</span>
	<span class="n">crisv32_arbiter_watch</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">_stext</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">_etext</span> <span class="o">-</span> <span class="o">&amp;</span><span class="n">_stext</span><span class="p">,</span>
			      <span class="n">arbiter_all_clients</span><span class="p">,</span> <span class="n">arbiter_all_write</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* Main entry for bandwidth allocation. */</span>

<span class="kt">int</span> <span class="nf">crisv32_arbiter_allocate_bandwidth</span><span class="p">(</span><span class="kt">int</span> <span class="n">client</span><span class="p">,</span> <span class="kt">int</span> <span class="n">region</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bandwidth</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">total_assigned</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">total_clients</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">req</span><span class="p">;</span>

	<span class="n">crisv32_arbiter_init</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_OF_CLIENTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">total_assigned</span> <span class="o">+=</span> <span class="n">requested_slots</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
		<span class="n">total_clients</span> <span class="o">+=</span> <span class="n">active_clients</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="cm">/* Avoid division by 0 for 0-bandwidth requests. */</span>
	<span class="n">req</span> <span class="o">=</span> <span class="n">bandwidth</span> <span class="o">==</span> <span class="mi">0</span>
	    <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">NBR_OF_SLOTS</span> <span class="o">/</span> <span class="p">(</span><span class="n">max_bandwidth</span><span class="p">[</span><span class="n">region</span><span class="p">]</span> <span class="o">/</span> <span class="n">bandwidth</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * We make sure that there are enough slots only for non-zero</span>
<span class="cm">	 * requests. Requesting 0 bandwidth *may* allocate slots,</span>
<span class="cm">	 * though if all bandwidth is allocated, such a client won&#39;t</span>
<span class="cm">	 * get any and will have to rely on getting memory access</span>
<span class="cm">	 * according to the fixed scheme that&#39;s the default when one</span>
<span class="cm">	 * of the slot-allocated clients doesn&#39;t claim their slot.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">total_assigned</span> <span class="o">+</span> <span class="n">req</span> <span class="o">&gt;</span> <span class="n">NBR_OF_SLOTS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">active_clients</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">requested_slots</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">]</span> <span class="o">=</span> <span class="n">req</span><span class="p">;</span>
	<span class="n">crisv32_arbiter_config</span><span class="p">(</span><span class="n">region</span><span class="p">,</span> <span class="n">NBR_OF_SLOTS</span> <span class="o">-</span> <span class="n">total_assigned</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Main entry for bandwidth deallocation.</span>
<span class="cm"> *</span>
<span class="cm"> * Strictly speaking, for a somewhat constant set of clients where</span>
<span class="cm"> * each client gets a constant bandwidth and is just enabled or</span>
<span class="cm"> * disabled (somewhat dynamically), no action is necessary here to</span>
<span class="cm"> * avoid starvation for non-zero-allocation clients, as the allocated</span>
<span class="cm"> * slots will just be unused. However, handing out those unused slots</span>
<span class="cm"> * to active clients avoids needless latency if the &quot;fixed scheme&quot;</span>
<span class="cm"> * would give unclaimed slots to an eager low-index client.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">crisv32_arbiter_deallocate_bandwidth</span><span class="p">(</span><span class="kt">int</span> <span class="n">client</span><span class="p">,</span> <span class="kt">int</span> <span class="n">region</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">total_assigned</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">requested_slots</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">active_clients</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">client</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_OF_CLIENTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">total_assigned</span> <span class="o">+=</span> <span class="n">requested_slots</span><span class="p">[</span><span class="n">region</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>

	<span class="n">crisv32_arbiter_config</span><span class="p">(</span><span class="n">region</span><span class="p">,</span> <span class="n">NBR_OF_SLOTS</span> <span class="o">-</span> <span class="n">total_assigned</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">crisv32_arbiter_watch</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clients</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">accesses</span><span class="p">,</span>
			  <span class="n">watch_callback</span> <span class="o">*</span><span class="n">cb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">crisv32_arbiter_init</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&gt;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Arbiter: %lX doesn&#39;t look like a &quot;</span>
			<span class="s">&quot;physical address&quot;</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arbiter_lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUMBER_OF_BP</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">used</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg_marb_rw_intr_mask</span> <span class="n">intr_mask</span> <span class="o">=</span>
			    <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">);</span>

			<span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">used</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
			<span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">size</span><span class="p">;</span>
			<span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cb</span> <span class="o">=</span> <span class="n">cb</span><span class="p">;</span>

			<span class="n">REG_WR_INT</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">instance</span><span class="p">,</span> <span class="n">rw_first_addr</span><span class="p">,</span>
				   <span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">start</span><span class="p">);</span>
			<span class="n">REG_WR_INT</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">instance</span><span class="p">,</span> <span class="n">rw_last_addr</span><span class="p">,</span>
				   <span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">end</span><span class="p">);</span>
			<span class="n">REG_WR_INT</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">instance</span><span class="p">,</span> <span class="n">rw_op</span><span class="p">,</span>
				   <span class="n">accesses</span><span class="p">);</span>
			<span class="n">REG_WR_INT</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watches</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">instance</span><span class="p">,</span> <span class="n">rw_clients</span><span class="p">,</span>
				   <span class="n">clients</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp0</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp1</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
				<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp2</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
				<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp3</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>

			<span class="n">REG_WR</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>
			<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arbiter_lock</span><span class="p">);</span>

			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arbiter_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">crisv32_arbiter_unwatch</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_marb_rw_intr_mask</span> <span class="n">intr_mask</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">);</span>

	<span class="n">crisv32_arbiter_init</span><span class="p">();</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arbiter_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">id</span> <span class="o">&gt;=</span> <span class="n">NUMBER_OF_BP</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="o">!</span><span class="n">watches</span><span class="p">[</span><span class="n">id</span><span class="p">].</span><span class="n">used</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arbiter_lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">watches</span><span class="p">[</span><span class="n">id</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">crisv32_watch_entry</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp0</span> <span class="o">=</span> <span class="n">regk_marb_no</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp1</span> <span class="o">=</span> <span class="n">regk_marb_no</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp2</span> <span class="o">=</span> <span class="n">regk_marb_no</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">intr_mask</span><span class="p">.</span><span class="n">bp3</span> <span class="o">=</span> <span class="n">regk_marb_no</span><span class="p">;</span>

	<span class="n">REG_WR</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arbiter_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">show_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">);</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">crisv32_arbiter_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_marb_r_masked_intr</span> <span class="n">masked_intr</span> <span class="o">=</span>
	    <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">r_masked_intr</span><span class="p">);</span>
	<span class="n">reg_marb_bp_r_brk_clients</span> <span class="n">r_clients</span><span class="p">;</span>
	<span class="n">reg_marb_bp_r_brk_addr</span> <span class="n">r_addr</span><span class="p">;</span>
	<span class="n">reg_marb_bp_r_brk_op</span> <span class="n">r_op</span><span class="p">;</span>
	<span class="n">reg_marb_bp_r_brk_first_client</span> <span class="n">r_first</span><span class="p">;</span>
	<span class="n">reg_marb_bp_r_brk_size</span> <span class="n">r_size</span><span class="p">;</span>
	<span class="n">reg_marb_bp_rw_ack</span> <span class="n">ack</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="n">reg_marb_rw_ack_intr</span> <span class="n">ack_intr</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bp0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">bp1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">bp2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">bp3</span> <span class="o">=</span> <span class="mi">1</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">crisv32_watch_entry</span> <span class="o">*</span><span class="n">watch</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">masked_intr</span><span class="p">.</span><span class="n">bp0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">watch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">watches</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ack_intr</span><span class="p">.</span><span class="n">bp0</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">masked_intr</span><span class="p">.</span><span class="n">bp1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">watch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">watches</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">ack_intr</span><span class="p">.</span><span class="n">bp1</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">masked_intr</span><span class="p">.</span><span class="n">bp2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">watch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">watches</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">ack_intr</span><span class="p">.</span><span class="n">bp2</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">masked_intr</span><span class="p">.</span><span class="n">bp3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">watch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">watches</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
		<span class="n">ack_intr</span><span class="p">.</span><span class="n">bp3</span> <span class="o">=</span> <span class="n">regk_marb_yes</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Retrieve all useful information and print it. */</span>
	<span class="n">r_clients</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watch</span><span class="o">-&gt;</span><span class="n">instance</span><span class="p">,</span> <span class="n">r_brk_clients</span><span class="p">);</span>
	<span class="n">r_addr</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watch</span><span class="o">-&gt;</span><span class="n">instance</span><span class="p">,</span> <span class="n">r_brk_addr</span><span class="p">);</span>
	<span class="n">r_op</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watch</span><span class="o">-&gt;</span><span class="n">instance</span><span class="p">,</span> <span class="n">r_brk_op</span><span class="p">);</span>
	<span class="n">r_first</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watch</span><span class="o">-&gt;</span><span class="n">instance</span><span class="p">,</span> <span class="n">r_brk_first_client</span><span class="p">);</span>
	<span class="n">r_size</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watch</span><span class="o">-&gt;</span><span class="n">instance</span><span class="p">,</span> <span class="n">r_brk_size</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Arbiter IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clients %X addr %X op %X first %X size %X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">REG_TYPE_CONV</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">reg_marb_bp_r_brk_clients</span><span class="p">,</span> <span class="n">r_clients</span><span class="p">),</span>
	       <span class="n">REG_TYPE_CONV</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">reg_marb_bp_r_brk_addr</span><span class="p">,</span> <span class="n">r_addr</span><span class="p">),</span>
	       <span class="n">REG_TYPE_CONV</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">reg_marb_bp_r_brk_op</span><span class="p">,</span> <span class="n">r_op</span><span class="p">),</span>
	       <span class="n">REG_TYPE_CONV</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">reg_marb_bp_r_brk_first_client</span><span class="p">,</span> <span class="n">r_first</span><span class="p">),</span>
	       <span class="n">REG_TYPE_CONV</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">reg_marb_bp_r_brk_size</span><span class="p">,</span> <span class="n">r_size</span><span class="p">));</span>

	<span class="n">REG_WR</span><span class="p">(</span><span class="n">marb_bp</span><span class="p">,</span> <span class="n">watch</span><span class="o">-&gt;</span><span class="n">instance</span><span class="p">,</span> <span class="n">rw_ack</span><span class="p">,</span> <span class="n">ack</span><span class="p">);</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">marb</span><span class="p">,</span> <span class="n">regi_marb</span><span class="p">,</span> <span class="n">rw_ack_intr</span><span class="p">,</span> <span class="n">ack_intr</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;IRQ occurred at %lX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">get_irq_regs</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">erp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">watch</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">)</span>
		<span class="n">watch</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
