{
  "module_name": "extcon-rt8973a.h",
  "hash_id": "8aa6d0879c81afd10be334b1081fe15f1781eac506095325cee460c3bd0c39b2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/extcon/extcon-rt8973a.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_EXTCON_RT8973A_H\n#define __LINUX_EXTCON_RT8973A_H\n\nenum rt8973a_types {\n\tTYPE_RT8973A,\n};\n\n \nenum rt8973A_reg {\n\tRT8973A_REG_DEVICE_ID = 0x1,\n\tRT8973A_REG_CONTROL1,\n\tRT8973A_REG_INT1,\n\tRT8973A_REG_INT2,\n\tRT8973A_REG_INTM1,\n\tRT8973A_REG_INTM2,\n\tRT8973A_REG_ADC,\n\tRT8973A_REG_RSVD_1,\n\tRT8973A_REG_RSVD_2,\n\tRT8973A_REG_DEV1,\n\tRT8973A_REG_DEV2,\n\tRT8973A_REG_RSVD_3,\n\tRT8973A_REG_RSVD_4,\n\tRT8973A_REG_RSVD_5,\n\tRT8973A_REG_RSVD_6,\n\tRT8973A_REG_RSVD_7,\n\tRT8973A_REG_RSVD_8,\n\tRT8973A_REG_RSVD_9,\n\tRT8973A_REG_MANUAL_SW1,\n\tRT8973A_REG_MANUAL_SW2,\n\tRT8973A_REG_RSVD_10,\n\tRT8973A_REG_RSVD_11,\n\tRT8973A_REG_RSVD_12,\n\tRT8973A_REG_RSVD_13,\n\tRT8973A_REG_RSVD_14,\n\tRT8973A_REG_RSVD_15,\n\tRT8973A_REG_RESET,\n\n\tRT8973A_REG_END,\n};\n\n \n#define RT8973A_REG_DEVICE_ID_VENDOR_SHIFT\t0\n#define RT8973A_REG_DEVICE_ID_VERSION_SHIFT\t3\n#define RT8973A_REG_DEVICE_ID_VENDOR_MASK\t(0x7 << RT8973A_REG_DEVICE_ID_VENDOR_SHIFT)\n#define RT8973A_REG_DEVICE_ID_VERSION_MASK\t(0x1f << RT8973A_REG_DEVICE_ID_VERSION_SHIFT)\n\n#define RT8973A_REG_CONTROL1_INTM_SHIFT\t0\n#define RT8973A_REG_CONTROL1_AUTO_CONFIG_SHIFT\t2\n#define RT8973A_REG_CONTROL1_I2C_RST_EN_SHIFT\t3\n#define RT8973A_REG_CONTROL1_SWITCH_OPEN_SHIFT\t4\n#define RT8973A_REG_CONTROL1_CHGTYP_SHIFT\t5\n#define RT8973A_REG_CONTROL1_USB_CHD_EN_SHIFT\t6\n#define RT8973A_REG_CONTROL1_ADC_EN_SHIFT\t7\n#define RT8973A_REG_CONTROL1_INTM_MASK\t\t(0x1 << RT8973A_REG_CONTROL1_INTM_SHIFT)\n#define RT8973A_REG_CONTROL1_AUTO_CONFIG_MASK\t(0x1 << RT8973A_REG_CONTROL1_AUTO_CONFIG_SHIFT)\n#define RT8973A_REG_CONTROL1_I2C_RST_EN_MASK\t(0x1 << RT8973A_REG_CONTROL1_I2C_RST_EN_SHIFT)\n#define RT8973A_REG_CONTROL1_SWITCH_OPEN_MASK\t(0x1 << RT8973A_REG_CONTROL1_SWITCH_OPEN_SHIFT)\n#define RT8973A_REG_CONTROL1_CHGTYP_MASK\t(0x1 << RT8973A_REG_CONTROL1_CHGTYP_SHIFT)\n#define RT8973A_REG_CONTROL1_USB_CHD_EN_MASK\t(0x1 << RT8973A_REG_CONTROL1_USB_CHD_EN_SHIFT)\n#define RT8973A_REG_CONTROL1_ADC_EN_MASK\t(0x1 << RT8973A_REG_CONTROL1_ADC_EN_SHIFT)\n\n#define RT9873A_REG_INTM1_ATTACH_SHIFT\t\t0\n#define RT9873A_REG_INTM1_DETACH_SHIFT\t\t1\n#define RT9873A_REG_INTM1_CHGDET_SHIFT\t\t2\n#define RT9873A_REG_INTM1_DCD_T_SHIFT\t\t3\n#define RT9873A_REG_INTM1_OVP_SHIFT\t\t4\n#define RT9873A_REG_INTM1_CONNECT_SHIFT\t\t5\n#define RT9873A_REG_INTM1_ADC_CHG_SHIFT\t\t6\n#define RT9873A_REG_INTM1_OTP_SHIFT\t\t7\n#define RT9873A_REG_INTM1_ATTACH_MASK\t\t(0x1 << RT9873A_REG_INTM1_ATTACH_SHIFT)\n#define RT9873A_REG_INTM1_DETACH_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_DETACH_SHIFT)\n#define RT9873A_REG_INTM1_CHGDET_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_CHGDET_SHIFT)\n#define RT9873A_REG_INTM1_DCD_T_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_DCD_T_SHIFT)\n#define RT9873A_REG_INTM1_OVP_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_OVP_SHIFT)\n#define RT9873A_REG_INTM1_CONNECT_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_CONNECT_SHIFT)\n#define RT9873A_REG_INTM1_ADC_CHG_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_ADC_CHG_SHIFT)\n#define RT9873A_REG_INTM1_OTP_MASK\t\t(0x1 <<  RT9873A_REG_INTM1_OTP_SHIFT)\n\n#define RT9873A_REG_INTM2_UVLO_SHIFT\t\t1\n#define RT9873A_REG_INTM2_POR_SHIFT\t\t2\n#define RT9873A_REG_INTM2_OTP_FET_SHIFT\t\t3\n#define RT9873A_REG_INTM2_OVP_FET_SHIFT\t\t4\n#define RT9873A_REG_INTM2_OCP_LATCH_SHIFT\t5\n#define RT9873A_REG_INTM2_OCP_SHIFT\t\t6\n#define RT9873A_REG_INTM2_OVP_OCP_SHIFT\t\t7\n#define RT9873A_REG_INTM2_UVLO_MASK\t\t(0x1 << RT9873A_REG_INTM2_UVLO_SHIFT)\n#define RT9873A_REG_INTM2_POR_MASK\t\t(0x1 <<  RT9873A_REG_INTM2_POR_SHIFT)\n#define RT9873A_REG_INTM2_OTP_FET_MASK\t\t(0x1 <<  RT9873A_REG_INTM2_OTP_FET_SHIFT)\n#define RT9873A_REG_INTM2_OVP_FET_MASK\t\t(0x1 <<  RT9873A_REG_INTM2_OVP_FET_SHIFT)\n#define RT9873A_REG_INTM2_OCP_LATCH_MASK\t(0x1 <<  RT9873A_REG_INTM2_OCP_LATCH_SHIFT)\n#define RT9873A_REG_INTM2_OCP_MASK\t\t(0x1 <<  RT9873A_REG_INTM2_OCP_SHIFT)\n#define RT9873A_REG_INTM2_OVP_OCP_MASK\t\t(0x1 <<  RT9873A_REG_INTM2_OVP_OCP_SHIFT)\n\n#define RT8973A_REG_ADC_SHIFT\t\t\t0\n#define RT8973A_REG_ADC_MASK\t\t\t(0x1f << RT8973A_REG_ADC_SHIFT)\n\n#define RT8973A_REG_DEV1_OTG_SHIFT\t\t0\n#define RT8973A_REG_DEV1_SDP_SHIFT\t\t2\n#define RT8973A_REG_DEV1_UART_SHIFT\t\t3\n#define RT8973A_REG_DEV1_CAR_KIT_TYPE1_SHIFT\t4\n#define RT8973A_REG_DEV1_CDPORT_SHIFT\t\t5\n#define RT8973A_REG_DEV1_DCPORT_SHIFT\t\t6\n#define RT8973A_REG_DEV1_OTG_MASK\t\t(0x1 << RT8973A_REG_DEV1_OTG_SHIFT)\n#define RT8973A_REG_DEV1_SDP_MASK\t\t(0x1 << RT8973A_REG_DEV1_SDP_SHIFT)\n#define RT8973A_REG_DEV1_UART_MASK\t\t(0x1 << RT8973A_REG_DEV1_UART_SHIFT)\n#define RT8973A_REG_DEV1_CAR_KIT_TYPE1_MASK\t(0x1 << RT8973A_REG_DEV1_CAR_KIT_TYPE1_SHIFT)\n#define RT8973A_REG_DEV1_CDPORT_MASK\t\t(0x1 << RT8973A_REG_DEV1_CDPORT_SHIFT)\n#define RT8973A_REG_DEV1_DCPORT_MASK\t\t(0x1 << RT8973A_REG_DEV1_DCPORT_SHIFT)\n#define RT8973A_REG_DEV1_USB_MASK\t\t(RT8973A_REG_DEV1_SDP_MASK \\\n\t\t\t\t\t\t| RT8973A_REG_DEV1_CDPORT_MASK)\n\n#define RT8973A_REG_DEV2_JIG_USB_ON_SHIFT\t0\n#define RT8973A_REG_DEV2_JIG_USB_OFF_SHIFT\t1\n#define RT8973A_REG_DEV2_JIG_UART_ON_SHIFT\t2\n#define RT8973A_REG_DEV2_JIG_UART_OFF_SHIFT\t3\n#define RT8973A_REG_DEV2_JIG_USB_ON_MASK\t(0x1 << RT8973A_REG_DEV2_JIG_USB_ON_SHIFT)\n#define RT8973A_REG_DEV2_JIG_USB_OFF_MASK\t(0x1 << RT8973A_REG_DEV2_JIG_USB_OFF_SHIFT)\n#define RT8973A_REG_DEV2_JIG_UART_ON_MASK\t(0x1 << RT8973A_REG_DEV2_JIG_UART_ON_SHIFT)\n#define RT8973A_REG_DEV2_JIG_UART_OFF_MASK\t(0x1 << RT8973A_REG_DEV2_JIG_UART_OFF_SHIFT)\n\n#define RT8973A_REG_MANUAL_SW1_DP_SHIFT\t\t2\n#define RT8973A_REG_MANUAL_SW1_DM_SHIFT\t\t5\n#define RT8973A_REG_MANUAL_SW1_DP_MASK\t\t(0x7 << RT8973A_REG_MANUAL_SW1_DP_SHIFT)\n#define RT8973A_REG_MANUAL_SW1_DM_MASK\t\t(0x7 << RT8973A_REG_MANUAL_SW1_DM_SHIFT)\n#define DM_DP_CON_SWITCH_OPEN\t\t\t0x0\n#define DM_DP_CON_SWITCH_USB\t\t\t0x1\n#define DM_DP_CON_SWITCH_UART\t\t\t0x3\n#define DM_DP_SWITCH_OPEN\t\t\t((DM_DP_CON_SWITCH_OPEN << RT8973A_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_OPEN << RT8973A_REG_MANUAL_SW1_DM_SHIFT))\n#define DM_DP_SWITCH_USB\t\t\t((DM_DP_CON_SWITCH_USB << RT8973A_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_USB << RT8973A_REG_MANUAL_SW1_DM_SHIFT))\n#define DM_DP_SWITCH_UART\t\t\t((DM_DP_CON_SWITCH_UART << RT8973A_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_UART << RT8973A_REG_MANUAL_SW1_DM_SHIFT))\n\n#define RT8973A_REG_MANUAL_SW2_FET_ON_SHIFT\t0\n#define RT8973A_REG_MANUAL_SW2_JIG_ON_SHIFT\t2\n#define RT8973A_REG_MANUAL_SW2_BOOT_SW_SHIFT\t3\n#define RT8973A_REG_MANUAL_SW2_FET_ON_MASK\t(0x1 << RT8973A_REG_MANUAL_SW2_FET_ON_SHIFT)\n#define RT8973A_REG_MANUAL_SW2_JIG_ON_MASK\t(0x1 << RT8973A_REG_MANUAL_SW2_JIG_ON_SHIFT)\n#define RT8973A_REG_MANUAL_SW2_BOOT_SW_MASK\t(0x1 << RT8973A_REG_MANUAL_SW2_BOOT_SW_SHIFT)\n#define RT8973A_REG_MANUAL_SW2_FET_ON\t\t0\n#define RT8973A_REG_MANUAL_SW2_FET_OFF\t\t0x1\n#define RT8973A_REG_MANUAL_SW2_JIG_OFF\t\t0\n#define RT8973A_REG_MANUAL_SW2_JIG_ON\t\t0x1\n#define RT8973A_REG_MANUAL_SW2_BOOT_SW_ON\t0\n#define RT8973A_REG_MANUAL_SW2_BOOT_SW_OFF\t0x1\n\n#define RT8973A_REG_RESET_SHIFT\t\t\t0\n#define RT8973A_REG_RESET_MASK\t\t\t(0x1 << RT8973A_REG_RESET_SHIFT)\n#define RT8973A_REG_RESET\t\t\t0x1\n\n \nenum rt8973a_irq {\n\t \n\tRT8973A_INT1_ATTACH,\n\tRT8973A_INT1_DETACH,\n\tRT8973A_INT1_CHGDET,\n\tRT8973A_INT1_DCD_T,\n\tRT8973A_INT1_OVP,\n\tRT8973A_INT1_CONNECT,\n\tRT8973A_INT1_ADC_CHG,\n\tRT8973A_INT1_OTP,\n\n\t \n\tRT8973A_INT2_UVLO,\n\tRT8973A_INT2_POR,\n\tRT8973A_INT2_OTP_FET,\n\tRT8973A_INT2_OVP_FET,\n\tRT8973A_INT2_OCP_LATCH,\n\tRT8973A_INT2_OCP,\n\tRT8973A_INT2_OVP_OCP,\n\n\tRT8973A_NUM,\n};\n\n#define RT8973A_INT1_ATTACH_MASK\t\tBIT(0)\n#define RT8973A_INT1_DETACH_MASK\t\tBIT(1)\n#define RT8973A_INT1_CHGDET_MASK\t\tBIT(2)\n#define RT8973A_INT1_DCD_T_MASK\t\t\tBIT(3)\n#define RT8973A_INT1_OVP_MASK\t\t\tBIT(4)\n#define RT8973A_INT1_CONNECT_MASK\t\tBIT(5)\n#define RT8973A_INT1_ADC_CHG_MASK\t\tBIT(6)\n#define RT8973A_INT1_OTP_MASK\t\t\tBIT(7)\n#define RT8973A_INT2_UVLOT_MASK\t\t\tBIT(0)\n#define RT8973A_INT2_POR_MASK\t\t\tBIT(1)\n#define RT8973A_INT2_OTP_FET_MASK\t\tBIT(2)\n#define RT8973A_INT2_OVP_FET_MASK\t\tBIT(3)\n#define RT8973A_INT2_OCP_LATCH_MASK\t\tBIT(4)\n#define RT8973A_INT2_OCP_MASK\t\t\tBIT(5)\n#define RT8973A_INT2_OVP_OCP_MASK\t\tBIT(6)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}