---
author: kevbroch
comments: false
date: 2012-05-18 18:22:34+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc10/
slug: hc10
title: "\n\t\t\t\tHC10 (1998)\t\t"
wordpress_id: 279
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 16-18, 1998
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/1_Sun/HC10.Program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Not Available
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%; height: 241px;" >
<tbody >
<tr >
Tutorials
Sunday, August 16, 1998
</tr>
<tr valign="top" >

<td width="20%" height="108" >**Morning Tutorial**
08:30-12:00
</td>

<td >**Intellectual Property Law as Applied to the Computer and Electronic Industrties **
**Chair: **Margaret Jane Radin, William Benjamin Scott, Luna M. Scott, Professor of Law, Stanford Law School
</td>
</tr>
<tr valign="top" >

<td height="103" >**Afternoon Tutorial**
13:00-17:00
</td>

<td >**Fast CPUs are Good... but Fast I/O is Better **
**Chair: **Fred Berkowitz, Silicon Graphics Peripherals Team

</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 17, 1998
</tr>
<tr valign="top" >

<td >**Opening Remarks**
09:00-09:15
</td>

<td >**General Chair: **Allen Baum [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.Welcome/HC10.Welcome-GC.pdf)
**Program Co-Chairs: **John Wawrzynek, Norm Jouppi [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.Welcome/HC10.Welcome-PC.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
09:15-10:45
</td>

<td >**High Performance Processors (Part 1) **
**Chair: **Monica Lam
_The Alpha 21264 Microprocessor: Out-of-Order Execution at 600MHz_, Richard E Kessler (Compaq) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S1/HC10.1.1.pdf)

_UltraSPARC-III: A 600MHz 64-bit Superscalar Processor for 1000-way Scalable Systems_, Gary Lauterbauch (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S1/HC10.1.2.pdf)

_Techniques for Mitigating Memory Latency in the PA-8500 Processor_, David Johnson (Hewlett-Packard) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S1/HC10.1.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:15-12:45
</td>

<td >**Embedded and Embeddable Processors **
**Chair: **Kazuaki Murakami 

_M32Rx/D - A Single Chip Microcontroller with a High Capacity 4MB Internal DRAM_, Toru Shimizu (Mitsubishi) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S2/HC10.2.1.pdf)

_Genesis Microprocessor_, Jack Choquette (SandCraft, Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S2/HC10.2.2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
14:00-14:45
</td>

<td >**Chair:** Monica Lam 

**Speaker:** Greg Papadopoulos, Chief Technology Officer, Sun Microsystems
</td>
</tr>
<tr valign="top" >

<td >**Session 4 **
14:45-15:45
</td>

<td >**Specialized Chips **
**Chair: **Alan Smith_Designing a Single Chip Chess Grandmaster While Knowing Nothing About Chess_, Feng-hsiung Hsu (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S4/HC10.4.1.pdf)

_Accelerating Cryptography in Hardware_, Mark Birman (Hi/fn) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S4/HC10.4.2.pdf)

_The EMU10K1 Digital Audio Processor_, Tom Savell (E-mu Systems, Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S4/HC10.4.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="113" >**Session 5 **
16:15-17:45
</td>

<td >**High Performance Processors (Part 2) **
**Chair: **Mark Tremblay_IBM S/390 G5 Microprocessor_, Timothy J. Slegel (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S5/HC10.5.1.pdf)

_A CMOS Vector Processor with a Custom Streaming Cache_, Greg Faanes (Silicon Graphics, Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S5/HC10.5.2.pdf)

_AltiVec™ Technology: A Second Generation SIMD Microprocessor Architecture_, Michael Philip (Motorola) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/2_Mon/HC10.S5/HC10.5.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="71" >**Panel Discussion**
19:30-21:30
</td>

<td >**Confronting the Microsoft Challenge **
**Moderators: **John H. Wharton
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 18, 1998
</tr>
<tr valign="top" >

<td >**Session 7 **
09:00-10:30
</td>

<td >**MPEG and Digital TV **
**Chair: Gert Slavenburg**_A Single-chip MPEG2 MP@ML Video Encoder with Multi-chip Configuration for a Sinlge-board MP@HL Encoder_, Toshihiro Minami (Nippon Telegraph and Telephone Corp) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S7/HC10.7.1.pdf)

_A Single-Chip DTV Media Processor_, Selliah Rathnam (Trimedia Product Group) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S7/HC10.7.2.pdf)

_Two Chipsets for DTV Compliant with ATSC Standard_, Hee-Bok Park (LG Electronics) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S7/HC10.7.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
11:00-12:30
</td>

<td >**General Purpose Processors with Integrated Media Support **
**Chair: **Kunle Olukotun 

_MXi: A High Performance x86 Processor with Integrated 3D Graphics_, Rajeev Jayavant (Cyrix) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S8/HC10.8.1.pdf)

_Novel Multimedia Instruction Capabilities in VLIW Media Processors_, J.T.J van Eijndhoven (Philips Research Labs) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S8/HC10.8.2.pdf)

_SA-1500: A 300MHz RISC CPU with Attached Media Processor_, Prashant P. Gandhi (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S8/HC10.8.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 9 **
14:00-15:30
</td>

<td >**Graphics Accelerators
Chair: **Bill Dally 

_Blitzen: Lightning Speed 3D Geometry Accelerator_, Alan Krech (Hewlett-Packard) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S9/HC10.9.1.pdf)

_Neon: A Big, Fast, 3D Workstation Graphics Accelerator_, Joel McCormack (Mitsubishi) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S9/HC10.9.2.pdf)

_VelaTX - Innovative 3D Architecture Coupled with Embedded DRAM Architecture_, Joseph C. Del Rio (Stellar Semiconductor) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S9/HC10.9.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 10 **
16:00-17:00
</td>

<td >**High Performance PC Processors **
**Chair: **Ruby Lee_Intel i740 Graphics Accelerator_, Tom Piazza (Intel)

_PERMEDIA 3 - A Third Generation Graphics Controller for the Mainstream PC and DirectX_, Neil Trevett (3Dlabs)

_AMD 3DNow! Technology and K6-2 Microprocessor_, Stuart Oberman (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S10/HC10.10.3.pdf)
</td>
</tr>
</tbody>
</table>		
