// Seed: 2807154228
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = 1;
  initial if ({1'h0, id_0}) #1;
  logic id_3 = 1;
endmodule
