ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_TIM_PeriodElapsedCallback
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_TIM_PeriodElapsedCallback:
  27              	.LVL0:
  28              	.LFB138:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "fdcan.h"
  23:Core/Src/main.c **** #include "i2c.h"
  24:Core/Src/main.c **** #include "iwdg.h"
  25:Core/Src/main.c **** #include "spi.h"
  26:Core/Src/main.c **** #include "tim.h"
  27:Core/Src/main.c **** #include "usart.h"
  28:Core/Src/main.c **** #include "gpio.h"
  29:Core/Src/main.c **** 
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 2


  30:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  32:Core/Src/main.c **** #include "fdcan_starter.h"
  33:Core/Src/main.c **** #include "tmc5160.h"
  34:Core/Src/main.c **** #include "at24_eeprom.h"
  35:Core/Src/main.c **** #include "joint_config.h"
  36:Core/Src/main.c **** /* USER CODE END Includes */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PM */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** FDCAN_TxHeaderTypeDef TxHeader;		// Header for can message
  69:Core/Src/main.c **** FDCAN_FilterTypeDef canfdfilterconfig;	// Filter for receiving CAN messages
  70:Core/Src/main.c **** FDCAN_RxHeaderTypeDef RxHeader;
  71:Core/Src/main.c **** joint_config jc;
  72:Core/Src/main.c **** motor_config motor_cfg;
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****   * @brief  The application entry point.
  77:Core/Src/main.c ****   * @retval int
  78:Core/Src/main.c ****   */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 3


  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_FDCAN1_Init();
 104:Core/Src/main.c ****   MX_I2C4_Init();
 105:Core/Src/main.c ****   MX_IWDG_Init();
 106:Core/Src/main.c ****   MX_SPI1_Init();
 107:Core/Src/main.c ****   MX_SPI3_Init();
 108:Core/Src/main.c ****   MX_TIM8_Init();
 109:Core/Src/main.c ****   MX_USART2_UART_Init();
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 111:Core/Src/main.c ****   //config init
 112:Core/Src/main.c ****   joint_config_main_part_init(&jc);
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   //Quad encoder init
 115:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 116:Core/Src/main.c ****   HAL_Delay(10);
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   //Initialize CAN
 119:Core/Src/main.c ****   FDCAN_Filter_Config(&canfdfilterconfig);
 120:Core/Src/main.c ****   FDCAN_Header_Config(&TxHeader);
 121:Core/Src/main.c ****   if (HAL_FDCAN_ConfigFilter(&hfdcan1, &canfdfilterconfig) != HAL_OK)
 122:Core/Src/main.c **** 	{
 123:Core/Src/main.c **** 	  Error_Handler();
 124:Core/Src/main.c **** 	}
 125:Core/Src/main.c ****   FDCAN_Starter(&hfdcan1, &canfdfilterconfig);
 126:Core/Src/main.c ****   HAL_Delay(10);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   //Initialize Stepper Motor
 129:Core/Src/main.c ****   tmc5160_init();
 130:Core/Src/main.c ****   HAL_Delay(10);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE END 2 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* Init scheduler */
 135:Core/Src/main.c ****   osKernelInitialize();
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* Call init function for freertos objects (in freertos.c) */
 138:Core/Src/main.c ****   MX_FREERTOS_Init();
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Start scheduler */
 141:Core/Src/main.c ****   osKernelStart();
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 4


 144:Core/Src/main.c ****   /* Infinite loop */
 145:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 146:Core/Src/main.c ****   while (1)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     /* USER CODE END WHILE */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   /* USER CODE END 3 */
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /**
 156:Core/Src/main.c ****   * @brief System Clock Configuration
 157:Core/Src/main.c ****   * @retval None
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c **** void SystemClock_Config(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 169:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /** Enables the Clock Security System
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 5


 201:Core/Src/main.c ****   */
 202:Core/Src/main.c ****   HAL_RCC_EnableCSS();
 203:Core/Src/main.c **** }
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** /* USER CODE END 4 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** /**
 210:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 211:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 212:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 213:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 214:Core/Src/main.c ****   * @param  htim : TIM handle
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 218:Core/Src/main.c **** {
  30              		.loc 1 218 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 218 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
 219:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 222:Core/Src/main.c ****   if (htim->Instance == TIM1) {
  40              		.loc 1 222 3 is_stmt 1 view .LVU2
  41              		.loc 1 222 11 is_stmt 0 view .LVU3
  42 0002 0268     		ldr	r2, [r0]
  43              		.loc 1 222 6 view .LVU4
  44 0004 034B     		ldr	r3, .L5
  45 0006 9A42     		cmp	r2, r3
  46 0008 00D0     		beq	.L4
  47              	.LVL1:
  48              	.L1:
 223:Core/Src/main.c ****     HAL_IncTick();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 228:Core/Src/main.c **** }
  49              		.loc 1 228 1 view .LVU5
  50 000a 08BD     		pop	{r3, pc}
  51              	.LVL2:
  52              	.L4:
 223:Core/Src/main.c ****     HAL_IncTick();
  53              		.loc 1 223 5 is_stmt 1 view .LVU6
  54 000c FFF7FEFF 		bl	HAL_IncTick
  55              	.LVL3:
  56              		.loc 1 228 1 is_stmt 0 view .LVU7
  57 0010 FBE7     		b	.L1
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 6


  58              	.L6:
  59 0012 00BF     		.align	2
  60              	.L5:
  61 0014 002C0140 		.word	1073818624
  62              		.cfi_endproc
  63              	.LFE138:
  65              		.section	.text.Error_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	Error_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	Error_Handler:
  73              	.LFB139:
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /**
 231:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 232:Core/Src/main.c ****   * @retval None
 233:Core/Src/main.c ****   */
 234:Core/Src/main.c **** void Error_Handler(void)
 235:Core/Src/main.c **** {
  74              		.loc 1 235 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ Volatile: function does not return.
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
 236:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 237:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 238:Core/Src/main.c ****   __disable_irq();
  80              		.loc 1 238 3 view .LVU9
  81              	.LBB4:
  82              	.LBI4:
  83              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 7


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 8


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 9


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 10


 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  84              		.loc 2 207 27 view .LVU10
  85              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  86              		.loc 2 209 3 view .LVU11
  87              		.syntax unified
  88              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  89 0000 72B6     		cpsid i
  90              	@ 0 "" 2
  91              		.thumb
  92              		.syntax unified
  93              	.L8:
  94              	.LBE5:
  95              	.LBE4:
 239:Core/Src/main.c ****   while (1)
  96              		.loc 1 239 3 discriminator 1 view .LVU12
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****   }
  97              		.loc 1 241 3 discriminator 1 view .LVU13
 239:Core/Src/main.c ****   while (1)
  98              		.loc 1 239 9 discriminator 1 view .LVU14
  99 0002 FEE7     		b	.L8
 100              		.cfi_endproc
 101              	.LFE139:
 103              		.section	.text.SystemClock_Config,"ax",%progbits
 104              		.align	1
 105              		.global	SystemClock_Config
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	SystemClock_Config:
 111              	.LFB137:
 160:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 112              		.loc 1 160 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 80
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116 0000 00B5     		push	{lr}
 117              	.LCFI1:
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 14, -4
 120 0002 95B0     		sub	sp, sp, #84
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 88
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 11


 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 123              		.loc 1 161 3 view .LVU16
 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 124              		.loc 1 161 22 is_stmt 0 view .LVU17
 125 0004 3822     		movs	r2, #56
 126 0006 0021     		movs	r1, #0
 127 0008 06A8     		add	r0, sp, #24
 128 000a FFF7FEFF 		bl	memset
 129              	.LVL4:
 162:Core/Src/main.c **** 
 130              		.loc 1 162 3 is_stmt 1 view .LVU18
 162:Core/Src/main.c **** 
 131              		.loc 1 162 22 is_stmt 0 view .LVU19
 132 000e 0020     		movs	r0, #0
 133 0010 0190     		str	r0, [sp, #4]
 134 0012 0290     		str	r0, [sp, #8]
 135 0014 0390     		str	r0, [sp, #12]
 136 0016 0490     		str	r0, [sp, #16]
 137 0018 0590     		str	r0, [sp, #20]
 166:Core/Src/main.c **** 
 138              		.loc 1 166 3 is_stmt 1 view .LVU20
 139 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 140              	.LVL5:
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 141              		.loc 1 171 3 view .LVU21
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142              		.loc 1 171 36 is_stmt 0 view .LVU22
 143 001e 0923     		movs	r3, #9
 144 0020 0693     		str	r3, [sp, #24]
 172:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 145              		.loc 1 172 3 is_stmt 1 view .LVU23
 172:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 146              		.loc 1 172 30 is_stmt 0 view .LVU24
 147 0022 4FF48033 		mov	r3, #65536
 148 0026 0793     		str	r3, [sp, #28]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 149              		.loc 1 173 3 is_stmt 1 view .LVU25
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 150              		.loc 1 173 30 is_stmt 0 view .LVU26
 151 0028 0123     		movs	r3, #1
 152 002a 0B93     		str	r3, [sp, #44]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 153              		.loc 1 174 3 is_stmt 1 view .LVU27
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 154              		.loc 1 174 34 is_stmt 0 view .LVU28
 155 002c 0223     		movs	r3, #2
 156 002e 0D93     		str	r3, [sp, #52]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 157              		.loc 1 175 3 is_stmt 1 view .LVU29
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 158              		.loc 1 175 35 is_stmt 0 view .LVU30
 159 0030 0322     		movs	r2, #3
 160 0032 0E92     		str	r2, [sp, #56]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 161              		.loc 1 176 3 is_stmt 1 view .LVU31
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 162              		.loc 1 176 30 is_stmt 0 view .LVU32
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 12


 163 0034 0F93     		str	r3, [sp, #60]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 164              		.loc 1 177 3 is_stmt 1 view .LVU33
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 165              		.loc 1 177 30 is_stmt 0 view .LVU34
 166 0036 5022     		movs	r2, #80
 167 0038 1092     		str	r2, [sp, #64]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 168              		.loc 1 178 3 is_stmt 1 view .LVU35
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 169              		.loc 1 178 30 is_stmt 0 view .LVU36
 170 003a 1193     		str	r3, [sp, #68]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 171              		.loc 1 179 3 is_stmt 1 view .LVU37
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 172              		.loc 1 179 30 is_stmt 0 view .LVU38
 173 003c 1293     		str	r3, [sp, #72]
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 174              		.loc 1 180 3 is_stmt 1 view .LVU39
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 175              		.loc 1 180 30 is_stmt 0 view .LVU40
 176 003e 1393     		str	r3, [sp, #76]
 181:Core/Src/main.c ****   {
 177              		.loc 1 181 3 is_stmt 1 view .LVU41
 181:Core/Src/main.c ****   {
 178              		.loc 1 181 7 is_stmt 0 view .LVU42
 179 0040 06A8     		add	r0, sp, #24
 180 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 181              	.LVL6:
 181:Core/Src/main.c ****   {
 182              		.loc 1 181 6 view .LVU43
 183 0046 90B9     		cbnz	r0, .L13
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 184              		.loc 1 188 3 is_stmt 1 view .LVU44
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 185              		.loc 1 188 31 is_stmt 0 view .LVU45
 186 0048 0F23     		movs	r3, #15
 187 004a 0193     		str	r3, [sp, #4]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 188              		.loc 1 190 3 is_stmt 1 view .LVU46
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 189              		.loc 1 190 34 is_stmt 0 view .LVU47
 190 004c 0323     		movs	r3, #3
 191 004e 0293     		str	r3, [sp, #8]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 192              		.loc 1 191 3 is_stmt 1 view .LVU48
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 193              		.loc 1 191 35 is_stmt 0 view .LVU49
 194 0050 0023     		movs	r3, #0
 195 0052 0393     		str	r3, [sp, #12]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 196              		.loc 1 192 3 is_stmt 1 view .LVU50
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 197              		.loc 1 192 36 is_stmt 0 view .LVU51
 198 0054 0493     		str	r3, [sp, #16]
 193:Core/Src/main.c **** 
 199              		.loc 1 193 3 is_stmt 1 view .LVU52
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 13


 193:Core/Src/main.c **** 
 200              		.loc 1 193 36 is_stmt 0 view .LVU53
 201 0056 0593     		str	r3, [sp, #20]
 195:Core/Src/main.c ****   {
 202              		.loc 1 195 3 is_stmt 1 view .LVU54
 195:Core/Src/main.c ****   {
 203              		.loc 1 195 7 is_stmt 0 view .LVU55
 204 0058 0421     		movs	r1, #4
 205 005a 0DEB0100 		add	r0, sp, r1
 206 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 207              	.LVL7:
 195:Core/Src/main.c ****   {
 208              		.loc 1 195 6 view .LVU56
 209 0062 30B9     		cbnz	r0, .L14
 202:Core/Src/main.c **** }
 210              		.loc 1 202 3 is_stmt 1 view .LVU57
 211 0064 FFF7FEFF 		bl	HAL_RCC_EnableCSS
 212              	.LVL8:
 203:Core/Src/main.c **** 
 213              		.loc 1 203 1 is_stmt 0 view .LVU58
 214 0068 15B0     		add	sp, sp, #84
 215              	.LCFI3:
 216              		.cfi_remember_state
 217              		.cfi_def_cfa_offset 4
 218              		@ sp needed
 219 006a 5DF804FB 		ldr	pc, [sp], #4
 220              	.L13:
 221              	.LCFI4:
 222              		.cfi_restore_state
 183:Core/Src/main.c ****   }
 223              		.loc 1 183 5 is_stmt 1 view .LVU59
 224 006e FFF7FEFF 		bl	Error_Handler
 225              	.LVL9:
 226              	.L14:
 197:Core/Src/main.c ****   }
 227              		.loc 1 197 5 view .LVU60
 228 0072 FFF7FEFF 		bl	Error_Handler
 229              	.LVL10:
 230              		.cfi_endproc
 231              	.LFE137:
 233              		.section	.text.main,"ax",%progbits
 234              		.align	1
 235              		.global	main
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	main:
 241              	.LFB136:
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 242              		.loc 1 80 1 view -0
 243              		.cfi_startproc
 244              		@ Volatile: function does not return.
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247 0000 08B5     		push	{r3, lr}
 248              	.LCFI5:
 249              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 14


 250              		.cfi_offset 3, -8
 251              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 252              		.loc 1 88 3 view .LVU62
 253 0002 FFF7FEFF 		bl	HAL_Init
 254              	.LVL11:
  95:Core/Src/main.c **** 
 255              		.loc 1 95 3 view .LVU63
 256 0006 FFF7FEFF 		bl	SystemClock_Config
 257              	.LVL12:
 102:Core/Src/main.c ****   MX_FDCAN1_Init();
 258              		.loc 1 102 3 view .LVU64
 259 000a FFF7FEFF 		bl	MX_GPIO_Init
 260              	.LVL13:
 103:Core/Src/main.c ****   MX_I2C4_Init();
 261              		.loc 1 103 3 view .LVU65
 262 000e FFF7FEFF 		bl	MX_FDCAN1_Init
 263              	.LVL14:
 104:Core/Src/main.c ****   MX_IWDG_Init();
 264              		.loc 1 104 3 view .LVU66
 265 0012 FFF7FEFF 		bl	MX_I2C4_Init
 266              	.LVL15:
 105:Core/Src/main.c ****   MX_SPI1_Init();
 267              		.loc 1 105 3 view .LVU67
 268 0016 FFF7FEFF 		bl	MX_IWDG_Init
 269              	.LVL16:
 106:Core/Src/main.c ****   MX_SPI3_Init();
 270              		.loc 1 106 3 view .LVU68
 271 001a FFF7FEFF 		bl	MX_SPI1_Init
 272              	.LVL17:
 107:Core/Src/main.c ****   MX_TIM8_Init();
 273              		.loc 1 107 3 view .LVU69
 274 001e FFF7FEFF 		bl	MX_SPI3_Init
 275              	.LVL18:
 108:Core/Src/main.c ****   MX_USART2_UART_Init();
 276              		.loc 1 108 3 view .LVU70
 277 0022 FFF7FEFF 		bl	MX_TIM8_Init
 278              	.LVL19:
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 279              		.loc 1 109 3 view .LVU71
 280 0026 FFF7FEFF 		bl	MX_USART2_UART_Init
 281              	.LVL20:
 112:Core/Src/main.c **** 
 282              		.loc 1 112 3 view .LVU72
 283 002a 1548     		ldr	r0, .L19
 284 002c FFF7FEFF 		bl	joint_config_main_part_init
 285              	.LVL21:
 115:Core/Src/main.c ****   HAL_Delay(10);
 286              		.loc 1 115 3 view .LVU73
 287 0030 3C21     		movs	r1, #60
 288 0032 1448     		ldr	r0, .L19+4
 289 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 290              	.LVL22:
 116:Core/Src/main.c **** 
 291              		.loc 1 116 3 view .LVU74
 292 0038 0A20     		movs	r0, #10
 293 003a FFF7FEFF 		bl	HAL_Delay
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 15


 294              	.LVL23:
 119:Core/Src/main.c ****   FDCAN_Header_Config(&TxHeader);
 295              		.loc 1 119 3 view .LVU75
 296 003e 124C     		ldr	r4, .L19+8
 297 0040 2046     		mov	r0, r4
 298 0042 FFF7FEFF 		bl	FDCAN_Filter_Config
 299              	.LVL24:
 120:Core/Src/main.c ****   if (HAL_FDCAN_ConfigFilter(&hfdcan1, &canfdfilterconfig) != HAL_OK)
 300              		.loc 1 120 3 view .LVU76
 301 0046 1148     		ldr	r0, .L19+12
 302 0048 FFF7FEFF 		bl	FDCAN_Header_Config
 303              	.LVL25:
 121:Core/Src/main.c **** 	{
 304              		.loc 1 121 3 view .LVU77
 121:Core/Src/main.c **** 	{
 305              		.loc 1 121 7 is_stmt 0 view .LVU78
 306 004c 2146     		mov	r1, r4
 307 004e 1048     		ldr	r0, .L19+16
 308 0050 FFF7FEFF 		bl	HAL_FDCAN_ConfigFilter
 309              	.LVL26:
 121:Core/Src/main.c **** 	{
 310              		.loc 1 121 6 view .LVU79
 311 0054 08B1     		cbz	r0, .L16
 123:Core/Src/main.c **** 	}
 312              		.loc 1 123 4 is_stmt 1 view .LVU80
 313 0056 FFF7FEFF 		bl	Error_Handler
 314              	.LVL27:
 315              	.L16:
 125:Core/Src/main.c ****   HAL_Delay(10);
 316              		.loc 1 125 3 view .LVU81
 317 005a 0B49     		ldr	r1, .L19+8
 318 005c 0C48     		ldr	r0, .L19+16
 319 005e FFF7FEFF 		bl	FDCAN_Starter
 320              	.LVL28:
 126:Core/Src/main.c **** 
 321              		.loc 1 126 3 view .LVU82
 322 0062 0A20     		movs	r0, #10
 323 0064 FFF7FEFF 		bl	HAL_Delay
 324              	.LVL29:
 129:Core/Src/main.c ****   HAL_Delay(10);
 325              		.loc 1 129 3 view .LVU83
 326 0068 FFF7FEFF 		bl	tmc5160_init
 327              	.LVL30:
 130:Core/Src/main.c **** 
 328              		.loc 1 130 3 view .LVU84
 329 006c 0A20     		movs	r0, #10
 330 006e FFF7FEFF 		bl	HAL_Delay
 331              	.LVL31:
 135:Core/Src/main.c **** 
 332              		.loc 1 135 3 view .LVU85
 333 0072 FFF7FEFF 		bl	osKernelInitialize
 334              	.LVL32:
 138:Core/Src/main.c **** 
 335              		.loc 1 138 3 view .LVU86
 336 0076 FFF7FEFF 		bl	MX_FREERTOS_Init
 337              	.LVL33:
 141:Core/Src/main.c **** 
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 16


 338              		.loc 1 141 3 view .LVU87
 339 007a FFF7FEFF 		bl	osKernelStart
 340              	.LVL34:
 341              	.L17:
 146:Core/Src/main.c ****   {
 342              		.loc 1 146 3 discriminator 1 view .LVU88
 151:Core/Src/main.c ****   /* USER CODE END 3 */
 343              		.loc 1 151 3 discriminator 1 view .LVU89
 146:Core/Src/main.c ****   {
 344              		.loc 1 146 9 discriminator 1 view .LVU90
 345 007e FEE7     		b	.L17
 346              	.L20:
 347              		.align	2
 348              	.L19:
 349 0080 00000000 		.word	.LANCHOR0
 350 0084 00000000 		.word	htim8
 351 0088 00000000 		.word	.LANCHOR1
 352 008c 00000000 		.word	.LANCHOR2
 353 0090 00000000 		.word	hfdcan1
 354              		.cfi_endproc
 355              	.LFE136:
 357              		.global	motor_cfg
 358              		.global	jc
 359              		.global	RxHeader
 360              		.global	canfdfilterconfig
 361              		.global	TxHeader
 362              		.section	.bss.RxHeader,"aw",%nobits
 363              		.align	2
 366              	RxHeader:
 367 0000 00000000 		.space	40
 367      00000000 
 367      00000000 
 367      00000000 
 367      00000000 
 368              		.section	.bss.TxHeader,"aw",%nobits
 369              		.align	2
 370              		.set	.LANCHOR2,. + 0
 373              	TxHeader:
 374 0000 00000000 		.space	36
 374      00000000 
 374      00000000 
 374      00000000 
 374      00000000 
 375              		.section	.bss.canfdfilterconfig,"aw",%nobits
 376              		.align	2
 377              		.set	.LANCHOR1,. + 0
 380              	canfdfilterconfig:
 381 0000 00000000 		.space	24
 381      00000000 
 381      00000000 
 381      00000000 
 381      00000000 
 382              		.section	.bss.jc,"aw",%nobits
 383              		.align	2
 384              		.set	.LANCHOR0,. + 0
 387              	jc:
 388 0000 00000000 		.space	36
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 17


 388      00000000 
 388      00000000 
 388      00000000 
 388      00000000 
 389              		.section	.bss.motor_cfg,"aw",%nobits
 390              		.align	2
 393              	motor_cfg:
 394 0000 00000000 		.space	24
 394      00000000 
 394      00000000 
 394      00000000 
 394      00000000 
 395              		.text
 396              	.Letext0:
 397              		.file 3 "C:\\ST\\STM32CubeIDE_1.9.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 398              		.file 4 "C:\\ST\\STM32CubeIDE_1.9.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 399              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 400              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 401              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 402              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 403              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 404              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 405              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 406              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 407              		.file 13 "Core/Inc/fdcan.h"
 408              		.file 14 "Core/Inc/tim.h"
 409              		.file 15 "Core/Inc/fdcan_starter.h"
 410              		.file 16 "Core/Inc/tmc5160.h"
 411              		.file 17 "Core/Inc/joint_config.h"
 412              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 413              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 414              		.file 20 "Core/Inc/usart.h"
 415              		.file 21 "Core/Inc/spi.h"
 416              		.file 22 "Core/Inc/iwdg.h"
 417              		.file 23 "Core/Inc/i2c.h"
 418              		.file 24 "Core/Inc/gpio.h"
 419              		.file 25 "<built-in>"
ARM GAS  C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:20     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:26     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:61     .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:66     .text.Error_Handler:0000000000000000 $t
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:72     .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:104    .text.SystemClock_Config:0000000000000000 $t
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:110    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:234    .text.main:0000000000000000 $t
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:240    .text.main:0000000000000000 main
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:349    .text.main:0000000000000080 $d
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:393    .bss.motor_cfg:0000000000000000 motor_cfg
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:387    .bss.jc:0000000000000000 jc
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:366    .bss.RxHeader:0000000000000000 RxHeader
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:380    .bss.canfdfilterconfig:0000000000000000 canfdfilterconfig
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:373    .bss.TxHeader:0000000000000000 TxHeader
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:363    .bss.RxHeader:0000000000000000 $d
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:369    .bss.TxHeader:0000000000000000 $d
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:376    .bss.canfdfilterconfig:0000000000000000 $d
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:383    .bss.jc:0000000000000000 $d
C:\Users\SOROKO~1\AppData\Local\Temp\ccuvpjjA.s:390    .bss.motor_cfg:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_IncTick
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_EnableCSS
HAL_Init
MX_GPIO_Init
MX_FDCAN1_Init
MX_I2C4_Init
MX_IWDG_Init
MX_SPI1_Init
MX_SPI3_Init
MX_TIM8_Init
MX_USART2_UART_Init
joint_config_main_part_init
HAL_TIM_Encoder_Start
HAL_Delay
FDCAN_Filter_Config
FDCAN_Header_Config
HAL_FDCAN_ConfigFilter
FDCAN_Starter
tmc5160_init
osKernelInitialize
MX_FREERTOS_Init
osKernelStart
htim8
hfdcan1
