Here i'm inserting two additional materials you might find interesting.
1. folder named: project_usign_serial_communication, between FPGAs
2. synthesizable CPU - https://github.com/tsotnep/vhdl_cpu_harward_arch
