# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/imp/work/uart/test/build/uart_rx/verilator -DCOCOTB_SIM=1 --top-module uart_rx --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/imp/work/uart/.conda/uart/lib/python3.13/site-packages/cocotb/libs -L/home/imp/work/uart/.conda/uart/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator /home/imp/work/uart/src/uart_rx.sv /home/imp/work/uart/src/sync.sv /home/imp/work/uart/src/uart_rx_mem.sv /home/imp/work/uart/.conda/uart/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       403   461201  1741419175   812651926  1739901634   739585600 "/home/imp/work/uart/src/sync.sv"
S      6818   432256  1751400828   207928445  1751400828   207928445 "/home/imp/work/uart/src/uart_rx.sv"
S       574   429911  1741419175   877651931  1739903565   821928300 "/home/imp/work/uart/src/uart_rx_mem.sv"
T      3202     5645  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop.cpp"
T      3655     5644  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop.h"
T      2313     9371  1752078296   664834856  1752078296   664834856 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop.mk"
T       669     5641  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__Dpi.cpp"
T       520     5639  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__Dpi.h"
T     11137     5636  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__Syms.cpp"
T      1355     5637  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__Syms.h"
T      3699     5651  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop___024root.h"
T      1604     6683  1752078296   664834856  1752078296   664834856 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop___024root__DepSet_h84412442__0.cpp"
T      1566     5653  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     16825     7286  1752078296   664834856  1752078296   664834856 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9502     5654  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       881     5652  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop___024root__Slow.cpp"
T       773     5650  1752078296   660841239  1752078296   660841239 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__pch.h"
T      1396    10588  1752078296   664834856  1752078296   664834856 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__ver.d"
T         0        0  1752078296   664834856  1752078296   664834856 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop__verFiles.dat"
T      1770     9189  1752078296   664834856  1752078296   664834856 "/home/imp/work/uart/test/build/uart_rx/verilator/Vtop_classes.mk"
S  16980608   513347  1747166428   516115676  1747166428   516115676 "/usr/local/bin/verilator_bin"
S      6525   513419  1747166428   808615676  1747166428   808615676 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787   513401  1747166428   808615676  1747166428   808615676 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
