{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_16": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<13, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_16_ap_vld",
          "name": "input_16_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_16",
          "name": "input_16",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer20_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<12, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer20_out_0",
          "name": "layer20_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_0_ap_vld",
          "name": "layer20_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1",
          "name": "layer20_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1_ap_vld",
          "name": "layer20_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2",
          "name": "layer20_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2_ap_vld",
          "name": "layer20_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3",
          "name": "layer20_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3_ap_vld",
          "name": "layer20_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4",
          "name": "layer20_out_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4_ap_vld",
          "name": "layer20_out_4_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113971336",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "TestBench": [
      "..\/..\/myproject_test.cpp",
      "..\/..\/firmware\/weights",
      "..\/..\/tb_data"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_16": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "208",
      "portMap": {"input_16": "DATA"},
      "ports": ["input_16"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "input_16"
        }]
    },
    "layer20_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_0": "DATA"},
      "ports": ["layer20_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_1": "DATA"},
      "ports": ["layer20_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_2": "DATA"},
      "ports": ["layer20_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_3": "DATA"},
      "ports": ["layer20_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_4": "DATA"},
      "ports": ["layer20_out_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_16_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "input_16": {
      "dir": "in",
      "width": "208"
    },
    "layer20_out_0": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_1": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_2": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_3": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_4": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_4_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "BindInstances": "add_ln30_fu_393_p2 add_ln31_fu_421_p2 add_ln32_fu_449_p2 add_ln33_fu_477_p2 add_ln34_fu_505_p2 add_ln35_fu_533_p2 add_ln36_fu_561_p2 add_ln37_fu_589_p2 add_ln39_fu_617_p2 add_ln40_fu_645_p2 add_ln41_fu_673_p2 add_ln42_fu_701_p2 layer2_out_13_fu_729_p2 add_ln45_fu_757_p2",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s",
          "InstanceName": "call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287",
          "BindInstances": "mult_27_fu_250_p2 mult_28_fu_276_p2 mult_31_fu_346_p2 mult_37_fu_508_p2 mult_41_fu_598_p2 sub_ln17_1_fu_660_p2 mult_48_fu_750_p2 add_ln58_fu_842_p2 tmp80_fu_866_p2 sub_ln58_18_fu_884_p2 sub_ln58_19_fu_894_p2 add_ln58_60_fu_904_p2 sub_ln58_20_fu_928_p2 add_ln58_62_fu_938_p2 tmp278_fu_962_p2 add_ln58_66_fu_980_p2 add_ln58_67_fu_990_p2 add_ln58_68_fu_1000_p2 sub_ln58_21_fu_1010_p2 add_ln58_70_fu_1036_p2 tmp4_fu_1042_p2 sub_ln58_24_fu_1072_p2 add_ln58_72_fu_1082_p2 sub_ln58_25_fu_1102_p2 sub_ln58_26_fu_1112_p2 sub_ln58_27_fu_1126_p2 tmp776_fu_1158_p2 sub_ln58_28_fu_1172_p2 sub_ln58_29_fu_1190_p2 add_ln58_77_fu_1200_p2 add_ln58_79_fu_1216_p2 sub_ln58_30_fu_1226_p2 tmp1074_fu_1262_p2 sub_ln58_31_fu_1296_p2 add_ln58_85_fu_1306_p2 add_ln58_89_fu_1338_p2 add_ln58_90_fu_1344_p2 empty_fu_1380_p2 tmp1472_fu_1390_p2 tmp17_fu_1408_p2 tmp18_fu_1438_p2 tmp1970_fu_1452_p2 add_ln58_94_fu_1470_p2 sub_ln58_32_fu_1480_p2 add_ln58_98_fu_1552_p2 sub_ln58_34_fu_1562_p2 add_ln58_101_fu_1588_p2 add_ln58_103_fu_1600_p2 add_ln58_104_fu_1610_p2 tmp2666_fu_1640_p2 tmp2964_fu_1662_p2 sub_ln58_35_fu_1680_p2 sub_ln58_36_fu_1690_p2 sub_ln58_37_fu_1716_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s",
          "InstanceName": "call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305",
          "BindInstances": "icmp_ln45_fu_88_p2 select_ln45_fu_98_p3 icmp_ln45_11_fu_106_p2 select_ln45_11_fu_116_p3 icmp_ln45_12_fu_124_p2 select_ln45_12_fu_134_p3 icmp_ln45_13_fu_142_p2 select_ln45_13_fu_152_p3 icmp_ln45_14_fu_160_p2 select_ln45_14_fu_170_p3 icmp_ln45_15_fu_178_p2 select_ln45_15_fu_188_p3 icmp_ln45_16_fu_196_p2 select_ln45_16_fu_206_p3 icmp_ln45_17_fu_214_p2 select_ln45_17_fu_224_p3 icmp_ln45_18_fu_232_p2 select_ln45_18_fu_242_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s",
          "InstanceName": "call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318",
          "BindInstances": "mult_11_fu_220_p2 mult_15_fu_282_p2 sub_ln42_fu_308_p2 mult_17_fu_344_p2 mult_19_fu_394_p2 mult_20_fu_416_p2 mult_21_fu_450_p2 mult_22_fu_484_p2 mult_25_fu_526_p2 mult_26_fu_552_p2 tmp_fu_562_p2 sub_ln58_13_fu_610_p2 add_ln58_40_fu_630_p2 add_ln58_42_fu_646_p2 sub_ln58_14_fu_656_p2 add_ln58_43_fu_666_p2 sub_ln58_15_fu_676_p2 add_ln58_44_fu_682_p2 add_ln58_45_fu_692_p2 sub_ln58_16_fu_714_p2 add_ln58_50_fu_740_p2 empty_fu_774_p2 empty_27_fu_784_p2 tmp632_fu_798_p2 add_ln58_55_fu_832_p2 add_ln58_56_fu_842_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s",
          "InstanceName": "call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331",
          "BindInstances": "icmp_ln45_fu_48_p2 select_ln45_fu_58_p3 icmp_ln45_8_fu_66_p2 select_ln45_8_fu_76_p3 icmp_ln45_9_fu_84_p2 select_ln45_9_fu_94_p3 icmp_ln45_10_fu_102_p2 select_ln45_10_fu_112_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s",
          "InstanceName": "call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339",
          "BindInstances": "mult_fu_152_p2 mult_1_fu_178_p2 mult_4_fu_232_p2 mult_6_fu_292_p2 mult_8_fu_338_p2 mult_9_fu_364_p2 add_ln58_fu_386_p2 sub_ln58_fu_400_p2 add_ln58_1_fu_410_p2 add_ln58_2_fu_416_p2 sub_ln58_1_fu_434_p2 sub_ln58_2_fu_444_p2 add_ln58_3_fu_454_p2 sub_ln58_3_fu_460_p2 tmp_fu_470_p2 sub_ln58_5_fu_512_p2 sub_ln58_6_fu_544_p2 add_ln58_8_fu_554_p2 add_ln58_9_fu_564_p2 sub_ln58_7_fu_570_p2 add_ln58_10_fu_580_p2 tmp4_fu_586_p2 add_ln58_14_fu_632_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s",
          "InstanceName": "call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347",
          "BindInstances": "icmp_ln45_fu_80_p2 select_ln45_fu_90_p3 icmp_ln45_1_fu_98_p2 select_ln45_1_fu_108_p3 icmp_ln45_2_fu_116_p2 select_ln45_2_fu_126_p3 icmp_ln45_3_fu_134_p2 select_ln45_3_fu_144_p3 icmp_ln45_4_fu_152_p2 select_ln45_4_fu_162_p3 icmp_ln45_5_fu_170_p2 select_ln45_5_fu_180_p3 icmp_ln45_6_fu_188_p2 select_ln45_6_fu_198_p3 icmp_ln45_7_fu_206_p2 select_ln45_7_fu_216_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s",
          "InstanceName": "call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359",
          "BindInstances": "sub_ln42_fu_186_p2 sub_ln42_1_fu_208_p2 sub_ln42_2_fu_218_p2 sub_ln42_3_fu_292_p2 sub_ln42_4_fu_318_p2 sub_ln42_5_fu_360_p2 sub_ln42_6_fu_394_p2 sub_ln42_7_fu_416_p2 sub_ln42_9_fu_472_p2 sub_ln42_11_fu_520_p2 tmp8_fu_568_p2 add_ln58_fu_586_p2 add_ln58_19_fu_620_p2 sub_ln58_9_fu_630_p2 add_ln58_20_fu_640_p2 sub_ln58_10_fu_660_p2 tmp65_fu_686_p2 add_ln58_25_fu_720_p2 add_ln58_26_fu_730_p2 sub_ln58_11_fu_752_p2 add_ln58_29_fu_762_p2 add_ln58_30_fu_772_p2 add_ln58_31_fu_782_p2 add_ln58_33_fu_794_p2 sub_ln58_12_fu_824_p2 add_ln58_36_fu_834_p2 add_ln58_37_fu_844_p2"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "2051",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.038"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "252",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.496"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "763",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.038"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "108",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.235"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "598",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.048"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "216",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.972"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "747",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "FF": "574",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "4968",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-26 01:36:46 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
