Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off single_period_cpu_with_IO -c sc_computer --vector_source="C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/sc_computer_test_wave_02.vwf" --testbench_file="C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/sc_computer_test_wave_02.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed May 05 12:58:56 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off single_period_cpu_with_IO -c sc_computer --vector_source=C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/sc_computer_test_wave_02.vwf --testbench_file=C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/sc_computer_test_wave_02.vwf.vt
Info (119004): Automatically selected device EP4CE10E22C6 for design sc_computer
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

u|regfile:rf|register[5][0]" in design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/" single_period_cpu_with_IO -c sc_computer

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed May 05 12:58:57 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/ single_period_cpu_with_IO -c sc_computer
Info (119004): Automatically selected device EP4CE10E22C6 for design sc_computer
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file sc_computer.vo in folder "C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4666 megabytes
    Info: Processing ended: Wed May 05 12:58:58 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/single_period_cpu_with_IO.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do single_period_cpu_with_IO.do

Reading pref.tcl

# 2020.1

# do single_period_cpu_with_IO.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:59 on May 05,2021
# vlog -work work sc_computer.vo 

# -- Compiling module sc_computer

# 
# Top level modules:
# 	sc_computer
# End time: 12:59:00 on May 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:00 on May 05,2021
# vlog -work work sc_computer_test_wave_02.vwf.vt 

# -- Compiling module sc_computer_vlg_vec_tst
# 
# Top level modules:
# 	sc_computer_vlg_vec_tst
# End time: 12:59:00 on May 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sc_computer_vlg_vec_tst 
# Start time: 12:59:00 on May 05,2021
# Loading work.sc_computer_vlg_vec_tst
# Loading work.sc_computer
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 14764 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 1163001 ps

# Simulation time: 1163001 ps

# Simulation time: 1163001 ps

# Simulation time: 1163001 ps

# Simulation time: 1163001 ps

# ** Note: $finish    : sc_computer_test_wave_02.vwf.vt(77)
#    Time: 2 us  Iteration: 0  Instance: /sc_computer_vlg_vec_tst
# End time: 12:59:36 on May 05,2021, Elapsed time: 0:00:36
# Simulation time: 1163001 ps

# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/sc_computer_test_wave_02.vwf...

Reading C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/single_period_cpu_with_IO.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/intelFPGA_lite/20.1/fix/single_period_cpu_with_IO/simulation/qsim/single_period_cpu_with_IO_20210505125937.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.