$date
	Sun Oct 23 03:32:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#529168
b11 !
1"
#529170
b11 &
b11 %
1$
#529171
0"
#529174
b1010 &
b1010 %
#529178
b101 &
b101 %
#529182
b10000 &
b10000 %
#529186
b1000 &
b1000 %
#529190
b100 &
b100 %
#529194
b10 &
b10 %
#529198
b1 &
1#
b1 %
#529202
b0 &
b0 %
0#
0$
#1529082
b10111 &
b10111 %
1$
b10111 !
1"
#1529083
0"
#1529086
b1000110 &
b1000110 %
#1529090
b100011 &
b100011 %
#1529094
b1101010 &
b1101010 %
#1529098
b110101 &
b110101 %
#1529102
b10100000 &
b10100000 %
#1529106
b1010000 &
b1010000 %
#1529110
b101000 &
b101000 %
#1529114
b10100 &
b10100 %
#1529118
b1010 &
b1010 %
#1529122
b101 &
b101 %
#1529126
b10000 &
b10000 %
#1529130
b1000 &
b1000 %
#1529134
b100 &
b100 %
#1529138
b10 &
b10 %
#1529142
b1 &
1#
b1 %
#1529146
b0 &
b0 %
0#
0$
#2502726
b10 &
b10 %
1$
b10 !
1"
#2502727
0"
#2502730
b1 &
b1 %
1#
#2502734
b0 &
0#
b0 %
0$
#4500012
