from cheby.layout import ilog2
import cheby.tree as tree
from cheby.hdltree import (HDLPackage, HDLComment, HDLConstant,
                           HDLHexConst, HDLBinConst)


def get_gena(n, name, default=None):
    return n.get_extension('x_gena', name, default)


def gen_header(root, decls):
    if hasattr(root, 'x_gena'):
        cpfx = 'C_{}'.format(root.name)
        ident_code = root.x_gena.get('ident-code')
        if ident_code is not None:
            width = root.c_word_size * tree.BYTE_SIZE
            decls.append(HDLComment('Ident Code'))
            decls.append(HDLConstant(cpfx + '_IdentCode', width,
                         value=HDLHexConst(ident_code, width)))

        version = root.x_gena.get('map-version')
        if version:
            decls.append(HDLComment('Memory Map Version'))
            cst = HDLConstant(cpfx + '_MemMapVersion', 32,
                              value=HDLHexConst(version, 32))
            cst.eol_comment = '{}'.format(version)
            decls.append(cst)


def gen_addr_cst(decls, addr, name, addr_width, block_width, word_width):
    val = HDLBinConst(addr, addr_width)
    cst = HDLConstant(name, addr_width, lo_idx=block_width, value=val)
    # FIXME: Gena word address is wrong.
    cst.eol_comment = \
        ' : Word address : "{:0{}b}" & X"{:0{}x}"; ' \
        'Byte Address : X"{:0{}x}"'.format(
            addr >> (4 * (addr_width // 4)), (addr_width % 4),
            addr, addr_width // 4,
            (addr << word_width) & ((1 << addr_width) - 1), addr_width // 4)
    decls.append(cst)
    return cst


def gen_reg_addr(n, root, decls, name, pfx):
    decls.append(HDLComment('Register Addresses : {}'.format(name),
                            nl=False))
    word_width = ilog2(root.c_word_size)
    addr_width = ilog2(n.c_size) - word_width

    for reg in n.children:
        if isinstance(reg, tree.Reg):
            addr = reg.c_address // root.c_word_size
            # FIXME: Gena looks to use 1 instead of word_width
            num = reg.c_nwords
            reg.h_gena_regaddr = []
            for i in range(num):
                cst = gen_addr_cst(
                    decls, addr + i, 'C_Reg_{}_{}{}'.format(
                        pfx, reg.name, subsuffix(num - i - 1, num)),
                    addr_width, word_width, 1)
                reg.h_gena_regaddr.insert(0, cst)


def compute_acm(reg):
    res = get_gena(reg, 'auto-clear', 0)
    for f in reg.children:
        v = get_gena(f, 'auto-clear', None)
        if v is not None:
            mask = (1 << f.c_rwidth) - 1
            res = (res & ~(mask << f.lo)) | (v << f.lo)
    return res


def compute_preset(reg):
    res = get_gena(reg, 'preset', 0)
    for f in reg.children:
        v = f.preset
        if v is not None:
            mask = (1 << f.c_rwidth) - 1
            res = (res & ~(mask << f.lo)) | (v << f.lo)
    return res


def subsuffix(n, num):
    if num == 1:
        assert n == 0
        return ''
    else:
        return '_{}'.format(n)


def gen_mask(decls, mask, root, reg, pfx):
    def gen_one_mask(acm, name, w, lo_idx):
        acm &= (1 << w) - 1
        cst = HDLConstant(name, w, lo_idx=lo_idx, value=HDLBinConst(acm, w))
        cst.eol_comment = ' : Value : X"{:0{}x}"'.format(acm, w // 4)
        return cst

    num = reg.c_nwords
    res = []
    rwidth = reg.c_rwidth // num
    for i in reversed(range(num)):
        r = gen_one_mask(mask >> (i * rwidth),
                         '{}_{}{}'.format(pfx, reg.name, subsuffix(i, num)),
                         rwidth, i * rwidth)
        decls.append(r)
        res.insert(0, r)
    return res


def gen_reg_acm(n, root, decls, name, pfx):
    decls.append(HDLComment('Register Auto Clear Masks : {}'.format(name)))

    mpfx = 'C_ACM_{}'.format(pfx)
    for e in n.children:
        if isinstance(e, tree.Reg):
            acm = compute_acm(e)
            e.h_gena_acm = gen_mask(decls, acm, root, e, mpfx)


def gen_reg_psm(n, root, decls, name, pfx):
    decls.append(HDLComment('Register Preset Masks : {}'.format(name)))
    mpfx = 'C_PSM_{}'.format(pfx)
    for e in n.children:
        if isinstance(e, tree.Reg):
            psm = compute_preset(e)
            e.h_gena_psm = gen_mask(decls, psm, root, e, mpfx)


def gen_code_fields(n, root, decls):
    decls.append(HDLComment('CODE FIELDS'))

    def gen_one_cf(codes, pfx, sz, lo_idx=0):
        for cf in codes:
            cf = cf['code-field']
            cst = HDLConstant(pfx + '_' + cf['name'], sz, lo_idx=lo_idx,
                              value=HDLBinConst(cf['code'], sz))
            decls.append(cst)

    for e in reversed(n.children):
        if isinstance(e, tree.Reg):
            # code-fields for fields
            for f in e.children:
                codes = get_gena(f, 'code-fields', None)
                if codes is not None:
                    gen_one_cf(codes, 'C_Code_{}_{}_{}'.format(
                                root.name, e.name, f.name),
                               f.c_rwidth, f.lo)
            # code-fiels for registers
            codes = get_gena(e, 'code-fields', None)
            if codes is not None:
                width = max([(f.hi or f.lo) + 1 for f in e.children])
                gen_one_cf(codes, 'C_Code_{}_{}'.format(root.name, e.name),
                           width, 0)


def gen_memory_data(n, root, decls, name, pfx):
    decls.append(HDLComment('Memory Data : {}'.format(name), nl=False))
    word_width = ilog2(root.c_word_size)
    addr_width = ilog2(n.c_size) - word_width
    for e in n.children:
        if isinstance(e, tree.Array):
            addr = e.c_address >> word_width
            e.h_gena_sta = gen_addr_cst(
                decls, addr, 'C_Mem_{}_{}_Sta'.format(pfx, e.name),
                addr_width, word_width, 1)
            addr = (e.c_address + e.c_size - 1) >> word_width
            e.h_gena_end = gen_addr_cst(
                decls, addr, 'C_Mem_{}_{}_End'.format(pfx, e.name),
                addr_width, word_width, 1)


def gen_submap_addr(n, root, decls, name, pfx):
    decls.append(HDLComment('Submap Addresses : {}'.format(name), nl=False))
    # word_width = ilog2(root.c_word_size)
    for e in n.children:
        if isinstance(e, tree.Submap):
            block_width = ilog2(e.c_size)
            addr_width = ilog2(n.c_size) - block_width
            addr = e.c_address >> block_width
            cst = gen_addr_cst(
                decls, addr, 'C_Submap_{}_{}'.format(pfx, e.name),
                addr_width, block_width, 1)
            e.h_gena_area = cst


def gen_block(n, root, decls, name, pfx):
    gen_reg_addr(n, root, decls, name, pfx)
    gen_reg_acm(n, root, decls, name, pfx)
    gen_reg_psm(n, root, decls, name, pfx)
    gen_code_fields(n, root, decls)
    gen_memory_data(n, root, decls, name, pfx)
    gen_submap_addr(n, root, decls, name, pfx)


def gen_areas_address(areas, root, decls):
    # decls.append(HDLComment('Memory Areas.'))
    cpfx = 'C_Area_{}'.format(root.name)
    addr_width = ilog2(root.c_size)
    for e in areas:
        area_width = ilog2(e.c_size)
        sz = addr_width - area_width
        cst = HDLConstant(cpfx + '_' + e.name, sz, lo_idx=area_width,
                          value=HDLBinConst(e.c_address >> area_width, sz))
        e.h_gena_area = cst
        decls.append(cst)


def gen_gena_memmap(root):
    res = HDLPackage()
    res.name = 'MemMap_{}'.format(root.name)
    decls = []
    gen_header(root, decls)

    areas = [e for e in root.children if isinstance(e, tree.Block)]
    submaps = [e for e in root.children if isinstance(e, tree.Submap)]

    if areas:
        gen_areas_address(areas, root, decls)
        for e in areas:
            name = 'Area {}'.format(e.name)
            pfx = '{}_{}'.format(root.name, e.name)
            gen_block(e, root, decls, name, pfx)

    gen_block(root, root, decls, 'Memory Map', root.name)

    res.decls = decls
    root.h_gena_pkg = res

    # Recurse
    for e in submaps:
        if not hasattr(e, 'h_gena_pkg'):
            gen_gena_memmap(e.c_submap)

    return res
