# chiptop-AISC
AISC LAB @24mvd0166.
This project implements an chiptop desgin using the ASIC RTL to GDSII flow, covering all stages: RTL design, simulation, synthesis, formal verification, STA, physical design, and GDSII generation.

# RTL code 
