

================================================================
== Vitis HLS Report for 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'
================================================================
* Date:           Tue Oct 18 21:02:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      786|      786|  7.860 us|  7.860 us|  786|  786|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- in_y_in_x  |      784|      784|         2|          1|          1|   784|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.71>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_x = alloca i32 1"   --->   Operation 5 'alloca' 'in_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_y = alloca i32 1"   --->   Operation 6 'alloca' 'in_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_padded_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln111 = store i10 0, i10 %indvar_flatten" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 10 'store' 'store_ln111' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln111 = store i5 0, i5 %in_y" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 11 'store' 'store_ln111' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln111 = store i5 0, i5 %in_x" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 12 'store' 'store_ln111' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln111 = br void %filt_y" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 13 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_y_2 = load i5 %in_y"   --->   Operation 14 'load' 'in_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_y_cast = zext i5 %in_y_2"   --->   Operation 16 'zext' 'in_y_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.82ns)   --->   "%empty = add i6 %in_y_cast, i6 63"   --->   Operation 17 'add' 'empty' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%empty_155 = icmp_ugt  i6 %empty, i6 27"   --->   Operation 18 'icmp' 'empty_155' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.82ns)   --->   "%empty_156 = add i5 %in_y_2, i5 1"   --->   Operation 19 'add' 'empty_156' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%empty_157 = icmp_ugt  i5 %empty_156, i5 27"   --->   Operation 20 'icmp' 'empty_157' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%icmp_ln111 = icmp_eq  i10 %indvar_flatten_load, i10 784" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 22 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.93ns)   --->   "%add_ln111 = add i10 %indvar_flatten_load, i10 1" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 23 'add' 'add_ln111' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc30, void %for.end32" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 24 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_x_load = load i5 %in_x" [forward_prop/src/forward_prop.cpp:112]   --->   Operation 25 'load' 'in_x_load' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln112 = icmp_eq  i5 %in_x_load, i5 28" [forward_prop/src/forward_prop.cpp:112]   --->   Operation 26 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.34ns)   --->   "%select_ln111 = select i1 %icmp_ln112, i5 0, i5 %in_x_load" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 27 'select' 'select_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_y_cast_mid1 = zext i5 %empty_156"   --->   Operation 28 'zext' 'in_y_cast_mid1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.82ns)   --->   "%p_mid1 = add i6 %in_y_cast_mid1, i6 63"   --->   Operation 29 'add' 'p_mid1' <Predicate = (!icmp_ln111)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%p_mid15 = icmp_ugt  i6 %p_mid1, i6 27"   --->   Operation 30 'icmp' 'p_mid15' <Predicate = (!icmp_ln111)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.34ns)   --->   "%select_ln111_1 = select i1 %icmp_ln112, i1 %p_mid15, i1 %empty_155" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 31 'select' 'select_ln111_1' <Predicate = (!icmp_ln111)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.82ns)   --->   "%p_mid17 = add i5 %in_y_2, i5 2"   --->   Operation 32 'add' 'p_mid17' <Predicate = (!icmp_ln111)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%p_mid19 = icmp_ugt  i5 %p_mid17, i5 27"   --->   Operation 33 'icmp' 'p_mid19' <Predicate = (!icmp_ln111)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.34ns)   --->   "%select_ln111_2 = select i1 %icmp_ln112, i1 %p_mid19, i1 %empty_157" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 34 'select' 'select_ln111_2' <Predicate = (!icmp_ln111)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.34ns)   --->   "%select_ln111_3 = select i1 %icmp_ln112, i5 %empty_156, i5 %in_y_2" [forward_prop/src/forward_prop.cpp:111]   --->   Operation 35 'select' 'select_ln111_3' <Predicate = (!icmp_ln111)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %select_ln111" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 36 'zext' 'zext_ln121' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.82ns)   --->   "%add_ln121 = add i6 %zext_ln121, i6 63" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 37 'add' 'add_ln121' <Predicate = (!icmp_ln111)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln121 = icmp_ugt  i6 %add_ln121, i6 27" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 38 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln111)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.82ns)   --->   "%add_ln121_1 = add i5 %select_ln111, i5 1" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 39 'add' 'add_ln121_1' <Predicate = (!icmp_ln111)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.72ns)   --->   "%icmp_ln121_1 = icmp_ugt  i5 %add_ln121_1, i5 27" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 40 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln111)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln112 = store i10 %add_ln111, i10 %indvar_flatten" [forward_prop/src/forward_prop.cpp:112]   --->   Operation 41 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln112 = store i5 %select_ln111_3, i5 %in_y" [forward_prop/src/forward_prop.cpp:112]   --->   Operation 42 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.46>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln112 = store i5 %add_ln121_1, i5 %in_x" [forward_prop/src/forward_prop.cpp:112]   --->   Operation 43 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.46>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [forward_prop/src/forward_prop.cpp:128]   --->   Operation 73 'ret' 'ret_ln128' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @in_y_in_x_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_158 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 45 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [forward_prop/src/forward_prop.cpp:114]   --->   Operation 47 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.10ns)   --->   "%conv2d_32_window_stream_read = read i288 @_ssdm_op_Read.ap_fifo.volatile.i288P0A, i288 %conv2d_32_window_stream" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'conv2d_32_window_stream_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%trunc_ln145 = trunc i288 %conv2d_32_window_stream_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 32, i32 63" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_1' <Predicate = (!select_ln111_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 64, i32 95" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 96, i32 127" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 128, i32 159" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 160, i32 191" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln121_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 192, i32 223" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 224, i32 255" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_7' <Predicate = (!select_ln111_2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%trunc_ln145_8 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_32_window_stream_read, i32 256, i32 287" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln121 = or i1 %icmp_ln121, i1 %select_ln111_1" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 58 'or' 'or_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%or_ln121_1 = or i1 %icmp_ln121_1, i1 %select_ln111_1" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 59 'or' 'or_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%or_ln121_2 = or i1 %icmp_ln121, i1 %select_ln111_2" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 60 'or' 'or_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%or_ln121_3 = or i1 %icmp_ln121_1, i1 %select_ln111_2" [forward_prop/src/forward_prop.cpp:121]   --->   Operation 61 'or' 'or_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln121, i32 0, i32 %trunc_ln145" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'select' 'select_ln174' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns)   --->   "%select_ln174_1 = select i1 %select_ln111_1, i32 0, i32 %trunc_ln145_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'select' 'select_ln174_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln174_2 = select i1 %or_ln121_1, i32 0, i32 %trunc_ln145_2" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'select' 'select_ln174_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.28ns)   --->   "%select_ln174_3 = select i1 %icmp_ln121, i32 0, i32 %trunc_ln145_3" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'select' 'select_ln174_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.28ns)   --->   "%select_ln174_4 = select i1 %icmp_ln121_1, i32 0, i32 %trunc_ln145_5" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'select' 'select_ln174_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln174_5 = select i1 %or_ln121_2, i32 0, i32 %trunc_ln145_6" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'select' 'select_ln174_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.28ns)   --->   "%select_ln174_6 = select i1 %select_ln111_2, i32 0, i32 %trunc_ln145_7" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'select' 'select_ln174_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln174_7 = select i1 %or_ln121_3, i32 0, i32 %trunc_ln145_8" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'select' 'select_ln174_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln174_7, i32 %select_ln174_6, i32 %select_ln174_5, i32 %select_ln174_4, i32 %trunc_ln145_4, i32 %select_ln174_3, i32 %select_ln174_2, i32 %select_ln174_1, i32 %select_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_32_padded_window_stream, i288 %or_ln174_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln112 = br void %filt_y" [forward_prop/src/forward_prop.cpp:112]   --->   Operation 72 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.71ns
The critical path consists of the following:
	'alloca' operation ('in_y') [4]  (0 ns)
	'load' operation ('in_y') on local variable 'in_y' [13]  (0 ns)
	'add' operation ('empty_156') [18]  (0.825 ns)
	'add' operation ('p_mid1') [31]  (0.825 ns)
	'icmp' operation ('p_mid15') [32]  (0.716 ns)
	'select' operation ('select_ln111_1', forward_prop/src/forward_prop.cpp:111) [33]  (0.345 ns)

 <State 2>: 4.49ns
The critical path consists of the following:
	fifo read operation ('conv2d_32_window_stream_read', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2d_32_window_stream' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [40]  (2.1 ns)
	'select' operation ('select_ln174_6', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [65]  (0.286 ns)
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv2d_32_padded_window_stream' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [68]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
