<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4740" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4740{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4740{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4740{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4740{left:81px;bottom:979px;letter-spacing:-0.15px;}
#t5_4740{left:138px;bottom:979px;letter-spacing:-0.15px;}
#t6_4740{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4740{left:431px;bottom:979px;letter-spacing:-0.14px;}
#t8_4740{left:525px;bottom:979px;letter-spacing:-0.12px;}
#t9_4740{left:707px;bottom:979px;}
#ta_4740{left:710px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4740{left:524px;bottom:962px;letter-spacing:-0.12px;}
#tc_4740{left:682px;bottom:962px;}
#td_4740{left:685px;bottom:962px;letter-spacing:-0.12px;}
#te_4740{left:524px;bottom:941px;letter-spacing:-0.12px;}
#tf_4740{left:524px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4740{left:81px;bottom:955px;letter-spacing:-0.17px;}
#th_4740{left:138px;bottom:955px;letter-spacing:-0.16px;}
#ti_4740{left:189px;bottom:955px;letter-spacing:-0.15px;}
#tj_4740{left:431px;bottom:955px;letter-spacing:-0.13px;}
#tk_4740{left:81px;bottom:930px;letter-spacing:-0.16px;}
#tl_4740{left:138px;bottom:930px;letter-spacing:-0.16px;}
#tm_4740{left:189px;bottom:930px;letter-spacing:-0.15px;}
#tn_4740{left:431px;bottom:930px;letter-spacing:-0.13px;}
#to_4740{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tp_4740{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tq_4740{left:189px;bottom:906px;letter-spacing:-0.15px;}
#tr_4740{left:431px;bottom:906px;letter-spacing:-0.13px;}
#ts_4740{left:81px;bottom:878px;letter-spacing:-0.16px;}
#tt_4740{left:138px;bottom:878px;letter-spacing:-0.15px;}
#tu_4740{left:189px;bottom:878px;letter-spacing:-0.14px;}
#tv_4740{left:431px;bottom:878px;letter-spacing:-0.14px;}
#tw_4740{left:524px;bottom:878px;letter-spacing:-0.12px;}
#tx_4740{left:707px;bottom:878px;}
#ty_4740{left:710px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4740{left:524px;bottom:862px;letter-spacing:-0.12px;}
#t10_4740{left:682px;bottom:862px;}
#t11_4740{left:685px;bottom:862px;letter-spacing:-0.12px;}
#t12_4740{left:524px;bottom:840px;letter-spacing:-0.12px;}
#t13_4740{left:524px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_4740{left:81px;bottom:854px;letter-spacing:-0.16px;}
#t15_4740{left:138px;bottom:854px;letter-spacing:-0.16px;}
#t16_4740{left:189px;bottom:854px;letter-spacing:-0.15px;}
#t17_4740{left:431px;bottom:854px;letter-spacing:-0.13px;}
#t18_4740{left:81px;bottom:830px;letter-spacing:-0.17px;}
#t19_4740{left:138px;bottom:830px;letter-spacing:-0.16px;}
#t1a_4740{left:189px;bottom:830px;letter-spacing:-0.15px;}
#t1b_4740{left:431px;bottom:830px;letter-spacing:-0.13px;}
#t1c_4740{left:81px;bottom:805px;letter-spacing:-0.16px;}
#t1d_4740{left:138px;bottom:805px;letter-spacing:-0.16px;}
#t1e_4740{left:189px;bottom:805px;letter-spacing:-0.15px;}
#t1f_4740{left:431px;bottom:805px;letter-spacing:-0.13px;}
#t1g_4740{left:81px;bottom:778px;letter-spacing:-0.16px;}
#t1h_4740{left:138px;bottom:778px;letter-spacing:-0.15px;}
#t1i_4740{left:189px;bottom:778px;letter-spacing:-0.14px;}
#t1j_4740{left:431px;bottom:778px;letter-spacing:-0.14px;}
#t1k_4740{left:524px;bottom:778px;letter-spacing:-0.12px;}
#t1l_4740{left:707px;bottom:778px;}
#t1m_4740{left:710px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4740{left:524px;bottom:761px;letter-spacing:-0.12px;}
#t1o_4740{left:682px;bottom:761px;}
#t1p_4740{left:685px;bottom:761px;letter-spacing:-0.12px;}
#t1q_4740{left:524px;bottom:739px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t1r_4740{left:524px;bottom:723px;letter-spacing:-0.11px;}
#t1s_4740{left:81px;bottom:753px;letter-spacing:-0.16px;}
#t1t_4740{left:138px;bottom:753px;letter-spacing:-0.16px;}
#t1u_4740{left:189px;bottom:753px;letter-spacing:-0.15px;}
#t1v_4740{left:431px;bottom:753px;letter-spacing:-0.13px;}
#t1w_4740{left:81px;bottom:729px;letter-spacing:-0.17px;}
#t1x_4740{left:138px;bottom:729px;letter-spacing:-0.16px;}
#t1y_4740{left:189px;bottom:729px;letter-spacing:-0.15px;}
#t1z_4740{left:431px;bottom:729px;letter-spacing:-0.13px;}
#t20_4740{left:81px;bottom:704px;letter-spacing:-0.16px;}
#t21_4740{left:138px;bottom:704px;letter-spacing:-0.16px;}
#t22_4740{left:189px;bottom:704px;letter-spacing:-0.15px;}
#t23_4740{left:431px;bottom:704px;letter-spacing:-0.13px;}
#t24_4740{left:81px;bottom:677px;letter-spacing:-0.16px;}
#t25_4740{left:138px;bottom:677px;letter-spacing:-0.15px;}
#t26_4740{left:189px;bottom:677px;letter-spacing:-0.14px;}
#t27_4740{left:431px;bottom:677px;letter-spacing:-0.14px;}
#t28_4740{left:524px;bottom:677px;letter-spacing:-0.12px;}
#t29_4740{left:707px;bottom:677px;}
#t2a_4740{left:710px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4740{left:524px;bottom:660px;letter-spacing:-0.12px;}
#t2c_4740{left:682px;bottom:660px;}
#t2d_4740{left:685px;bottom:660px;letter-spacing:-0.12px;}
#t2e_4740{left:524px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t2f_4740{left:524px;bottom:622px;letter-spacing:-0.11px;}
#t2g_4740{left:81px;bottom:652px;letter-spacing:-0.16px;}
#t2h_4740{left:138px;bottom:652px;letter-spacing:-0.16px;}
#t2i_4740{left:189px;bottom:652px;letter-spacing:-0.15px;}
#t2j_4740{left:431px;bottom:652px;letter-spacing:-0.13px;}
#t2k_4740{left:81px;bottom:628px;letter-spacing:-0.15px;}
#t2l_4740{left:138px;bottom:628px;letter-spacing:-0.16px;}
#t2m_4740{left:189px;bottom:628px;letter-spacing:-0.15px;}
#t2n_4740{left:431px;bottom:628px;letter-spacing:-0.13px;}
#t2o_4740{left:81px;bottom:603px;letter-spacing:-0.16px;}
#t2p_4740{left:138px;bottom:603px;letter-spacing:-0.16px;}
#t2q_4740{left:189px;bottom:603px;letter-spacing:-0.15px;}
#t2r_4740{left:431px;bottom:603px;letter-spacing:-0.13px;}
#t2s_4740{left:81px;bottom:576px;letter-spacing:-0.15px;}
#t2t_4740{left:138px;bottom:576px;letter-spacing:-0.15px;}
#t2u_4740{left:189px;bottom:576px;letter-spacing:-0.14px;}
#t2v_4740{left:431px;bottom:576px;letter-spacing:-0.14px;}
#t2w_4740{left:525px;bottom:576px;letter-spacing:-0.12px;}
#t2x_4740{left:707px;bottom:576px;}
#t2y_4740{left:710px;bottom:576px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_4740{left:524px;bottom:559px;letter-spacing:-0.12px;}
#t30_4740{left:682px;bottom:559px;}
#t31_4740{left:685px;bottom:559px;letter-spacing:-0.12px;}
#t32_4740{left:524px;bottom:538px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t33_4740{left:524px;bottom:521px;letter-spacing:-0.11px;}
#t34_4740{left:81px;bottom:551px;letter-spacing:-0.17px;}
#t35_4740{left:138px;bottom:551px;letter-spacing:-0.16px;}
#t36_4740{left:189px;bottom:551px;letter-spacing:-0.15px;}
#t37_4740{left:431px;bottom:551px;letter-spacing:-0.13px;}
#t38_4740{left:81px;bottom:527px;letter-spacing:-0.16px;}
#t39_4740{left:138px;bottom:527px;letter-spacing:-0.16px;}
#t3a_4740{left:189px;bottom:527px;letter-spacing:-0.15px;}
#t3b_4740{left:431px;bottom:527px;letter-spacing:-0.13px;}
#t3c_4740{left:81px;bottom:503px;letter-spacing:-0.16px;}
#t3d_4740{left:138px;bottom:503px;letter-spacing:-0.16px;}
#t3e_4740{left:189px;bottom:503px;letter-spacing:-0.15px;}
#t3f_4740{left:431px;bottom:503px;letter-spacing:-0.13px;}
#t3g_4740{left:81px;bottom:475px;letter-spacing:-0.16px;}
#t3h_4740{left:138px;bottom:475px;letter-spacing:-0.15px;}
#t3i_4740{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t3j_4740{left:431px;bottom:475px;letter-spacing:-0.14px;}
#t3k_4740{left:524px;bottom:475px;letter-spacing:-0.12px;}
#t3l_4740{left:707px;bottom:475px;}
#t3m_4740{left:710px;bottom:475px;letter-spacing:-0.13px;}
#t3n_4740{left:81px;bottom:451px;letter-spacing:-0.16px;}
#t3o_4740{left:138px;bottom:451px;letter-spacing:-0.16px;}
#t3p_4740{left:189px;bottom:451px;letter-spacing:-0.15px;}
#t3q_4740{left:431px;bottom:451px;letter-spacing:-0.13px;}
#t3r_4740{left:525px;bottom:451px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t3s_4740{left:524px;bottom:434px;letter-spacing:-0.11px;}
#t3t_4740{left:81px;bottom:426px;letter-spacing:-0.17px;}
#t3u_4740{left:138px;bottom:426px;letter-spacing:-0.16px;}
#t3v_4740{left:189px;bottom:426px;letter-spacing:-0.15px;}
#t3w_4740{left:431px;bottom:426px;letter-spacing:-0.13px;}
#t3x_4740{left:81px;bottom:402px;letter-spacing:-0.16px;}
#t3y_4740{left:138px;bottom:402px;letter-spacing:-0.16px;}
#t3z_4740{left:189px;bottom:402px;letter-spacing:-0.15px;}
#t40_4740{left:431px;bottom:402px;letter-spacing:-0.13px;}
#t41_4740{left:81px;bottom:377px;letter-spacing:-0.16px;}
#t42_4740{left:138px;bottom:377px;letter-spacing:-0.15px;}
#t43_4740{left:189px;bottom:377px;letter-spacing:-0.14px;}
#t44_4740{left:431px;bottom:377px;letter-spacing:-0.14px;}
#t45_4740{left:524px;bottom:377px;letter-spacing:-0.12px;}
#t46_4740{left:707px;bottom:377px;}
#t47_4740{left:710px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t48_4740{left:524px;bottom:360px;letter-spacing:-0.12px;}
#t49_4740{left:682px;bottom:360px;}
#t4a_4740{left:685px;bottom:360px;letter-spacing:-0.12px;}
#t4b_4740{left:524px;bottom:339px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t4c_4740{left:524px;bottom:322px;letter-spacing:-0.11px;}
#t4d_4740{left:81px;bottom:353px;letter-spacing:-0.16px;}
#t4e_4740{left:138px;bottom:353px;letter-spacing:-0.16px;}
#t4f_4740{left:189px;bottom:353px;letter-spacing:-0.15px;}
#t4g_4740{left:431px;bottom:353px;letter-spacing:-0.13px;}
#t4h_4740{left:81px;bottom:328px;letter-spacing:-0.17px;}
#t4i_4740{left:138px;bottom:328px;letter-spacing:-0.16px;}
#t4j_4740{left:189px;bottom:328px;letter-spacing:-0.15px;}
#t4k_4740{left:431px;bottom:328px;letter-spacing:-0.13px;}
#t4l_4740{left:81px;bottom:304px;letter-spacing:-0.16px;}
#t4m_4740{left:138px;bottom:304px;letter-spacing:-0.16px;}
#t4n_4740{left:189px;bottom:304px;letter-spacing:-0.15px;}
#t4o_4740{left:431px;bottom:304px;letter-spacing:-0.13px;}
#t4p_4740{left:81px;bottom:276px;letter-spacing:-0.16px;}
#t4q_4740{left:138px;bottom:276px;letter-spacing:-0.15px;}
#t4r_4740{left:189px;bottom:276px;letter-spacing:-0.14px;}
#t4s_4740{left:431px;bottom:276px;letter-spacing:-0.14px;}
#t4t_4740{left:524px;bottom:276px;letter-spacing:-0.12px;}
#t4u_4740{left:707px;bottom:276px;}
#t4v_4740{left:710px;bottom:276px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4w_4740{left:524px;bottom:260px;letter-spacing:-0.12px;}
#t4x_4740{left:682px;bottom:260px;}
#t4y_4740{left:685px;bottom:260px;letter-spacing:-0.12px;}
#t4z_4740{left:524px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t50_4740{left:524px;bottom:221px;letter-spacing:-0.11px;}
#t51_4740{left:81px;bottom:252px;letter-spacing:-0.16px;}
#t52_4740{left:138px;bottom:252px;letter-spacing:-0.16px;}
#t53_4740{left:189px;bottom:252px;letter-spacing:-0.15px;}
#t54_4740{left:431px;bottom:252px;letter-spacing:-0.13px;}
#t55_4740{left:81px;bottom:228px;letter-spacing:-0.15px;}
#t56_4740{left:138px;bottom:228px;letter-spacing:-0.16px;}
#t57_4740{left:189px;bottom:228px;letter-spacing:-0.15px;}
#t58_4740{left:431px;bottom:228px;letter-spacing:-0.13px;}
#t59_4740{left:81px;bottom:203px;letter-spacing:-0.16px;}
#t5a_4740{left:138px;bottom:203px;letter-spacing:-0.16px;}
#t5b_4740{left:189px;bottom:203px;letter-spacing:-0.15px;}
#t5c_4740{left:431px;bottom:203px;letter-spacing:-0.13px;}
#t5d_4740{left:105px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t5e_4740{left:191px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t5f_4740{left:370px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5g_4740{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t5h_4740{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t5i_4740{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5j_4740{left:242px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t5k_4740{left:453px;bottom:1028px;letter-spacing:-0.14px;}
#t5l_4740{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t5m_4740{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t5n_4740{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4740{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4740{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4740{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4740{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4740{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4740{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4740" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4740Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4740" style="-webkit-user-select: none;"><object width="935" height="1210" data="4740/4740.svg" type="image/svg+xml" id="pdf4740" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4740" class="t s1_4740">2-218 </span><span id="t2_4740" class="t s1_4740">Vol. 4 </span>
<span id="t3_4740" class="t s2_4740">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4740" class="t s3_4740">43CH </span><span id="t5_4740" class="t s3_4740">1084 </span><span id="t6_4740" class="t s3_4740">IA32_MC15_CTL </span><span id="t7_4740" class="t s3_4740">Package </span><span id="t8_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4740" class="t s4_4740">i</span><span id="ta_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="tb_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="tc_4740" class="t s4_4740">i</span><span id="td_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="te_4740" class="t s3_4740">Banks MC9 through MC 16 report MC errors from each </span>
<span id="tf_4740" class="t s3_4740">channel of the integrated memory controllers. </span>
<span id="tg_4740" class="t s3_4740">43DH </span><span id="th_4740" class="t s3_4740">1085 </span><span id="ti_4740" class="t s3_4740">IA32_MC15_STATUS </span><span id="tj_4740" class="t s3_4740">Package </span>
<span id="tk_4740" class="t s3_4740">43EH </span><span id="tl_4740" class="t s3_4740">1086 </span><span id="tm_4740" class="t s3_4740">IA32_MC15_ADDR </span><span id="tn_4740" class="t s3_4740">Package </span>
<span id="to_4740" class="t s3_4740">43FH </span><span id="tp_4740" class="t s3_4740">1087 </span><span id="tq_4740" class="t s3_4740">IA32_MC15_MISC </span><span id="tr_4740" class="t s3_4740">Package </span>
<span id="ts_4740" class="t s3_4740">440H </span><span id="tt_4740" class="t s3_4740">1088 </span><span id="tu_4740" class="t s3_4740">IA32_MC16_CTL </span><span id="tv_4740" class="t s3_4740">Package </span><span id="tw_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4740" class="t s4_4740">i</span><span id="ty_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="tz_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="t10_4740" class="t s4_4740">i</span><span id="t11_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="t12_4740" class="t s3_4740">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t13_4740" class="t s3_4740">channel of the integrated memory controllers. </span>
<span id="t14_4740" class="t s3_4740">441H </span><span id="t15_4740" class="t s3_4740">1089 </span><span id="t16_4740" class="t s3_4740">IA32_MC16_STATUS </span><span id="t17_4740" class="t s3_4740">Package </span>
<span id="t18_4740" class="t s3_4740">442H </span><span id="t19_4740" class="t s3_4740">1090 </span><span id="t1a_4740" class="t s3_4740">IA32_MC16_ADDR </span><span id="t1b_4740" class="t s3_4740">Package </span>
<span id="t1c_4740" class="t s3_4740">443H </span><span id="t1d_4740" class="t s3_4740">1091 </span><span id="t1e_4740" class="t s3_4740">IA32_MC16_MISC </span><span id="t1f_4740" class="t s3_4740">Package </span>
<span id="t1g_4740" class="t s3_4740">444H </span><span id="t1h_4740" class="t s3_4740">1092 </span><span id="t1i_4740" class="t s3_4740">IA32_MC17_CTL </span><span id="t1j_4740" class="t s3_4740">Package </span><span id="t1k_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_4740" class="t s4_4740">i</span><span id="t1m_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="t1n_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="t1o_4740" class="t s4_4740">i</span><span id="t1p_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="t1q_4740" class="t s3_4740">Bank MC17 reports MC errors from a specific CBo (core </span>
<span id="t1r_4740" class="t s3_4740">broadcast) and its corresponding slice of L3. </span>
<span id="t1s_4740" class="t s3_4740">445H </span><span id="t1t_4740" class="t s3_4740">1093 </span><span id="t1u_4740" class="t s3_4740">IA32_MC17_STATUS </span><span id="t1v_4740" class="t s3_4740">Package </span>
<span id="t1w_4740" class="t s3_4740">446H </span><span id="t1x_4740" class="t s3_4740">1094 </span><span id="t1y_4740" class="t s3_4740">IA32_MC17_ADDR </span><span id="t1z_4740" class="t s3_4740">Package </span>
<span id="t20_4740" class="t s3_4740">447H </span><span id="t21_4740" class="t s3_4740">1095 </span><span id="t22_4740" class="t s3_4740">IA32_MC17_MISC </span><span id="t23_4740" class="t s3_4740">Package </span>
<span id="t24_4740" class="t s3_4740">448H </span><span id="t25_4740" class="t s3_4740">1096 </span><span id="t26_4740" class="t s3_4740">IA32_MC18_CTL </span><span id="t27_4740" class="t s3_4740">Package </span><span id="t28_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4740" class="t s4_4740">i</span><span id="t2a_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="t2b_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="t2c_4740" class="t s4_4740">i</span><span id="t2d_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="t2e_4740" class="t s3_4740">Bank MC18 reports MC errors from a specific CBo (core </span>
<span id="t2f_4740" class="t s3_4740">broadcast) and its corresponding slice of L3. </span>
<span id="t2g_4740" class="t s3_4740">449H </span><span id="t2h_4740" class="t s3_4740">1097 </span><span id="t2i_4740" class="t s3_4740">IA32_MC18_STATUS </span><span id="t2j_4740" class="t s3_4740">Package </span>
<span id="t2k_4740" class="t s3_4740">44AH </span><span id="t2l_4740" class="t s3_4740">1098 </span><span id="t2m_4740" class="t s3_4740">IA32_MC18_ADDR </span><span id="t2n_4740" class="t s3_4740">Package </span>
<span id="t2o_4740" class="t s3_4740">44BH </span><span id="t2p_4740" class="t s3_4740">1099 </span><span id="t2q_4740" class="t s3_4740">IA32_MC18_MISC </span><span id="t2r_4740" class="t s3_4740">Package </span>
<span id="t2s_4740" class="t s3_4740">44CH </span><span id="t2t_4740" class="t s3_4740">1100 </span><span id="t2u_4740" class="t s3_4740">IA32_MC19_CTL </span><span id="t2v_4740" class="t s3_4740">Package </span><span id="t2w_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t2x_4740" class="t s4_4740">i</span><span id="t2y_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="t2z_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="t30_4740" class="t s4_4740">i</span><span id="t31_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="t32_4740" class="t s3_4740">Bank MC19 reports MC errors from a specific CBo (core </span>
<span id="t33_4740" class="t s3_4740">broadcast) and its corresponding slice of L3. </span>
<span id="t34_4740" class="t s3_4740">44DH </span><span id="t35_4740" class="t s3_4740">1101 </span><span id="t36_4740" class="t s3_4740">IA32_MC19_STATUS </span><span id="t37_4740" class="t s3_4740">Package </span>
<span id="t38_4740" class="t s3_4740">44EH </span><span id="t39_4740" class="t s3_4740">1102 </span><span id="t3a_4740" class="t s3_4740">IA32_MC19_ADDR </span><span id="t3b_4740" class="t s3_4740">Package </span>
<span id="t3c_4740" class="t s3_4740">44FH </span><span id="t3d_4740" class="t s3_4740">1103 </span><span id="t3e_4740" class="t s3_4740">IA32_MC19_MISC </span><span id="t3f_4740" class="t s3_4740">Package </span>
<span id="t3g_4740" class="t s3_4740">450H </span><span id="t3h_4740" class="t s3_4740">1104 </span><span id="t3i_4740" class="t s3_4740">IA32_MC20_CTL </span><span id="t3j_4740" class="t s3_4740">Package </span><span id="t3k_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t3l_4740" class="t s4_4740">i</span><span id="t3m_4740" class="t s3_4740">_CTL MSRs.” </span>
<span id="t3n_4740" class="t s3_4740">451H </span><span id="t3o_4740" class="t s3_4740">1105 </span><span id="t3p_4740" class="t s3_4740">IA32_MC20_STATUS </span><span id="t3q_4740" class="t s3_4740">Package </span><span id="t3r_4740" class="t s3_4740">Bank MC20 reports MC errors from a specific CBo (core </span>
<span id="t3s_4740" class="t s3_4740">broadcast) and its corresponding slice of L3. </span>
<span id="t3t_4740" class="t s3_4740">452H </span><span id="t3u_4740" class="t s3_4740">1106 </span><span id="t3v_4740" class="t s3_4740">IA32_MC20_ADDR </span><span id="t3w_4740" class="t s3_4740">Package </span>
<span id="t3x_4740" class="t s3_4740">453H </span><span id="t3y_4740" class="t s3_4740">1107 </span><span id="t3z_4740" class="t s3_4740">IA32_MC20_MISC </span><span id="t40_4740" class="t s3_4740">Package </span>
<span id="t41_4740" class="t s3_4740">454H </span><span id="t42_4740" class="t s3_4740">1108 </span><span id="t43_4740" class="t s3_4740">IA32_MC21_CTL </span><span id="t44_4740" class="t s3_4740">Package </span><span id="t45_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t46_4740" class="t s4_4740">i</span><span id="t47_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="t48_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="t49_4740" class="t s4_4740">i</span><span id="t4a_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="t4b_4740" class="t s3_4740">Bank MC21 reports MC errors from a specific CBo (core </span>
<span id="t4c_4740" class="t s3_4740">broadcast) and its corresponding slice of L3. </span>
<span id="t4d_4740" class="t s3_4740">455H </span><span id="t4e_4740" class="t s3_4740">1109 </span><span id="t4f_4740" class="t s3_4740">IA32_MC21_STATUS </span><span id="t4g_4740" class="t s3_4740">Package </span>
<span id="t4h_4740" class="t s3_4740">456H </span><span id="t4i_4740" class="t s3_4740">1110 </span><span id="t4j_4740" class="t s3_4740">IA32_MC21_ADDR </span><span id="t4k_4740" class="t s3_4740">Package </span>
<span id="t4l_4740" class="t s3_4740">457H </span><span id="t4m_4740" class="t s3_4740">1111 </span><span id="t4n_4740" class="t s3_4740">IA32_MC21_MISC </span><span id="t4o_4740" class="t s3_4740">Package </span>
<span id="t4p_4740" class="t s3_4740">458H </span><span id="t4q_4740" class="t s3_4740">1112 </span><span id="t4r_4740" class="t s3_4740">IA32_MC22_CTL </span><span id="t4s_4740" class="t s3_4740">Package </span><span id="t4t_4740" class="t s3_4740">See Section 16.3.2.1, “IA32_MC</span><span id="t4u_4740" class="t s4_4740">i</span><span id="t4v_4740" class="t s3_4740">_CTL MSRs,” through </span>
<span id="t4w_4740" class="t s3_4740">Section 16.3.2.4, “IA32_MC</span><span id="t4x_4740" class="t s4_4740">i</span><span id="t4y_4740" class="t s3_4740">_MISC MSRs.” </span>
<span id="t4z_4740" class="t s3_4740">Bank MC22 reports MC errors from a specific CBo (core </span>
<span id="t50_4740" class="t s3_4740">broadcast) and its corresponding slice of L3. </span>
<span id="t51_4740" class="t s3_4740">459H </span><span id="t52_4740" class="t s3_4740">1113 </span><span id="t53_4740" class="t s3_4740">IA32_MC22_STATUS </span><span id="t54_4740" class="t s3_4740">Package </span>
<span id="t55_4740" class="t s3_4740">45AH </span><span id="t56_4740" class="t s3_4740">1114 </span><span id="t57_4740" class="t s3_4740">IA32_MC22_ADDR </span><span id="t58_4740" class="t s3_4740">Package </span>
<span id="t59_4740" class="t s3_4740">45BH </span><span id="t5a_4740" class="t s3_4740">1115 </span><span id="t5b_4740" class="t s3_4740">IA32_MC22_MISC </span><span id="t5c_4740" class="t s3_4740">Package </span>
<span id="t5d_4740" class="t s5_4740">Table 2-26. </span><span id="t5e_4740" class="t s5_4740">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t5f_4740" class="t s5_4740">Microarchitecture (Contd.) </span>
<span id="t5g_4740" class="t s6_4740">Register </span>
<span id="t5h_4740" class="t s6_4740">Address </span><span id="t5i_4740" class="t s6_4740">Register Name / Bit Fields </span>
<span id="t5j_4740" class="t s6_4740">(Former MSR Name) </span>
<span id="t5k_4740" class="t s6_4740">Scope </span><span id="t5l_4740" class="t s6_4740">Bit Description </span>
<span id="t5m_4740" class="t s6_4740">Hex </span><span id="t5n_4740" class="t s6_4740">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
