Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\issp\ddr_ads_contol.qsys --block-symbol-file --output-directory=C:\Users\Magic_Boy\Desktop\stability\other\issp\ddr_ads_contol --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading issp/ddr_ads_contol.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\issp\ddr_ads_contol.qsys --synthesis=VERILOG --output-directory=C:\Users\Magic_Boy\Desktop\stability\other\issp\ddr_ads_contol\synthesis --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading issp/ddr_ads_contol.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ddr_ads_contol: Generating ddr_ads_contol "ddr_ads_contol" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "ddr_ads_contol" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: ddr_ads_contol: Done "ddr_ads_contol" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
