# 1 "arch/arm/boot/dts/armada-xp-db.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/armada-xp-db.dts"
# 23 "arch/arm/boot/dts/armada-xp-db.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/armada-xp-mv78460.dtsi" 1
# 13 "arch/arm/boot/dts/armada-xp-mv78460.dtsi"
# 1 "arch/arm/boot/dts/armada-xp.dtsi" 1
# 16 "arch/arm/boot/dts/armada-xp.dtsi"
# 1 "arch/arm/boot/dts/armada-370-xp.dtsi" 1
# 18 "arch/arm/boot/dts/armada-370-xp.dtsi"
/ {
 model = "Marvell Armada 370 and XP SoC";
 compatible = "marvell,armada-370-xp";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   compatible = "marvell,sheeva-v7";
   device_type = "cpu";
   reg = <0>;
  };
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupts-extended = <&mpic 3>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <1>;
  controller = <&mbusc>;
  interrupt-parent = <&mpic>;
  pcie-mem-aperture = <0xf8000000 0x7e00000>;
  pcie-io-aperture = <0xffe00000 0x100000>;

  devbus_bootcs: devbus-bootcs {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10400 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x2f) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs0: devbus-cs0 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10408 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x3e) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs1: devbus-cs1 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10410 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x3d) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs2: devbus-cs2 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10418 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x3b) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs3: devbus-cs3 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10420 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x37) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  internal-regs {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 (((0xf0) << 24) | ((0x01) << 16)) 0 0x100000>;

   rtc: rtc@10300 {
    compatible = "marvell,orion-rtc";
    reg = <0x10300 0x20>;
    interrupts = <50>;
   };

   i2c0: i2c@11000 {
    compatible = "marvell,mv64xxx-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <31>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   i2c1: i2c@11100 {
    compatible = "marvell,mv64xxx-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <32>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   uart0: serial@12000 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12000 0x100>;
    reg-shift = <2>;
    interrupts = <41>;
    reg-io-width = <1>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   uart1: serial@12100 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12100 0x100>;
    reg-shift = <2>;
    interrupts = <42>;
    reg-io-width = <1>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   pinctrl: pin-ctrl@18000 {
    reg = <0x18000 0x38>;
   };

   coredivclk: corediv-clock@18740 {
    compatible = "marvell,armada-370-corediv-clock";
    reg = <0x18740 0xc>;
    #clock-cells = <1>;
    clocks = <&mainpll>;
    clock-output-names = "nand";
   };

   mbusc: mbus-controller@20000 {
    compatible = "marvell,mbus-controller";
    reg = <0x20000 0x100>, <0x20180 0x20>,
          <0x20250 0x8>;
   };

   mpic: interrupt-controller@20a00 {
    compatible = "marvell,mpic";
    #interrupt-cells = <1>;
    #size-cells = <1>;
    interrupt-controller;
    msi-controller;
   };

   coherencyfab: coherency-fabric@20200 {
    compatible = "marvell,coherency-fabric";
    reg = <0x20200 0xb0>, <0x21010 0x1c>;
   };

   timer: timer@20300 {
    reg = <0x20300 0x30>, <0x21040 0x30>;
    interrupts = <37>, <38>, <39>, <40>, <5>, <6>;
   };

   watchdog: watchdog@20300 {
    reg = <0x20300 0x34>, <0x20704 0x4>;
   };

   cpurst: cpurst@20800 {
    compatible = "marvell,armada-370-cpu-reset";
    reg = <0x20800 0x8>;
   };

   pmsu: pmsu@22000 {
    compatible = "marvell,armada-370-pmsu";
    reg = <0x22000 0x1000>;
   };

   usb0: usb@50000 {
    compatible = "marvell,orion-ehci";
    reg = <0x50000 0x500>;
    interrupts = <45>;
    status = "disabled";
   };

   usb1: usb@51000 {
    compatible = "marvell,orion-ehci";
    reg = <0x51000 0x500>;
    interrupts = <46>;
    status = "disabled";
   };

   eth0: ethernet@70000 {
    reg = <0x70000 0x4000>;
    interrupts = <8>;
    clocks = <&gateclk 4>;
    status = "disabled";
   };

   mdio: mdio@72004 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "marvell,orion-mdio";
    reg = <0x72004 0x4>;
    clocks = <&gateclk 4>;
   };

   eth1: ethernet@74000 {
    reg = <0x74000 0x4000>;
    interrupts = <10>;
    clocks = <&gateclk 3>;
    status = "disabled";
   };

   sata: sata@a0000 {
    compatible = "marvell,armada-370-sata";
    reg = <0xa0000 0x5000>;
    interrupts = <55>;
    clocks = <&gateclk 15>, <&gateclk 30>;
    clock-names = "0", "1";
    status = "disabled";
   };

   nand_controller: nand-controller@d0000 {
    compatible = "marvell,armada370-nand-controller";
    reg = <0xd0000 0x54>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <113>;
    clocks = <&coredivclk 0>;
    status = "disabled";
   };

   sdio: mvsdio@d4000 {
    compatible = "marvell,orion-sdio";
    reg = <0xd4000 0x200>;
    interrupts = <54>;
    clocks = <&gateclk 17>;
    bus-width = <4>;
    cap-sdio-irq;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    status = "disabled";
   };
  };

  spi0: spi@10600 {
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10600 0x28>,
         <(((0x01) << 24) | ((0x1e) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x5e) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x9e) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0xde) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x1f) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x5f) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x9f) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0xdf) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <0>;
   cell-index = <0>;
   interrupts = <30>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  spi1: spi@10680 {
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10680 0x28>,
         <(((0x01) << 24) | ((0x1a) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x5a) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x9a) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0xda) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x1b) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x5b) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0x9b) << 16)) 0 0xffffffff>,
         <(((0x01) << 24) | ((0xdb) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <0>;
   cell-index = <1>;
   interrupts = <92>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };
 };

 clocks {

  mainpll: mainpll {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <2000000000>;
  };
 };
 };
# 17 "arch/arm/boot/dts/armada-xp.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;

 model = "Marvell Armada XP family SoC";
 compatible = "marvell,armadaxp", "marvell,armada-370-xp";

 aliases {
  serial2 = &uart2;
  serial3 = &uart3;
 };

 soc {
  compatible = "marvell,armadaxp-mbus", "simple-bus";

  bootrom {
   compatible = "marvell,bootrom";
   reg = <(((0x01) << 24) | ((0x1d) << 16)) 0 0x100000>;
  };

  internal-regs {
   sdramc: sdramc@1400 {
    compatible = "marvell,armada-xp-sdram-controller";
    reg = <0x1400 0x500>;
   };

   L2: l2-cache@8000 {
    compatible = "marvell,aurora-system-cache";
    reg = <0x08000 0x1000>;
    cache-id-part = <0x100>;
    cache-level = <2>;
    cache-unified;
    wt-override;
   };

   uart2: serial@12200 {
    compatible = "snps,dw-apb-uart";
    pinctrl-0 = <&uart2_pins>;
    pinctrl-names = "default";
    reg = <0x12200 0x100>;
    reg-shift = <2>;
    interrupts = <43>;
    reg-io-width = <1>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   uart3: serial@12300 {
    compatible = "snps,dw-apb-uart";
    pinctrl-0 = <&uart3_pins>;
    pinctrl-names = "default";
    reg = <0x12300 0x100>;
    reg-shift = <2>;
    interrupts = <44>;
    reg-io-width = <1>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   systemc: system-controller@18200 {
    compatible = "marvell,armada-370-xp-system-controller";
    reg = <0x18200 0x500>;
   };

   gateclk: clock-gating-control@18220 {
    compatible = "marvell,armada-xp-gating-clock";
    reg = <0x18220 0x4>;
    clocks = <&coreclk 0>;
    #clock-cells = <1>;
   };

   coreclk: mvebu-sar@18230 {
    compatible = "marvell,armada-xp-core-clock";
    reg = <0x18230 0x08>;
    #clock-cells = <1>;
   };

   thermal: thermal@182b0 {
    compatible = "marvell,armadaxp-thermal";
    reg = <0x182b0 0x4
     0x184d0 0x4>;
    status = "okay";
   };

   cpuclk: clock-complex@18700 {
    #clock-cells = <1>;
    compatible = "marvell,armada-xp-cpu-clock";
    reg = <0x18700 0x24>, <0x1c054 0x10>;
    clocks = <&coreclk 1>;
   };

   cpu-config@21000 {
    compatible = "marvell,armada-xp-cpu-config";
    reg = <0x21000 0x8>;
   };

   eth2: ethernet@30000 {
    compatible = "marvell,armada-xp-neta";
    reg = <0x30000 0x4000>;
    interrupts = <12>;
    clocks = <&gateclk 2>;
    status = "disabled";
   };

   usb2: usb@52000 {
    compatible = "marvell,orion-ehci";
    reg = <0x52000 0x500>;
    interrupts = <47>;
    clocks = <&gateclk 20>;
    status = "disabled";
   };

   xor1: xor@60900 {
    compatible = "marvell,orion-xor";
    reg = <0x60900 0x100
           0x60b00 0x100>;
    clocks = <&gateclk 22>;
    status = "okay";

    xor10 {
     interrupts = <51>;
     dmacap,memcpy;
     dmacap,xor;
    };
    xor11 {
     interrupts = <52>;
     dmacap,memcpy;
     dmacap,xor;
     dmacap,memset;
    };
   };

   ethernet@70000 {
    compatible = "marvell,armada-xp-neta";
   };

   ethernet@74000 {
    compatible = "marvell,armada-xp-neta";
   };

   cesa: crypto@90000 {
    compatible = "marvell,armada-xp-crypto";
    reg = <0x90000 0x10000>;
    reg-names = "regs";
    interrupts = <48>, <49>;
    clocks = <&gateclk 23>, <&gateclk 23>;
    clock-names = "cesa0", "cesa1";
    marvell,crypto-srams = <&crypto_sram0>,
             <&crypto_sram1>;
    marvell,crypto-sram-size = <0x800>;
   };

   bm: bm@c0000 {
    compatible = "marvell,armada-380-neta-bm";
    reg = <0xc0000 0xac>;
    clocks = <&gateclk 13>;
    internal-mem = <&bm_bppi>;
    status = "disabled";
   };

   xor0: xor@f0900 {
    compatible = "marvell,orion-xor";
    reg = <0xF0900 0x100
           0xF0B00 0x100>;
    clocks = <&gateclk 28>;
    status = "okay";

    xor00 {
     interrupts = <94>;
     dmacap,memcpy;
     dmacap,xor;
    };
    xor01 {
     interrupts = <95>;
     dmacap,memcpy;
     dmacap,xor;
     dmacap,memset;
    };
   };
  };

  crypto_sram0: sa-sram0 {
   compatible = "mmio-sram";
   reg = <(((0x09) << 24) | ((0x09) << 16)) 0 0x800>;
   clocks = <&gateclk 23>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 (((0x09) << 24) | ((0x09) << 16)) 0 0x800>;
  };

  crypto_sram1: sa-sram1 {
   compatible = "mmio-sram";
   reg = <(((0x09) << 24) | ((0x05) << 16)) 0 0x800>;
   clocks = <&gateclk 23>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 (((0x09) << 24) | ((0x05) << 16)) 0 0x800>;
  };

  bm_bppi: bm-bppi {
   compatible = "mmio-sram";
   reg = <(((0x0c) << 24) | ((0x04) << 16)) 0 0x100000>;
   ranges = <0 (((0x0c) << 24) | ((0x04) << 16)) 0 0x100000>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&gateclk 13>;
   no-memory-wc;
   status = "disabled";
  };
 };

 clocks {

  refclk: oscillator {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
  };
 };
};

&i2c0 {
 compatible = "marvell,mv78230-i2c", "marvell,mv64xxx-i2c";
 reg = <0x11000 0x100>;
};

&i2c1 {
 compatible = "marvell,mv78230-i2c", "marvell,mv64xxx-i2c";
 reg = <0x11100 0x100>;
};

&mpic {
 reg = <0x20a00 0x2d0>, <0x21070 0x58>;
};

&timer {
 compatible = "marvell,armada-xp-timer";
 clocks = <&coreclk 2>, <&refclk>;
 clock-names = "nbclk", "fixed";
};

&watchdog {
 compatible = "marvell,armada-xp-wdt";
 clocks = <&coreclk 2>, <&refclk>;
 clock-names = "nbclk", "fixed";
};

&cpurst {
 reg = <0x20800 0x20>;
};

&usb0 {
 clocks = <&gateclk 18>;
};

&usb1 {
 clocks = <&gateclk 19>;
};

&pinctrl {
 ge0_gmii_pins: ge0-gmii-pins {
  marvell,pins =
       "mpp0", "mpp1", "mpp2", "mpp3",
       "mpp4", "mpp5", "mpp6", "mpp7",
       "mpp8", "mpp9", "mpp10", "mpp11",
       "mpp12", "mpp13", "mpp14", "mpp15",
       "mpp16", "mpp17", "mpp18", "mpp19",
       "mpp20", "mpp21", "mpp22", "mpp23";
  marvell,function = "ge0";
 };

 ge0_rgmii_pins: ge0-rgmii-pins {
  marvell,pins =
       "mpp0", "mpp1", "mpp2", "mpp3",
       "mpp4", "mpp5", "mpp6", "mpp7",
       "mpp8", "mpp9", "mpp10", "mpp11";
  marvell,function = "ge0";
 };

 ge1_rgmii_pins: ge1-rgmii-pins {
  marvell,pins =
       "mpp12", "mpp13", "mpp14", "mpp15",
       "mpp16", "mpp17", "mpp18", "mpp19",
       "mpp20", "mpp21", "mpp22", "mpp23";
  marvell,function = "ge1";
 };

 sdio_pins: sdio-pins {
  marvell,pins = "mpp30", "mpp31", "mpp32",
          "mpp33", "mpp34", "mpp35";
  marvell,function = "sd0";
 };

 spi0_pins: spi0-pins {
  marvell,pins = "mpp36", "mpp37",
          "mpp38", "mpp39";
  marvell,function = "spi0";
 };

 spi1_pins: spi1-pins {
  marvell,pins = "mpp13", "mpp14",
          "mpp16", "mpp17";
  marvell,function = "spi1";
 };

 uart2_pins: uart2-pins {
  marvell,pins = "mpp42", "mpp43";
  marvell,function = "uart2";
 };

 uart3_pins: uart3-pins {
  marvell,pins = "mpp44", "mpp45";
  marvell,function = "uart3";
 };
};

&spi0 {
 compatible = "marvell,armada-xp-spi", "marvell,orion-spi";
 pinctrl-0 = <&spi0_pins>;
 pinctrl-names = "default";
};

&spi1 {
 compatible = "marvell,armada-xp-spi", "marvell,orion-spi";
 pinctrl-0 = <&spi1_pins>;
 pinctrl-names = "default";
};
# 14 "arch/arm/boot/dts/armada-xp-mv78460.dtsi" 2

/ {
 model = "Marvell Armada XP MV78460 SoC";
 compatible = "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp";

 aliases {
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
 };


 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "marvell,armada-xp-smp";

  cpu@0 {
   device_type = "cpu";
   compatible = "marvell,sheeva-v7";
   reg = <0>;
   clocks = <&cpuclk 0>;
   clock-latency = <1000000>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "marvell,sheeva-v7";
   reg = <1>;
   clocks = <&cpuclk 1>;
   clock-latency = <1000000>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "marvell,sheeva-v7";
   reg = <2>;
   clocks = <&cpuclk 2>;
   clock-latency = <1000000>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "marvell,sheeva-v7";
   reg = <3>;
   clocks = <&cpuclk 3>;
   clock-latency = <1000000>;
  };
 };

 soc {





  pciec: pcie@82000000 {
   compatible = "marvell,armada-xp-pcie";
   status = "disabled";
   device_type = "pci";

   #address-cells = <3>;
   #size-cells = <2>;

   msi-parent = <&mpic>;
   bus-range = <0x00 0xff>;

   ranges =
          <0x82000000 0 0x40000 (((0xf0) << 24) | ((0x01) << 16)) 0x40000 0 0x00002000
    0x82000000 0 0x42000 (((0xf0) << 24) | ((0x01) << 16)) 0x42000 0 0x00002000
    0x82000000 0 0x44000 (((0xf0) << 24) | ((0x01) << 16)) 0x44000 0 0x00002000
    0x82000000 0 0x48000 (((0xf0) << 24) | ((0x01) << 16)) 0x48000 0 0x00002000
    0x82000000 0 0x4c000 (((0xf0) << 24) | ((0x01) << 16)) 0x4c000 0 0x00002000
    0x82000000 0 0x80000 (((0xf0) << 24) | ((0x01) << 16)) 0x80000 0 0x00002000
    0x82000000 0 0x82000 (((0xf0) << 24) | ((0x01) << 16)) 0x82000 0 0x00002000
    0x82000000 0 0x84000 (((0xf0) << 24) | ((0x01) << 16)) 0x84000 0 0x00002000
    0x82000000 0 0x88000 (((0xf0) << 24) | ((0x01) << 16)) 0x88000 0 0x00002000
    0x82000000 0 0x8c000 (((0xf0) << 24) | ((0x01) << 16)) 0x8c000 0 0x00002000
    0x82000000 0x1 0 (((0x04) << 24) | ((0xe8) << 16)) 0 1 0
    0x81000000 0x1 0 (((0x04) << 24) | ((0xe0) << 16)) 0 1 0
    0x82000000 0x2 0 (((0x04) << 24) | ((0xd8) << 16)) 0 1 0
    0x81000000 0x2 0 (((0x04) << 24) | ((0xd0) << 16)) 0 1 0
    0x82000000 0x3 0 (((0x04) << 24) | ((0xb8) << 16)) 0 1 0
    0x81000000 0x3 0 (((0x04) << 24) | ((0xb0) << 16)) 0 1 0
    0x82000000 0x4 0 (((0x04) << 24) | ((0x78) << 16)) 0 1 0
    0x81000000 0x4 0 (((0x04) << 24) | ((0x70) << 16)) 0 1 0

    0x82000000 0x5 0 (((0x08) << 24) | ((0xe8) << 16)) 0 1 0
    0x81000000 0x5 0 (((0x08) << 24) | ((0xe0) << 16)) 0 1 0
    0x82000000 0x6 0 (((0x08) << 24) | ((0xd8) << 16)) 0 1 0
    0x81000000 0x6 0 (((0x08) << 24) | ((0xd0) << 16)) 0 1 0
    0x82000000 0x7 0 (((0x08) << 24) | ((0xb8) << 16)) 0 1 0
    0x81000000 0x7 0 (((0x08) << 24) | ((0xb0) << 16)) 0 1 0
    0x82000000 0x8 0 (((0x08) << 24) | ((0x78) << 16)) 0 1 0
    0x81000000 0x8 0 (((0x08) << 24) | ((0x70) << 16)) 0 1 0

    0x82000000 0x9 0 (((0x04) << 24) | ((0xf8) << 16)) 0 1 0
    0x81000000 0x9 0 (((0x04) << 24) | ((0xf0) << 16)) 0 1 0

    0x82000000 0xa 0 (((0x08) << 24) | ((0xf8) << 16)) 0 1 0
    0x81000000 0xa 0 (((0x08) << 24) | ((0xf0) << 16)) 0 1 0 >;

   pcie1: pcie@1,0 {
    device_type = "pci";
    assigned-addresses = <0x82000800 0 0x40000 0 0x2000>;
    reg = <0x0800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 58>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
       0x81000000 0 0 0x81000000 0x1 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie1_intc 0>,
      <0 0 0 2 &pcie1_intc 1>,
      <0 0 0 3 &pcie1_intc 2>,
      <0 0 0 4 &pcie1_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <0>;
    clocks = <&gateclk 5>;
    status = "disabled";

    pcie1_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie2: pcie@2,0 {
    device_type = "pci";
    assigned-addresses = <0x82001000 0 0x44000 0 0x2000>;
    reg = <0x1000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 59>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0
       0x81000000 0 0 0x81000000 0x2 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie2_intc 0>,
      <0 0 0 2 &pcie2_intc 1>,
      <0 0 0 3 &pcie2_intc 2>,
      <0 0 0 4 &pcie2_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <1>;
    clocks = <&gateclk 6>;
    status = "disabled";

    pcie2_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie3: pcie@3,0 {
    device_type = "pci";
    assigned-addresses = <0x82001800 0 0x48000 0 0x2000>;
    reg = <0x1800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 60>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x3 0 1 0
       0x81000000 0 0 0x81000000 0x3 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie3_intc 0>,
      <0 0 0 2 &pcie3_intc 1>,
      <0 0 0 3 &pcie3_intc 2>,
      <0 0 0 4 &pcie3_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <2>;
    clocks = <&gateclk 7>;
    status = "disabled";

    pcie3_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie4: pcie@4,0 {
    device_type = "pci";
    assigned-addresses = <0x82002000 0 0x4c000 0 0x2000>;
    reg = <0x2000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 61>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x4 0 1 0
       0x81000000 0 0 0x81000000 0x4 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie4_intc 0>,
      <0 0 0 2 &pcie4_intc 1>,
      <0 0 0 3 &pcie4_intc 2>,
      <0 0 0 4 &pcie4_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <3>;
    clocks = <&gateclk 8>;
    status = "disabled";

    pcie4_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie5: pcie@5,0 {
    device_type = "pci";
    assigned-addresses = <0x82002800 0 0x80000 0 0x2000>;
    reg = <0x2800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 62>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x5 0 1 0
       0x81000000 0 0 0x81000000 0x5 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie5_intc 0>,
      <0 0 0 2 &pcie5_intc 1>,
      <0 0 0 3 &pcie5_intc 2>,
      <0 0 0 4 &pcie5_intc 3>;
    marvell,pcie-port = <1>;
    marvell,pcie-lane = <0>;
    clocks = <&gateclk 9>;
    status = "disabled";

    pcie5_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie6: pcie@6,0 {
    device_type = "pci";
    assigned-addresses = <0x82003000 0 0x84000 0 0x2000>;
    reg = <0x3000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 63>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x6 0 1 0
       0x81000000 0 0 0x81000000 0x6 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie6_intc 0>,
      <0 0 0 2 &pcie6_intc 1>,
      <0 0 0 3 &pcie6_intc 2>,
      <0 0 0 4 &pcie6_intc 3>;
    marvell,pcie-port = <1>;
    marvell,pcie-lane = <1>;
    clocks = <&gateclk 10>;
    status = "disabled";

    pcie6_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie7: pcie@7,0 {
    device_type = "pci";
    assigned-addresses = <0x82003800 0 0x88000 0 0x2000>;
    reg = <0x3800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 64>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x7 0 1 0
       0x81000000 0 0 0x81000000 0x7 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie7_intc 0>,
      <0 0 0 2 &pcie7_intc 1>,
      <0 0 0 3 &pcie7_intc 2>,
      <0 0 0 4 &pcie7_intc 3>;
    marvell,pcie-port = <1>;
    marvell,pcie-lane = <2>;
    clocks = <&gateclk 11>;
    status = "disabled";

    pcie7_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie8: pcie@8,0 {
    device_type = "pci";
    assigned-addresses = <0x82004000 0 0x8c000 0 0x2000>;
    reg = <0x4000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 65>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x8 0 1 0
       0x81000000 0 0 0x81000000 0x8 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie8_intc 0>,
      <0 0 0 2 &pcie8_intc 1>,
      <0 0 0 3 &pcie8_intc 2>,
      <0 0 0 4 &pcie8_intc 3>;
    marvell,pcie-port = <1>;
    marvell,pcie-lane = <3>;
    clocks = <&gateclk 12>;
    status = "disabled";

    pcie8_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie9: pcie@9,0 {
    device_type = "pci";
    assigned-addresses = <0x82004800 0 0x42000 0 0x2000>;
    reg = <0x4800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 99>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x9 0 1 0
       0x81000000 0 0 0x81000000 0x9 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie9_intc 0>,
      <0 0 0 2 &pcie9_intc 1>,
      <0 0 0 3 &pcie9_intc 2>,
      <0 0 0 4 &pcie9_intc 3>;
    marvell,pcie-port = <2>;
    marvell,pcie-lane = <0>;
    clocks = <&gateclk 26>;
    status = "disabled";

    pcie9_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie10: pcie@a,0 {
    device_type = "pci";
    assigned-addresses = <0x82005000 0 0x82000 0 0x2000>;
    reg = <0x5000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&mpic 103>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0xa 0 1 0
       0x81000000 0 0 0x81000000 0xa 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie10_intc 0>,
      <0 0 0 2 &pcie10_intc 1>,
      <0 0 0 3 &pcie10_intc 2>,
      <0 0 0 4 &pcie10_intc 3>;
    marvell,pcie-port = <3>;
    marvell,pcie-lane = <0>;
    clocks = <&gateclk 27>;
    status = "disabled";

    pcie10_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };
  };

  internal-regs {
   gpio0: gpio@18100 {
    compatible = "marvell,armada-370-gpio",
          "marvell,orion-gpio";
    reg = <0x18100 0x40>, <0x181c0 0x08>;
    reg-names = "gpio", "pwm";
    ngpios = <32>;
    gpio-controller;
    #gpio-cells = <2>;
    #pwm-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <82>, <83>, <84>, <85>;
    clocks = <&coreclk 0>;
   };

   gpio1: gpio@18140 {
    compatible = "marvell,armada-370-gpio",
          "marvell,orion-gpio";
    reg = <0x18140 0x40>, <0x181c8 0x08>;
    reg-names = "gpio", "pwm";
    ngpios = <32>;
    gpio-controller;
    #gpio-cells = <2>;
    #pwm-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <87>, <88>, <89>, <90>;
    clocks = <&coreclk 0>;
   };

   gpio2: gpio@18180 {
    compatible = "marvell,armada-370-gpio",
          "marvell,orion-gpio";
    reg = <0x18180 0x40>;
    ngpios = <3>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <91>;
   };

   eth3: ethernet@34000 {
    compatible = "marvell,armada-xp-neta";
    reg = <0x34000 0x4000>;
    interrupts = <14>;
    clocks = <&gateclk 1>;
    status = "disabled";
   };
  };
 };
};

&pinctrl {
 compatible = "marvell,mv78460-pinctrl";
};
# 25 "arch/arm/boot/dts/armada-xp-db.dts" 2

/ {
 model = "Marvell Armada XP Evaluation Board";
 compatible = "marvell,axp-db", "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp";

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0 0x00000000 0 0x80000000>;
 };

 soc {
  ranges = <(((0xf0) << 24) | ((0x01) << 16)) 0 0 0xf1000000 0x100000
     (((0x01) << 24) | ((0x1d) << 16)) 0 0 0xfff00000 0x100000
     (((0x01) << 24) | ((0x2f) << 16)) 0 0 0xf0000000 0x1000000
     (((0x09) << 24) | ((0x09) << 16)) 0 0 0xf1100000 0x10000
     (((0x09) << 24) | ((0x05) << 16)) 0 0 0xf1110000 0x10000
     (((0x0c) << 24) | ((0x04) << 16)) 0 0 0xf1200000 0x100000>;

  devbus-bootcs {
   status = "okay";




   devbus,bus-width = <16>;
   devbus,turn-off-ps = <60000>;
   devbus,badr-skew-ps = <0>;
   devbus,acc-first-ps = <124000>;
   devbus,acc-next-ps = <248000>;
   devbus,rd-setup-ps = <0>;
   devbus,rd-hold-ps = <0>;


   devbus,sync-enable = <0>;
   devbus,wr-high-ps = <60000>;
   devbus,wr-low-ps = <60000>;
   devbus,ale-wr-ps = <60000>;


   nor@0 {
    compatible = "cfi-flash";
    reg = <0 0x1000000>;
    bank-width = <2>;
   };
  };

  internal-regs {
   serial@12000 {
    status = "okay";
   };
   serial@12100 {
    status = "okay";
   };
   serial@12200 {
    status = "okay";
   };
   serial@12300 {
    status = "okay";
   };

   sata@a0000 {
    nr-ports = <2>;
    status = "okay";
   };

   ethernet@70000 {
    status = "okay";
    phy = <&phy0>;
    phy-mode = "rgmii-id";
    buffer-manager = <&bm>;
    bm,pool-long = <0>;
   };
   ethernet@74000 {
    status = "okay";
    phy = <&phy1>;
    phy-mode = "rgmii-id";
    buffer-manager = <&bm>;
    bm,pool-long = <1>;
   };
   ethernet@30000 {
    status = "okay";
    phy = <&phy2>;
    phy-mode = "sgmii";
    buffer-manager = <&bm>;
    bm,pool-long = <2>;
   };
   ethernet@34000 {
    status = "okay";
    phy = <&phy3>;
    phy-mode = "sgmii";
    buffer-manager = <&bm>;
    bm,pool-long = <3>;
   };

   bm@c0000 {
    status = "okay";
   };

   mvsdio@d4000 {
    pinctrl-0 = <&sdio_pins>;
    pinctrl-names = "default";
    status = "okay";

    broken-cd;
   };

   usb@50000 {
    status = "okay";
   };

   usb@51000 {
    status = "okay";
   };

   usb@52000 {
    status = "okay";
   };

   nand-controller@d0000 {
    status = "okay";

    nand@0 {
     reg = <0>;
     label = "pxa3xx_nand-0";
     nand-rb = <0>;
     nand-on-flash-bbt;

     partitions {
      compatible = "fixed-partitions";
      #address-cells = <1>;
      #size-cells = <1>;

      partition@0 {
       label = "U-Boot";
       reg = <0 0x800000>;
      };
      partition@800000 {
       label = "Linux";
       reg = <0x800000 0x800000>;
      };
      partition@1000000 {
       label = "Filesystem";
       reg = <0x1000000 0x3f000000>;
      };
     };
    };
   };
  };

  bm-bppi {
   status = "okay";
  };
 };
};

&pciec {
 status = "okay";





 pcie@1,0 {

  status = "okay";
 };
 pcie@2,0 {

  status = "okay";
 };
 pcie@3,0 {

  status = "okay";
 };
 pcie@4,0 {

  status = "okay";
 };
 pcie@9,0 {

  status = "okay";
 };
 pcie@a,0 {

  status = "okay";
 };
};

&mdio {
 phy0: ethernet-phy@0 {
  reg = <0>;
 };

 phy1: ethernet-phy@1 {
  reg = <1>;
 };

 phy2: ethernet-phy@2 {
  reg = <25>;
 };

 phy3: ethernet-phy@3 {
  reg = <27>;
 };
};

&spi0 {
 status = "okay";

 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "m25p64", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <20000000>;
 };
};
