
ZDS_STM32boardV2_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053d8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080055b0  080055b0  000065b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055f0  080055f0  00007090  2**0
                  CONTENTS
  4 .ARM          00000008  080055f0  080055f0  000065f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055f8  080055f8  00007090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055f8  080055f8  000065f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055fc  080055fc  000065fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08005600  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004304  20000090  08005690  00007090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004394  08005690  00007394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023903  00000000  00000000  000070c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a34  00000000  00000000  0002a9c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000111c1  00000000  00000000  0002e3f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001298  00000000  00000000  0003f5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001f38  00000000  00000000  00040850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000035f7  00000000  00000000  00042788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000233e6  00000000  00000000  00045d7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbde9  00000000  00000000  00069165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00144f4e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000348c  00000000  00000000  00144f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00148420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000090 	.word	0x20000090
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005598 	.word	0x08005598

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000094 	.word	0x20000094
 8000214:	08005598 	.word	0x08005598

08000218 <__aeabi_frsub>:
 8000218:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__addsf3>
 800021e:	bf00      	nop

08000220 <__aeabi_fsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000224 <__addsf3>:
 8000224:	0042      	lsls	r2, r0, #1
 8000226:	bf1f      	itttt	ne
 8000228:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800022c:	ea92 0f03 	teqne	r2, r3
 8000230:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000234:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000238:	d06a      	beq.n	8000310 <__addsf3+0xec>
 800023a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800023e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000242:	bfc1      	itttt	gt
 8000244:	18d2      	addgt	r2, r2, r3
 8000246:	4041      	eorgt	r1, r0
 8000248:	4048      	eorgt	r0, r1
 800024a:	4041      	eorgt	r1, r0
 800024c:	bfb8      	it	lt
 800024e:	425b      	neglt	r3, r3
 8000250:	2b19      	cmp	r3, #25
 8000252:	bf88      	it	hi
 8000254:	4770      	bxhi	lr
 8000256:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800025a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800025e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000262:	bf18      	it	ne
 8000264:	4240      	negne	r0, r0
 8000266:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800026a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800026e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000272:	bf18      	it	ne
 8000274:	4249      	negne	r1, r1
 8000276:	ea92 0f03 	teq	r2, r3
 800027a:	d03f      	beq.n	80002fc <__addsf3+0xd8>
 800027c:	f1a2 0201 	sub.w	r2, r2, #1
 8000280:	fa41 fc03 	asr.w	ip, r1, r3
 8000284:	eb10 000c 	adds.w	r0, r0, ip
 8000288:	f1c3 0320 	rsb	r3, r3, #32
 800028c:	fa01 f103 	lsl.w	r1, r1, r3
 8000290:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000294:	d502      	bpl.n	800029c <__addsf3+0x78>
 8000296:	4249      	negs	r1, r1
 8000298:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800029c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002a0:	d313      	bcc.n	80002ca <__addsf3+0xa6>
 80002a2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002a6:	d306      	bcc.n	80002b6 <__addsf3+0x92>
 80002a8:	0840      	lsrs	r0, r0, #1
 80002aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ae:	f102 0201 	add.w	r2, r2, #1
 80002b2:	2afe      	cmp	r2, #254	@ 0xfe
 80002b4:	d251      	bcs.n	800035a <__addsf3+0x136>
 80002b6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002be:	bf08      	it	eq
 80002c0:	f020 0001 	biceq.w	r0, r0, #1
 80002c4:	ea40 0003 	orr.w	r0, r0, r3
 80002c8:	4770      	bx	lr
 80002ca:	0049      	lsls	r1, r1, #1
 80002cc:	eb40 0000 	adc.w	r0, r0, r0
 80002d0:	3a01      	subs	r2, #1
 80002d2:	bf28      	it	cs
 80002d4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002d8:	d2ed      	bcs.n	80002b6 <__addsf3+0x92>
 80002da:	fab0 fc80 	clz	ip, r0
 80002de:	f1ac 0c08 	sub.w	ip, ip, #8
 80002e2:	ebb2 020c 	subs.w	r2, r2, ip
 80002e6:	fa00 f00c 	lsl.w	r0, r0, ip
 80002ea:	bfaa      	itet	ge
 80002ec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002f0:	4252      	neglt	r2, r2
 80002f2:	4318      	orrge	r0, r3
 80002f4:	bfbc      	itt	lt
 80002f6:	40d0      	lsrlt	r0, r2
 80002f8:	4318      	orrlt	r0, r3
 80002fa:	4770      	bx	lr
 80002fc:	f092 0f00 	teq	r2, #0
 8000300:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000304:	bf06      	itte	eq
 8000306:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800030a:	3201      	addeq	r2, #1
 800030c:	3b01      	subne	r3, #1
 800030e:	e7b5      	b.n	800027c <__addsf3+0x58>
 8000310:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000314:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000318:	bf18      	it	ne
 800031a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800031e:	d021      	beq.n	8000364 <__addsf3+0x140>
 8000320:	ea92 0f03 	teq	r2, r3
 8000324:	d004      	beq.n	8000330 <__addsf3+0x10c>
 8000326:	f092 0f00 	teq	r2, #0
 800032a:	bf08      	it	eq
 800032c:	4608      	moveq	r0, r1
 800032e:	4770      	bx	lr
 8000330:	ea90 0f01 	teq	r0, r1
 8000334:	bf1c      	itt	ne
 8000336:	2000      	movne	r0, #0
 8000338:	4770      	bxne	lr
 800033a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800033e:	d104      	bne.n	800034a <__addsf3+0x126>
 8000340:	0040      	lsls	r0, r0, #1
 8000342:	bf28      	it	cs
 8000344:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000348:	4770      	bx	lr
 800034a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800034e:	bf3c      	itt	cc
 8000350:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000354:	4770      	bxcc	lr
 8000356:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800035a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800035e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000362:	4770      	bx	lr
 8000364:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000368:	bf16      	itet	ne
 800036a:	4608      	movne	r0, r1
 800036c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000370:	4601      	movne	r1, r0
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	bf06      	itte	eq
 8000376:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800037a:	ea90 0f01 	teqeq	r0, r1
 800037e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000382:	4770      	bx	lr

08000384 <__aeabi_ui2f>:
 8000384:	f04f 0300 	mov.w	r3, #0
 8000388:	e004      	b.n	8000394 <__aeabi_i2f+0x8>
 800038a:	bf00      	nop

0800038c <__aeabi_i2f>:
 800038c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000390:	bf48      	it	mi
 8000392:	4240      	negmi	r0, r0
 8000394:	ea5f 0c00 	movs.w	ip, r0
 8000398:	bf08      	it	eq
 800039a:	4770      	bxeq	lr
 800039c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003a0:	4601      	mov	r1, r0
 80003a2:	f04f 0000 	mov.w	r0, #0
 80003a6:	e01c      	b.n	80003e2 <__aeabi_l2f+0x2a>

080003a8 <__aeabi_ul2f>:
 80003a8:	ea50 0201 	orrs.w	r2, r0, r1
 80003ac:	bf08      	it	eq
 80003ae:	4770      	bxeq	lr
 80003b0:	f04f 0300 	mov.w	r3, #0
 80003b4:	e00a      	b.n	80003cc <__aeabi_l2f+0x14>
 80003b6:	bf00      	nop

080003b8 <__aeabi_l2f>:
 80003b8:	ea50 0201 	orrs.w	r2, r0, r1
 80003bc:	bf08      	it	eq
 80003be:	4770      	bxeq	lr
 80003c0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003c4:	d502      	bpl.n	80003cc <__aeabi_l2f+0x14>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	ea5f 0c01 	movs.w	ip, r1
 80003d0:	bf02      	ittt	eq
 80003d2:	4684      	moveq	ip, r0
 80003d4:	4601      	moveq	r1, r0
 80003d6:	2000      	moveq	r0, #0
 80003d8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003dc:	bf08      	it	eq
 80003de:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003e2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003e6:	fabc f28c 	clz	r2, ip
 80003ea:	3a08      	subs	r2, #8
 80003ec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003f0:	db10      	blt.n	8000414 <__aeabi_l2f+0x5c>
 80003f2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003f6:	4463      	add	r3, ip
 80003f8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003fc:	f1c2 0220 	rsb	r2, r2, #32
 8000400:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000404:	fa20 f202 	lsr.w	r2, r0, r2
 8000408:	eb43 0002 	adc.w	r0, r3, r2
 800040c:	bf08      	it	eq
 800040e:	f020 0001 	biceq.w	r0, r0, #1
 8000412:	4770      	bx	lr
 8000414:	f102 0220 	add.w	r2, r2, #32
 8000418:	fa01 fc02 	lsl.w	ip, r1, r2
 800041c:	f1c2 0220 	rsb	r2, r2, #32
 8000420:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000424:	fa21 f202 	lsr.w	r2, r1, r2
 8000428:	eb43 0002 	adc.w	r0, r3, r2
 800042c:	bf08      	it	eq
 800042e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000432:	4770      	bx	lr

08000434 <__aeabi_uldivmod>:
 8000434:	b953      	cbnz	r3, 800044c <__aeabi_uldivmod+0x18>
 8000436:	b94a      	cbnz	r2, 800044c <__aeabi_uldivmod+0x18>
 8000438:	2900      	cmp	r1, #0
 800043a:	bf08      	it	eq
 800043c:	2800      	cmpeq	r0, #0
 800043e:	bf1c      	itt	ne
 8000440:	f04f 31ff 	movne.w	r1, #4294967295
 8000444:	f04f 30ff 	movne.w	r0, #4294967295
 8000448:	f000 b96a 	b.w	8000720 <__aeabi_idiv0>
 800044c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000450:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000454:	f000 f806 	bl	8000464 <__udivmoddi4>
 8000458:	f8dd e004 	ldr.w	lr, [sp, #4]
 800045c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000460:	b004      	add	sp, #16
 8000462:	4770      	bx	lr

08000464 <__udivmoddi4>:
 8000464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000468:	9d08      	ldr	r5, [sp, #32]
 800046a:	460c      	mov	r4, r1
 800046c:	2b00      	cmp	r3, #0
 800046e:	d14e      	bne.n	800050e <__udivmoddi4+0xaa>
 8000470:	4694      	mov	ip, r2
 8000472:	458c      	cmp	ip, r1
 8000474:	4686      	mov	lr, r0
 8000476:	fab2 f282 	clz	r2, r2
 800047a:	d962      	bls.n	8000542 <__udivmoddi4+0xde>
 800047c:	b14a      	cbz	r2, 8000492 <__udivmoddi4+0x2e>
 800047e:	f1c2 0320 	rsb	r3, r2, #32
 8000482:	4091      	lsls	r1, r2
 8000484:	fa20 f303 	lsr.w	r3, r0, r3
 8000488:	fa0c fc02 	lsl.w	ip, ip, r2
 800048c:	4319      	orrs	r1, r3
 800048e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000492:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000496:	fa1f f68c 	uxth.w	r6, ip
 800049a:	fbb1 f4f7 	udiv	r4, r1, r7
 800049e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004a2:	fb07 1114 	mls	r1, r7, r4, r1
 80004a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004aa:	fb04 f106 	mul.w	r1, r4, r6
 80004ae:	4299      	cmp	r1, r3
 80004b0:	d90a      	bls.n	80004c8 <__udivmoddi4+0x64>
 80004b2:	eb1c 0303 	adds.w	r3, ip, r3
 80004b6:	f104 30ff 	add.w	r0, r4, #4294967295
 80004ba:	f080 8112 	bcs.w	80006e2 <__udivmoddi4+0x27e>
 80004be:	4299      	cmp	r1, r3
 80004c0:	f240 810f 	bls.w	80006e2 <__udivmoddi4+0x27e>
 80004c4:	3c02      	subs	r4, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	1a59      	subs	r1, r3, r1
 80004ca:	fa1f f38e 	uxth.w	r3, lr
 80004ce:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d2:	fb07 1110 	mls	r1, r7, r0, r1
 80004d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004da:	fb00 f606 	mul.w	r6, r0, r6
 80004de:	429e      	cmp	r6, r3
 80004e0:	d90a      	bls.n	80004f8 <__udivmoddi4+0x94>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 31ff 	add.w	r1, r0, #4294967295
 80004ea:	f080 80fc 	bcs.w	80006e6 <__udivmoddi4+0x282>
 80004ee:	429e      	cmp	r6, r3
 80004f0:	f240 80f9 	bls.w	80006e6 <__udivmoddi4+0x282>
 80004f4:	4463      	add	r3, ip
 80004f6:	3802      	subs	r0, #2
 80004f8:	1b9b      	subs	r3, r3, r6
 80004fa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80004fe:	2100      	movs	r1, #0
 8000500:	b11d      	cbz	r5, 800050a <__udivmoddi4+0xa6>
 8000502:	40d3      	lsrs	r3, r2
 8000504:	2200      	movs	r2, #0
 8000506:	e9c5 3200 	strd	r3, r2, [r5]
 800050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050e:	428b      	cmp	r3, r1
 8000510:	d905      	bls.n	800051e <__udivmoddi4+0xba>
 8000512:	b10d      	cbz	r5, 8000518 <__udivmoddi4+0xb4>
 8000514:	e9c5 0100 	strd	r0, r1, [r5]
 8000518:	2100      	movs	r1, #0
 800051a:	4608      	mov	r0, r1
 800051c:	e7f5      	b.n	800050a <__udivmoddi4+0xa6>
 800051e:	fab3 f183 	clz	r1, r3
 8000522:	2900      	cmp	r1, #0
 8000524:	d146      	bne.n	80005b4 <__udivmoddi4+0x150>
 8000526:	42a3      	cmp	r3, r4
 8000528:	d302      	bcc.n	8000530 <__udivmoddi4+0xcc>
 800052a:	4290      	cmp	r0, r2
 800052c:	f0c0 80f0 	bcc.w	8000710 <__udivmoddi4+0x2ac>
 8000530:	1a86      	subs	r6, r0, r2
 8000532:	eb64 0303 	sbc.w	r3, r4, r3
 8000536:	2001      	movs	r0, #1
 8000538:	2d00      	cmp	r5, #0
 800053a:	d0e6      	beq.n	800050a <__udivmoddi4+0xa6>
 800053c:	e9c5 6300 	strd	r6, r3, [r5]
 8000540:	e7e3      	b.n	800050a <__udivmoddi4+0xa6>
 8000542:	2a00      	cmp	r2, #0
 8000544:	f040 8090 	bne.w	8000668 <__udivmoddi4+0x204>
 8000548:	eba1 040c 	sub.w	r4, r1, ip
 800054c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000550:	fa1f f78c 	uxth.w	r7, ip
 8000554:	2101      	movs	r1, #1
 8000556:	fbb4 f6f8 	udiv	r6, r4, r8
 800055a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800055e:	fb08 4416 	mls	r4, r8, r6, r4
 8000562:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000566:	fb07 f006 	mul.w	r0, r7, r6
 800056a:	4298      	cmp	r0, r3
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x11c>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f106 34ff 	add.w	r4, r6, #4294967295
 8000576:	d202      	bcs.n	800057e <__udivmoddi4+0x11a>
 8000578:	4298      	cmp	r0, r3
 800057a:	f200 80cd 	bhi.w	8000718 <__udivmoddi4+0x2b4>
 800057e:	4626      	mov	r6, r4
 8000580:	1a1c      	subs	r4, r3, r0
 8000582:	fa1f f38e 	uxth.w	r3, lr
 8000586:	fbb4 f0f8 	udiv	r0, r4, r8
 800058a:	fb08 4410 	mls	r4, r8, r0, r4
 800058e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000592:	fb00 f707 	mul.w	r7, r0, r7
 8000596:	429f      	cmp	r7, r3
 8000598:	d908      	bls.n	80005ac <__udivmoddi4+0x148>
 800059a:	eb1c 0303 	adds.w	r3, ip, r3
 800059e:	f100 34ff 	add.w	r4, r0, #4294967295
 80005a2:	d202      	bcs.n	80005aa <__udivmoddi4+0x146>
 80005a4:	429f      	cmp	r7, r3
 80005a6:	f200 80b0 	bhi.w	800070a <__udivmoddi4+0x2a6>
 80005aa:	4620      	mov	r0, r4
 80005ac:	1bdb      	subs	r3, r3, r7
 80005ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005b2:	e7a5      	b.n	8000500 <__udivmoddi4+0x9c>
 80005b4:	f1c1 0620 	rsb	r6, r1, #32
 80005b8:	408b      	lsls	r3, r1
 80005ba:	fa22 f706 	lsr.w	r7, r2, r6
 80005be:	431f      	orrs	r7, r3
 80005c0:	fa20 fc06 	lsr.w	ip, r0, r6
 80005c4:	fa04 f301 	lsl.w	r3, r4, r1
 80005c8:	ea43 030c 	orr.w	r3, r3, ip
 80005cc:	40f4      	lsrs	r4, r6
 80005ce:	fa00 f801 	lsl.w	r8, r0, r1
 80005d2:	0c38      	lsrs	r0, r7, #16
 80005d4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80005d8:	fbb4 fef0 	udiv	lr, r4, r0
 80005dc:	fa1f fc87 	uxth.w	ip, r7
 80005e0:	fb00 441e 	mls	r4, r0, lr, r4
 80005e4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005e8:	fb0e f90c 	mul.w	r9, lr, ip
 80005ec:	45a1      	cmp	r9, r4
 80005ee:	fa02 f201 	lsl.w	r2, r2, r1
 80005f2:	d90a      	bls.n	800060a <__udivmoddi4+0x1a6>
 80005f4:	193c      	adds	r4, r7, r4
 80005f6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80005fa:	f080 8084 	bcs.w	8000706 <__udivmoddi4+0x2a2>
 80005fe:	45a1      	cmp	r9, r4
 8000600:	f240 8081 	bls.w	8000706 <__udivmoddi4+0x2a2>
 8000604:	f1ae 0e02 	sub.w	lr, lr, #2
 8000608:	443c      	add	r4, r7
 800060a:	eba4 0409 	sub.w	r4, r4, r9
 800060e:	fa1f f983 	uxth.w	r9, r3
 8000612:	fbb4 f3f0 	udiv	r3, r4, r0
 8000616:	fb00 4413 	mls	r4, r0, r3, r4
 800061a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800061e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000622:	45a4      	cmp	ip, r4
 8000624:	d907      	bls.n	8000636 <__udivmoddi4+0x1d2>
 8000626:	193c      	adds	r4, r7, r4
 8000628:	f103 30ff 	add.w	r0, r3, #4294967295
 800062c:	d267      	bcs.n	80006fe <__udivmoddi4+0x29a>
 800062e:	45a4      	cmp	ip, r4
 8000630:	d965      	bls.n	80006fe <__udivmoddi4+0x29a>
 8000632:	3b02      	subs	r3, #2
 8000634:	443c      	add	r4, r7
 8000636:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800063a:	fba0 9302 	umull	r9, r3, r0, r2
 800063e:	eba4 040c 	sub.w	r4, r4, ip
 8000642:	429c      	cmp	r4, r3
 8000644:	46ce      	mov	lr, r9
 8000646:	469c      	mov	ip, r3
 8000648:	d351      	bcc.n	80006ee <__udivmoddi4+0x28a>
 800064a:	d04e      	beq.n	80006ea <__udivmoddi4+0x286>
 800064c:	b155      	cbz	r5, 8000664 <__udivmoddi4+0x200>
 800064e:	ebb8 030e 	subs.w	r3, r8, lr
 8000652:	eb64 040c 	sbc.w	r4, r4, ip
 8000656:	fa04 f606 	lsl.w	r6, r4, r6
 800065a:	40cb      	lsrs	r3, r1
 800065c:	431e      	orrs	r6, r3
 800065e:	40cc      	lsrs	r4, r1
 8000660:	e9c5 6400 	strd	r6, r4, [r5]
 8000664:	2100      	movs	r1, #0
 8000666:	e750      	b.n	800050a <__udivmoddi4+0xa6>
 8000668:	f1c2 0320 	rsb	r3, r2, #32
 800066c:	fa20 f103 	lsr.w	r1, r0, r3
 8000670:	fa0c fc02 	lsl.w	ip, ip, r2
 8000674:	fa24 f303 	lsr.w	r3, r4, r3
 8000678:	4094      	lsls	r4, r2
 800067a:	430c      	orrs	r4, r1
 800067c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000680:	fa00 fe02 	lsl.w	lr, r0, r2
 8000684:	fa1f f78c 	uxth.w	r7, ip
 8000688:	fbb3 f0f8 	udiv	r0, r3, r8
 800068c:	fb08 3110 	mls	r1, r8, r0, r3
 8000690:	0c23      	lsrs	r3, r4, #16
 8000692:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000696:	fb00 f107 	mul.w	r1, r0, r7
 800069a:	4299      	cmp	r1, r3
 800069c:	d908      	bls.n	80006b0 <__udivmoddi4+0x24c>
 800069e:	eb1c 0303 	adds.w	r3, ip, r3
 80006a2:	f100 36ff 	add.w	r6, r0, #4294967295
 80006a6:	d22c      	bcs.n	8000702 <__udivmoddi4+0x29e>
 80006a8:	4299      	cmp	r1, r3
 80006aa:	d92a      	bls.n	8000702 <__udivmoddi4+0x29e>
 80006ac:	3802      	subs	r0, #2
 80006ae:	4463      	add	r3, ip
 80006b0:	1a5b      	subs	r3, r3, r1
 80006b2:	b2a4      	uxth	r4, r4
 80006b4:	fbb3 f1f8 	udiv	r1, r3, r8
 80006b8:	fb08 3311 	mls	r3, r8, r1, r3
 80006bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006c0:	fb01 f307 	mul.w	r3, r1, r7
 80006c4:	42a3      	cmp	r3, r4
 80006c6:	d908      	bls.n	80006da <__udivmoddi4+0x276>
 80006c8:	eb1c 0404 	adds.w	r4, ip, r4
 80006cc:	f101 36ff 	add.w	r6, r1, #4294967295
 80006d0:	d213      	bcs.n	80006fa <__udivmoddi4+0x296>
 80006d2:	42a3      	cmp	r3, r4
 80006d4:	d911      	bls.n	80006fa <__udivmoddi4+0x296>
 80006d6:	3902      	subs	r1, #2
 80006d8:	4464      	add	r4, ip
 80006da:	1ae4      	subs	r4, r4, r3
 80006dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80006e0:	e739      	b.n	8000556 <__udivmoddi4+0xf2>
 80006e2:	4604      	mov	r4, r0
 80006e4:	e6f0      	b.n	80004c8 <__udivmoddi4+0x64>
 80006e6:	4608      	mov	r0, r1
 80006e8:	e706      	b.n	80004f8 <__udivmoddi4+0x94>
 80006ea:	45c8      	cmp	r8, r9
 80006ec:	d2ae      	bcs.n	800064c <__udivmoddi4+0x1e8>
 80006ee:	ebb9 0e02 	subs.w	lr, r9, r2
 80006f2:	eb63 0c07 	sbc.w	ip, r3, r7
 80006f6:	3801      	subs	r0, #1
 80006f8:	e7a8      	b.n	800064c <__udivmoddi4+0x1e8>
 80006fa:	4631      	mov	r1, r6
 80006fc:	e7ed      	b.n	80006da <__udivmoddi4+0x276>
 80006fe:	4603      	mov	r3, r0
 8000700:	e799      	b.n	8000636 <__udivmoddi4+0x1d2>
 8000702:	4630      	mov	r0, r6
 8000704:	e7d4      	b.n	80006b0 <__udivmoddi4+0x24c>
 8000706:	46d6      	mov	lr, sl
 8000708:	e77f      	b.n	800060a <__udivmoddi4+0x1a6>
 800070a:	4463      	add	r3, ip
 800070c:	3802      	subs	r0, #2
 800070e:	e74d      	b.n	80005ac <__udivmoddi4+0x148>
 8000710:	4606      	mov	r6, r0
 8000712:	4623      	mov	r3, r4
 8000714:	4608      	mov	r0, r1
 8000716:	e70f      	b.n	8000538 <__udivmoddi4+0xd4>
 8000718:	3e02      	subs	r6, #2
 800071a:	4463      	add	r3, ip
 800071c:	e730      	b.n	8000580 <__udivmoddi4+0x11c>
 800071e:	bf00      	nop

08000720 <__aeabi_idiv0>:
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop

08000724 <MovingAverage_Init>:
#include "MA.h"

void MovingAverage_Init(MovingAverage_t *ma, uint16_t size){
    if (size == 0 || size > MOVING_AVG_MAX_SIZE)
 8000724:	1e4a      	subs	r2, r1, #1
        size = MOVING_AVG_MAX_SIZE;

    ma->size = size;
 8000726:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
        size = MOVING_AVG_MAX_SIZE;
 800072a:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 800072e:	bf34      	ite	cc
 8000730:	460a      	movcc	r2, r1
 8000732:	f44f 5280 	movcs.w	r2, #4096	@ 0x1000
    ma->index = 0;
 8000736:	2100      	movs	r1, #0
    ma->count = 0;
    ma->sum = 0.0f;
 8000738:	f04f 0c00 	mov.w	ip, #0
    ma->size = size;
 800073c:	801a      	strh	r2, [r3, #0]
    ma->index = 0;
 800073e:	8059      	strh	r1, [r3, #2]
    ma->count = 0;
 8000740:	8099      	strh	r1, [r3, #4]
    ma->sum = 0.0f;
 8000742:	f8c3 c008 	str.w	ip, [r3, #8]

    for (uint16_t i = 0; i < size; i++) {
        ma->buffer[i] = 0.0f;
 8000746:	0092      	lsls	r2, r2, #2
 8000748:	f004 befa 	b.w	8005540 <memset>

0800074c <MovingAverage_Update>:
}

float MovingAverage_Update(MovingAverage_t *ma, float new_sample){

    // Odečti starou hodnotu z běžícího součtu
    ma->sum -= ma->buffer[ma->index];
 800074c:	f500 4180 	add.w	r1, r0, #16384	@ 0x4000
 8000750:	ed91 7a02 	vldr	s14, [r1, #8]
 8000754:	884b      	ldrh	r3, [r1, #2]
    // Přičti novou hodnotu
    ma->sum += new_sample;

    // Posuň index (circular)
    ma->index++;
    if (ma->index >= ma->size)
 8000756:	f8b1 c000 	ldrh.w	ip, [r1]
        ma->index = 0;

    // Zvyš počet vzorků do dosažení plné kapacity
    if (ma->count < ma->size)
 800075a:	888a      	ldrh	r2, [r1, #4]
    ma->sum -= ma->buffer[ma->index];
 800075c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8000760:	edd0 7a00 	vldr	s15, [r0]
    ma->buffer[ma->index] = new_sample;
 8000764:	ed80 0a00 	vstr	s0, [r0]
 8000768:	ee30 7a07 	vadd.f32	s14, s0, s14
    ma->index++;
 800076c:	3301      	adds	r3, #1
    ma->sum += new_sample;
 800076e:	ee37 7a67 	vsub.f32	s14, s14, s15
    ma->index++;
 8000772:	b29b      	uxth	r3, r3
        ma->index = 0;
 8000774:	4563      	cmp	r3, ip
 8000776:	bf28      	it	cs
 8000778:	2300      	movcs	r3, #0
    if (ma->count < ma->size)
 800077a:	4594      	cmp	ip, r2
    ma->sum += new_sample;
 800077c:	ed81 7a02 	vstr	s14, [r1, #8]
    if (ma->index >= ma->size)
 8000780:	804b      	strh	r3, [r1, #2]
    if (ma->count < ma->size)
 8000782:	d902      	bls.n	800078a <MovingAverage_Update+0x3e>
        ma->count++;
 8000784:	3201      	adds	r2, #1
 8000786:	b292      	uxth	r2, r2
 8000788:	808a      	strh	r2, [r1, #4]

    // Vrať aktuální průměr
    return (ma->sum / ma->count);
 800078a:	ee07 2a90 	vmov	s15, r2
 800078e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
}
 8000792:	ee87 0a00 	vdiv.f32	s0, s14, s0
 8000796:	4770      	bx	lr

08000798 <MovingAverage_SetSize>:
    return (ma->sum / ma->count);
}

void MovingAverage_SetSize(MovingAverage_t *ma, uint16_t new_size)
{
    if (!ma) return;
 8000798:	2800      	cmp	r0, #0
 800079a:	f000 8082 	beq.w	80008a2 <MovingAverage_SetSize+0x10a>
{
 800079e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (new_size == 0 || new_size > MOVING_AVG_MAX_SIZE)
        new_size = MOVING_AVG_MAX_SIZE;

    // Přepočítej součet podle nového okna
    float new_sum = 0.0f;
    uint16_t valid_samples = (ma->count < new_size) ? ma->count : new_size;
 80007a2:	f500 4a80 	add.w	sl, r0, #16384	@ 0x4000
    if (new_size == 0 || new_size > MOVING_AVG_MAX_SIZE)
 80007a6:	1e4b      	subs	r3, r1, #1
    uint16_t valid_samples = (ma->count < new_size) ? ma->count : new_size;
 80007a8:	f8ba 8004 	ldrh.w	r8, [sl, #4]

    // Aktualizace parametrů
    ma->size = new_size;
    ma->count = valid_samples;
    ma->sum = new_sum;
    if (ma->index >= new_size)
 80007ac:	f8ba b002 	ldrh.w	fp, [sl, #2]
        new_size = MOVING_AVG_MAX_SIZE;
 80007b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80007b4:	bf28      	it	cs
 80007b6:	f44f 5180 	movcs.w	r1, #4096	@ 0x1000
    uint16_t valid_samples = (ma->count < new_size) ? ma->count : new_size;
 80007ba:	4588      	cmp	r8, r1
 80007bc:	bf28      	it	cs
 80007be:	4688      	movcs	r8, r1
    for (uint16_t i = 0; i < valid_samples; i++) {
 80007c0:	f1b8 0f00 	cmp.w	r8, #0
 80007c4:	d061      	beq.n	800088a <MovingAverage_SetSize+0xf2>
        int16_t pos = (ma->index + ma->size - 1 - i);
 80007c6:	f8ba 4000 	ldrh.w	r4, [sl]
    float new_sum = 0.0f;
 80007ca:	eddf 7a36 	vldr	s15, [pc, #216]	@ 80008a4 <MovingAverage_SetSize+0x10c>
        int16_t pos = (ma->index + ma->size - 1 - i);
 80007ce:	eb04 030b 	add.w	r3, r4, fp
 80007d2:	3b01      	subs	r3, #1
 80007d4:	b29b      	uxth	r3, r3
 80007d6:	f10b 3cff 	add.w	ip, fp, #4294967295
 80007da:	eba3 0908 	sub.w	r9, r3, r8
 80007de:	fa1f fc8c 	uxth.w	ip, ip
 80007e2:	fa1f f989 	uxth.w	r9, r9
 80007e6:	fa0f fe83 	sxth.w	lr, r3
        if (pos >= ma->size) pos -= ma->size;
 80007ea:	4574      	cmp	r4, lr
 80007ec:	bfd6      	itet	le
 80007ee:	4662      	movle	r2, ip
        int16_t pos = (ma->index + ma->size - 1 - i);
 80007f0:	461a      	movgt	r2, r3
        if (pos >= ma->size) pos -= ma->size;
 80007f2:	fa0f fe8c 	sxthle.w	lr, ip
        if (pos < 0) pos += ma->size;
 80007f6:	4422      	add	r2, r4
        new_sum += ma->buffer[pos];
 80007f8:	b212      	sxth	r2, r2
        if (pos < 0) pos += ma->size;
 80007fa:	f1be 0f00 	cmp.w	lr, #0
        new_sum += ma->buffer[pos];
 80007fe:	eb00 078e 	add.w	r7, r0, lr, lsl #2
 8000802:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    for (uint16_t i = 0; i < valid_samples; i++) {
 8000806:	f103 36ff 	add.w	r6, r3, #4294967295
 800080a:	f10c 35ff 	add.w	r5, ip, #4294967295
        if (pos < 0) pos += ma->size;
 800080e:	db25      	blt.n	800085c <MovingAverage_SetSize+0xc4>
        new_sum += ma->buffer[pos];
 8000810:	ed97 7a00 	vldr	s14, [r7]
    for (uint16_t i = 0; i < valid_samples; i++) {
 8000814:	b2b3      	uxth	r3, r6
 8000816:	4599      	cmp	r9, r3
        new_sum += ma->buffer[pos];
 8000818:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (uint16_t i = 0; i < valid_samples; i++) {
 800081c:	fa1f fc85 	uxth.w	ip, r5
 8000820:	d1e1      	bne.n	80007e6 <MovingAverage_SetSize+0x4e>
    if (ma->index >= new_size)
 8000822:	4559      	cmp	r1, fp
    ma->size = new_size;
 8000824:	f8aa 1000 	strh.w	r1, [sl]
    ma->count = valid_samples;
 8000828:	f8aa 8004 	strh.w	r8, [sl, #4]
    ma->sum = new_sum;
 800082c:	edca 7a02 	vstr	s15, [sl, #8]
    if (ma->index >= new_size)
 8000830:	d925      	bls.n	800087e <MovingAverage_SetSize+0xe6>
        ma->index = 0;

    // Vyčisti zbytek bufferu
    for (uint16_t i = valid_samples; i < new_size; i++) {
 8000832:	4541      	cmp	r1, r8
 8000834:	d927      	bls.n	8000886 <MovingAverage_SetSize+0xee>
        ma->buffer[i] = 0.0f;
 8000836:	1e4a      	subs	r2, r1, #1
 8000838:	eba2 0208 	sub.w	r2, r2, r8
 800083c:	b292      	uxth	r2, r2
 800083e:	f108 0301 	add.w	r3, r8, #1
 8000842:	3201      	adds	r2, #1
 8000844:	0092      	lsls	r2, r2, #2
 8000846:	b29b      	uxth	r3, r3
 8000848:	4299      	cmp	r1, r3
 800084a:	bf38      	it	cc
 800084c:	2204      	movcc	r2, #4
 800084e:	eb00 0088 	add.w	r0, r0, r8, lsl #2
 8000852:	2100      	movs	r1, #0
    }
}
 8000854:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        ma->buffer[i] = 0.0f;
 8000858:	f004 be72 	b.w	8005540 <memset>
        new_sum += ma->buffer[pos];
 800085c:	ed92 7a00 	vldr	s14, [r2]
    for (uint16_t i = 0; i < valid_samples; i++) {
 8000860:	b2b3      	uxth	r3, r6
 8000862:	454b      	cmp	r3, r9
        new_sum += ma->buffer[pos];
 8000864:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (uint16_t i = 0; i < valid_samples; i++) {
 8000868:	fa1f fc85 	uxth.w	ip, r5
 800086c:	d1bb      	bne.n	80007e6 <MovingAverage_SetSize+0x4e>
    if (ma->index >= new_size)
 800086e:	4559      	cmp	r1, fp
    ma->size = new_size;
 8000870:	f8aa 1000 	strh.w	r1, [sl]
    ma->count = valid_samples;
 8000874:	f8aa 8004 	strh.w	r8, [sl, #4]
    ma->sum = new_sum;
 8000878:	edca 7a02 	vstr	s15, [sl, #8]
    if (ma->index >= new_size)
 800087c:	d8d9      	bhi.n	8000832 <MovingAverage_SetSize+0x9a>
        ma->index = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	f8aa 3002 	strh.w	r3, [sl, #2]
 8000884:	e7d5      	b.n	8000832 <MovingAverage_SetSize+0x9a>
}
 8000886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ma->sum = new_sum;
 800088a:	2300      	movs	r3, #0
    if (ma->index >= new_size)
 800088c:	4559      	cmp	r1, fp
    ma->size = new_size;
 800088e:	f8aa 1000 	strh.w	r1, [sl]
    ma->count = valid_samples;
 8000892:	f8aa 8004 	strh.w	r8, [sl, #4]
    ma->sum = new_sum;
 8000896:	f8ca 3008 	str.w	r3, [sl, #8]
    if (ma->index >= new_size)
 800089a:	d8cc      	bhi.n	8000836 <MovingAverage_SetSize+0x9e>
        ma->index = 0;
 800089c:	f8aa 8002 	strh.w	r8, [sl, #2]
    for (uint16_t i = valid_samples; i < new_size; i++) {
 80008a0:	e7c9      	b.n	8000836 <MovingAverage_SetSize+0x9e>
 80008a2:	4770      	bx	lr
 80008a4:	00000000 	.word	0x00000000

080008a8 <printNumToBuff.constprop.1>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	uartDmaFlag  = 0;
	uartTxCt=200;
}

uint8_t printNumToBuff(uint8_t offset, uint8_t *buff, int32_t val, uint8_t dig, uint8_t signs) {
 80008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t pos = offset;
	uint8_t i = 0;
	uint8_t digits[40];

	if (val < 0) {
 80008aa:	2900      	cmp	r1, #0
		val *= -1;
		*(buff+pos) = '-';
		pos++;
 80008ac:	f100 0e01 	add.w	lr, r0, #1
		*(buff+pos) = '-';
 80008b0:	4c21      	ldr	r4, [pc, #132]	@ (8000938 <printNumToBuff.constprop.1+0x90>)
uint8_t printNumToBuff(uint8_t offset, uint8_t *buff, int32_t val, uint8_t dig, uint8_t signs) {
 80008b2:	b08b      	sub	sp, #44	@ 0x2c
		pos++;
 80008b4:	fa5f fe8e 	uxtb.w	lr, lr
	if (val < 0) {
 80008b8:	db2d      	blt.n	8000916 <printNumToBuff.constprop.1+0x6e>
		*(buff+pos) = '-';
 80008ba:	f04f 032b 	mov.w	r3, #43	@ 0x2b
 80008be:	5423      	strb	r3, [r4, r0]
			i++;
		}
		for (uint8_t x = dig; x > 0; x--) {
			if (i < x) {
				*(buff+pos) = '0';
				pos++;
 80008c0:	f100 0002 	add.w	r0, r0, #2
				*(buff+pos) = '0';
 80008c4:	eb04 070e 	add.w	r7, r4, lr
				pos++;
 80008c8:	b2c0      	uxtb	r0, r0
		while (val > 0) {
 80008ca:	d030      	beq.n	800092e <printNumToBuff.constprop.1+0x86>
			digits[i] = val % 10;
 80008cc:	4e1b      	ldr	r6, [pc, #108]	@ (800093c <printNumToBuff.constprop.1+0x94>)
uint8_t printNumToBuff(uint8_t offset, uint8_t *buff, int32_t val, uint8_t dig, uint8_t signs) {
 80008ce:	2200      	movs	r2, #0
			digits[i] = val % 10;
 80008d0:	fba6 5301 	umull	r5, r3, r6, r1
 80008d4:	08db      	lsrs	r3, r3, #3
 80008d6:	f102 0528 	add.w	r5, r2, #40	@ 0x28
 80008da:	446d      	add	r5, sp
 80008dc:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 80008e0:	eba1 014c 	sub.w	r1, r1, ip, lsl #1
			i++;
 80008e4:	3201      	adds	r2, #1
			digits[i] = val % 10;
 80008e6:	f805 1c28 	strb.w	r1, [r5, #-40]
			i++;
 80008ea:	b2d2      	uxtb	r2, r2
		while (val > 0) {
 80008ec:	4619      	mov	r1, r3
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d1ee      	bne.n	80008d0 <printNumToBuff.constprop.1+0x28>
			if (i < x) {
 80008f2:	b1c2      	cbz	r2, 8000926 <printNumToBuff.constprop.1+0x7e>
			}
		}
		for (uint8_t x = 0; x < i; x++) {
 80008f4:	466d      	mov	r5, sp
 80008f6:	18a8      	adds	r0, r5, r2
			if (i < x) {
 80008f8:	4671      	mov	r1, lr
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 80008fa:	f810 3d01 	ldrb.w	r3, [r0, #-1]!
			pos++;
 80008fe:	f101 0c01 	add.w	ip, r1, #1
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 8000902:	3330      	adds	r3, #48	@ 0x30
		for (uint8_t x = 0; x < i; x++) {
 8000904:	4285      	cmp	r5, r0
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 8000906:	5463      	strb	r3, [r4, r1]
			pos++;
 8000908:	fa5f f18c 	uxtb.w	r1, ip
		for (uint8_t x = 0; x < i; x++) {
 800090c:	d1f5      	bne.n	80008fa <printNumToBuff.constprop.1+0x52>
			pos++;
 800090e:	4472      	add	r2, lr
 8000910:	b2d0      	uxtb	r0, r2
		}
		return pos;
}
 8000912:	b00b      	add	sp, #44	@ 0x2c
 8000914:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*(buff+pos) = '-';
 8000916:	232d      	movs	r3, #45	@ 0x2d
 8000918:	5423      	strb	r3, [r4, r0]
				pos++;
 800091a:	3002      	adds	r0, #2
		val *= -1;
 800091c:	4249      	negs	r1, r1
				*(buff+pos) = '0';
 800091e:	eb04 070e 	add.w	r7, r4, lr
				pos++;
 8000922:	b2c0      	uxtb	r0, r0
 8000924:	e7d2      	b.n	80008cc <printNumToBuff.constprop.1+0x24>
				*(buff+pos) = '0';
 8000926:	2330      	movs	r3, #48	@ 0x30
 8000928:	703b      	strb	r3, [r7, #0]
}
 800092a:	b00b      	add	sp, #44	@ 0x2c
 800092c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				*(buff+pos) = '0';
 800092e:	2330      	movs	r3, #48	@ 0x30
 8000930:	f804 300e 	strb.w	r3, [r4, lr]
}
 8000934:	b00b      	add	sp, #44	@ 0x2c
 8000936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000938:	20000000 	.word	0x20000000
 800093c:	cccccccd 	.word	0xcccccccd

08000940 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uartRxCt=200;
 8000944:	4950      	ldr	r1, [pc, #320]	@ (8000a88 <HAL_UART_RxCpltCallback+0x148>)
	Integrator_1 =0;
 8000946:	4e51      	ldr	r6, [pc, #324]	@ (8000a8c <HAL_UART_RxCpltCallback+0x14c>)
	Integrator_2 =0;
 8000948:	4d51      	ldr	r5, [pc, #324]	@ (8000a90 <HAL_UART_RxCpltCallback+0x150>)
	Integrator_3 =0;
 800094a:	4c52      	ldr	r4, [pc, #328]	@ (8000a94 <HAL_UART_RxCpltCallback+0x154>)
	Integrator_1 =0;
 800094c:	2300      	movs	r3, #0
 800094e:	2200      	movs	r2, #0
	uartRxCt=200;
 8000950:	20c8      	movs	r0, #200	@ 0xc8
 8000952:	6008      	str	r0, [r1, #0]
	Integrator_1 =0;
 8000954:	e9c6 2300 	strd	r2, r3, [r6]
	Integrator_2 =0;
 8000958:	e9c5 2300 	strd	r2, r3, [r5]
	Integrator_3 =0;
 800095c:	e9c4 2300 	strd	r2, r3, [r4]
	switch(rxData){
 8000960:	4b4d      	ldr	r3, [pc, #308]	@ (8000a98 <HAL_UART_RxCpltCallback+0x158>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	3b68      	subs	r3, #104	@ 0x68
 8000966:	2b0c      	cmp	r3, #12
 8000968:	d80f      	bhi.n	800098a <HAL_UART_RxCpltCallback+0x4a>
 800096a:	e8df f003 	tbb	[pc, r3]
 800096e:	463f      	.short	0x463f
 8000970:	625b544d 	.word	0x625b544d
 8000974:	0e0e726a 	.word	0x0e0e726a
 8000978:	847a      	.short	0x847a
 800097a:	07          	.byte	0x07
 800097b:	00          	.byte	0x00
		case 't': mode = TRACKmode; htim4.Instance->ARR = 19; break; // 50kHz
 800097c:	4b47      	ldr	r3, [pc, #284]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 800097e:	2206      	movs	r2, #6
 8000980:	701a      	strb	r2, [r3, #0]
 8000982:	4b47      	ldr	r3, [pc, #284]	@ (8000aa0 <HAL_UART_RxCpltCallback+0x160>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	2213      	movs	r2, #19
 8000988:	62da      	str	r2, [r3, #44]	@ 0x2c
 800098a:	4b46      	ldr	r3, [pc, #280]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
	if(lastDecRatio != decRatio){
 800098c:	4a46      	ldr	r2, [pc, #280]	@ (8000aa8 <HAL_UART_RxCpltCallback+0x168>)
 800098e:	6810      	ldr	r0, [r2, #0]
 8000990:	6819      	ldr	r1, [r3, #0]
 8000992:	4288      	cmp	r0, r1
 8000994:	d023      	beq.n	80009de <HAL_UART_RxCpltCallback+0x9e>
		lastDecRatio = decRatio;
 8000996:	6819      	ldr	r1, [r3, #0]
 8000998:	6011      	str	r1, [r2, #0]
		MovingAverage_SetSize(&ma_filter, decRatio);
 800099a:	6819      	ldr	r1, [r3, #0]
 800099c:	4843      	ldr	r0, [pc, #268]	@ (8000aac <HAL_UART_RxCpltCallback+0x16c>)
	diff_1  = 0;
 800099e:	f8df 8120 	ldr.w	r8, [pc, #288]	@ 8000ac0 <HAL_UART_RxCpltCallback+0x180>
	diff_1_d = 0;
 80009a2:	4f43      	ldr	r7, [pc, #268]	@ (8000ab0 <HAL_UART_RxCpltCallback+0x170>)
		MovingAverage_SetSize(&ma_filter, decRatio);
 80009a4:	b289      	uxth	r1, r1
 80009a6:	f7ff fef7 	bl	8000798 <MovingAverage_SetSize>
	diff_3 = 0;
 80009aa:	f8df e118 	ldr.w	lr, [pc, #280]	@ 8000ac4 <HAL_UART_RxCpltCallback+0x184>
	diff_2 = 0;
 80009ae:	f8df c118 	ldr.w	ip, [pc, #280]	@ 8000ac8 <HAL_UART_RxCpltCallback+0x188>
	diff_2_d = 0;
 80009b2:	4840      	ldr	r0, [pc, #256]	@ (8000ab4 <HAL_UART_RxCpltCallback+0x174>)
	Integrator_3_d2 = 0;
 80009b4:	4940      	ldr	r1, [pc, #256]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x178>)
	diff_1  = 0;
 80009b6:	2200      	movs	r2, #0
 80009b8:	2300      	movs	r3, #0
 80009ba:	e9c8 2300 	strd	r2, r3, [r8]
	diff_3 = 0;
 80009be:	e9ce 2300 	strd	r2, r3, [lr]
	diff_2 = 0;
 80009c2:	e9cc 2300 	strd	r2, r3, [ip]
	diff_1_d = 0;
 80009c6:	e9c7 2300 	strd	r2, r3, [r7]
	diff_2_d = 0;
 80009ca:	e9c0 2300 	strd	r2, r3, [r0]
	Integrator_1 = 0;
 80009ce:	e9c6 2300 	strd	r2, r3, [r6]
	Integrator_2 = 0;
 80009d2:	e9c5 2300 	strd	r2, r3, [r5]
	Integrator_3 = 0;
 80009d6:	e9c4 2300 	strd	r2, r3, [r4]
	Integrator_3_d2 = 0;
 80009da:	e9c1 2300 	strd	r2, r3, [r1]
}
 80009de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	  UART_Start_Receive_IT(&huart1, (uint8_t*)&rxData, 1);
 80009e2:	492d      	ldr	r1, [pc, #180]	@ (8000a98 <HAL_UART_RxCpltCallback+0x158>)
 80009e4:	4835      	ldr	r0, [pc, #212]	@ (8000abc <HAL_UART_RxCpltCallback+0x17c>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	f004 bc64 	b.w	80052b4 <UART_Start_Receive_IT>
		case 'h': mode = SARmode; decRatio = 1;    break; // SAR 0 0 ... up to 5 kHz
 80009ec:	4b2b      	ldr	r3, [pc, #172]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 80009ee:	2203      	movs	r2, #3
 80009f0:	701a      	strb	r2, [r3, #0]
 80009f2:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	e7c8      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'i': mode = RAWmode; decRatio = 1;    break; // RAW (1/0) ... up to 50 kHz
 80009fa:	4b28      	ldr	r3, [pc, #160]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 80009fc:	2204      	movs	r2, #4
 80009fe:	701a      	strb	r2, [r3, #0]
 8000a00:	4b28      	ldr	r3, [pc, #160]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	e7c1      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'j': mode = SINCmode; decRatio = 32;   break; // SAR SINC MA ... up to 100kHz
 8000a08:	4b24      	ldr	r3, [pc, #144]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a0a:	2205      	movs	r2, #5
 8000a0c:	701a      	strb	r2, [r3, #0]
 8000a0e:	4b25      	ldr	r3, [pc, #148]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a10:	2220      	movs	r2, #32
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	e7ba      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'k': mode = SINCmode; decRatio = 64;   break; // SAR SINC MA ... up to 100kHz
 8000a16:	4b21      	ldr	r3, [pc, #132]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a18:	2205      	movs	r2, #5
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	4b21      	ldr	r3, [pc, #132]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a1e:	2240      	movs	r2, #64	@ 0x40
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	e7b3      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'l': mode = SINCmode; decRatio = 128;  break; // SAR SINC MA ... up to 100kHz
 8000a24:	4b1d      	ldr	r3, [pc, #116]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a26:	2205      	movs	r2, #5
 8000a28:	701a      	strb	r2, [r3, #0]
 8000a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a2c:	2280      	movs	r2, #128	@ 0x80
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	e7ac      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'm': mode = SINCmode; decRatio = 256;  break; // SAR SINC MA ... up to 100kHz
 8000a32:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a34:	2205      	movs	r2, #5
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	e7a4      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'n': mode = SINCmode; decRatio = 512;  break; // SAR SINC MA ... up to 100kHz
 8000a42:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a44:	2205      	movs	r2, #5
 8000a46:	701a      	strb	r2, [r3, #0]
 8000a48:	4b16      	ldr	r3, [pc, #88]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	e79c      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'o': mode = SINCmode; decRatio = 1024; break; // SAR SINC MA ... up to 100kHz
 8000a52:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a54:	2205      	movs	r2, #5
 8000a56:	701a      	strb	r2, [r3, #0]
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	e794      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 'r': mode = TRACKmode; htim4.Instance->ARR = 999; break; // 1kHz
 8000a62:	4b0e      	ldr	r3, [pc, #56]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a64:	2206      	movs	r2, #6
 8000a66:	701a      	strb	r2, [r3, #0]
 8000a68:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa0 <HAL_UART_RxCpltCallback+0x160>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a72:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a74:	e78a      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
		case 's': mode = TRACKmode; htim4.Instance->ARR = 99; break; // 10kHz
 8000a76:	4b09      	ldr	r3, [pc, #36]	@ (8000a9c <HAL_UART_RxCpltCallback+0x15c>)
 8000a78:	2206      	movs	r2, #6
 8000a7a:	701a      	strb	r2, [r3, #0]
 8000a7c:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <HAL_UART_RxCpltCallback+0x160>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2263      	movs	r2, #99	@ 0x63
 8000a82:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a84:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x164>)
 8000a86:	e781      	b.n	800098c <HAL_UART_RxCpltCallback+0x4c>
 8000a88:	200040cc 	.word	0x200040cc
 8000a8c:	20004110 	.word	0x20004110
 8000a90:	20004108 	.word	0x20004108
 8000a94:	20004100 	.word	0x20004100
 8000a98:	20004118 	.word	0x20004118
 8000a9c:	20004119 	.word	0x20004119
 8000aa0:	2000422c 	.word	0x2000422c
 8000aa4:	20000080 	.word	0x20000080
 8000aa8:	200000ac 	.word	0x200000ac
 8000aac:	200000b0 	.word	0x200000b0
 8000ab0:	200040d8 	.word	0x200040d8
 8000ab4:	200040d0 	.word	0x200040d0
 8000ab8:	200040f8 	.word	0x200040f8
 8000abc:	20004198 	.word	0x20004198
 8000ac0:	200040f0 	.word	0x200040f0
 8000ac4:	200040e0 	.word	0x200040e0
 8000ac8:	200040e8 	.word	0x200040e8

08000acc <EXTI3_IRQHandler>:
	if(__HAL_GPIO_EXTI_GET_IT(SD_CLK_Pin) != 0x00u) {
 8000acc:	4b7c      	ldr	r3, [pc, #496]	@ (8000cc0 <EXTI3_IRQHandler+0x1f4>)
 8000ace:	695a      	ldr	r2, [r3, #20]
 8000ad0:	0712      	lsls	r2, r2, #28
 8000ad2:	d510      	bpl.n	8000af6 <EXTI3_IRQHandler+0x2a>
void EXTI3_IRQHandler(void){
 8000ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	    if(mode!=RAWmode){
 8000ad8:	4a7a      	ldr	r2, [pc, #488]	@ (8000cc4 <EXTI3_IRQHandler+0x1f8>)
	    __HAL_GPIO_EXTI_CLEAR_IT(SD_CLK_Pin);
 8000ada:	2108      	movs	r1, #8
 8000adc:	6159      	str	r1, [r3, #20]
	    if(mode!=RAWmode){
 8000ade:	7813      	ldrb	r3, [r2, #0]
 8000ae0:	2b04      	cmp	r3, #4
void EXTI3_IRQHandler(void){
 8000ae2:	b083      	sub	sp, #12
	    if(mode!=RAWmode){
 8000ae4:	d008      	beq.n	8000af8 <EXTI3_IRQHandler+0x2c>
    	if(mode!=SARmode){
 8000ae6:	7813      	ldrb	r3, [r2, #0]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d067      	beq.n	8000bbc <EXTI3_IRQHandler+0xf0>
    		if(mode!=OFFmode){
 8000aec:	7813      	ldrb	r3, [r2, #0]
 8000aee:	bb4b      	cbnz	r3, 8000b44 <EXTI3_IRQHandler+0x78>
}
 8000af0:	b003      	add	sp, #12
 8000af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000af6:	4770      	bx	lr
			if (HAL_GPIO_ReadPin(SD_DOUT_GPIO_Port, SD_DOUT_Pin) == GPIO_PIN_RESET) {
 8000af8:	4873      	ldr	r0, [pc, #460]	@ (8000cc8 <EXTI3_IRQHandler+0x1fc>)
				if (uartDmaFlag == 0) {
 8000afa:	4c74      	ldr	r4, [pc, #464]	@ (8000ccc <EXTI3_IRQHandler+0x200>)
			if (HAL_GPIO_ReadPin(SD_DOUT_GPIO_Port, SD_DOUT_Pin) == GPIO_PIN_RESET) {
 8000afc:	2140      	movs	r1, #64	@ 0x40
 8000afe:	f002 fa07 	bl	8002f10 <HAL_GPIO_ReadPin>
				if (uartDmaFlag == 0) {
 8000b02:	7823      	ldrb	r3, [r4, #0]
 8000b04:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
			if (HAL_GPIO_ReadPin(SD_DOUT_GPIO_Port, SD_DOUT_Pin) == GPIO_PIN_RESET) {
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d169      	bne.n	8000be0 <EXTI3_IRQHandler+0x114>
				if (uartDmaFlag == 0) {
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d1ef      	bne.n	8000af0 <EXTI3_IRQHandler+0x24>
					dmaSize = 0;
 8000b10:	4b6f      	ldr	r3, [pc, #444]	@ (8000cd0 <EXTI3_IRQHandler+0x204>)
					*(dmaBuff + dmaSize) = '0';
 8000b12:	4970      	ldr	r1, [pc, #448]	@ (8000cd4 <EXTI3_IRQHandler+0x208>)
					dmaSize = 0;
 8000b14:	701a      	strb	r2, [r3, #0]
					*(dmaBuff + dmaSize) = '0';
 8000b16:	781a      	ldrb	r2, [r3, #0]
 8000b18:	2030      	movs	r0, #48	@ 0x30
					*(dmaBuff + dmaSize) = '1';
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	5488      	strb	r0, [r1, r2]
					dmaSize++;
 8000b1e:	781a      	ldrb	r2, [r3, #0]
 8000b20:	3201      	adds	r2, #1
 8000b22:	b2d2      	uxtb	r2, r2
 8000b24:	701a      	strb	r2, [r3, #0]
					*(dmaBuff + dmaSize) = '\n';
 8000b26:	781a      	ldrb	r2, [r3, #0]
 8000b28:	b2d2      	uxtb	r2, r2
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	5488      	strb	r0, [r1, r2]
					dmaSize++;
 8000b2e:	781a      	ldrb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dmaBuff, dmaSize);
 8000b30:	4869      	ldr	r0, [pc, #420]	@ (8000cd8 <EXTI3_IRQHandler+0x20c>)
					dmaSize++;
 8000b32:	3201      	adds	r2, #1
 8000b34:	b2d2      	uxtb	r2, r2
 8000b36:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dmaBuff, dmaSize);
 8000b38:	781a      	ldrb	r2, [r3, #0]
 8000b3a:	f003 fb95 	bl	8004268 <HAL_UART_Transmit_DMA>
					uartDmaFlag = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	7023      	strb	r3, [r4, #0]
}
 8000b42:	e7d5      	b.n	8000af0 <EXTI3_IRQHandler+0x24>
				if(HAL_GPIO_ReadPin(SD_DOUT_GPIO_Port, SD_DOUT_Pin)==GPIO_PIN_RESET){
 8000b44:	4860      	ldr	r0, [pc, #384]	@ (8000cc8 <EXTI3_IRQHandler+0x1fc>)
 8000b46:	2140      	movs	r1, #64	@ 0x40
 8000b48:	f002 f9e2 	bl	8002f10 <HAL_GPIO_ReadPin>
 8000b4c:	2800      	cmp	r0, #0
 8000b4e:	d04f      	beq.n	8000bf0 <EXTI3_IRQHandler+0x124>
 8000b50:	f04f 38ff 	mov.w	r8, #4294967295
 8000b54:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8000cdc <EXTI3_IRQHandler+0x210>
 8000b58:	46c2      	mov	sl, r8
		        MAoutput = MovingAverage_Update(&ma_filter, data_in*10000);
 8000b5a:	4861      	ldr	r0, [pc, #388]	@ (8000ce0 <EXTI3_IRQHandler+0x214>)
 8000b5c:	f7ff fdf6 	bl	800074c <MovingAverage_Update>
 8000b60:	4b60      	ldr	r3, [pc, #384]	@ (8000ce4 <EXTI3_IRQHandler+0x218>)
				if(clockCounter<(decRatio-1)){
 8000b62:	4961      	ldr	r1, [pc, #388]	@ (8000ce8 <EXTI3_IRQHandler+0x21c>)
		        MAoutput = MovingAverage_Update(&ma_filter, data_in*10000);
 8000b64:	ed83 0a00 	vstr	s0, [r3]
				if(clockCounter<(decRatio-1)){
 8000b68:	4b60      	ldr	r3, [pc, #384]	@ (8000cec <EXTI3_IRQHandler+0x220>)
 8000b6a:	880a      	ldrh	r2, [r1, #0]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	b292      	uxth	r2, r2
 8000b70:	3b01      	subs	r3, #1
 8000b72:	429a      	cmp	r2, r3
 8000b74:	da42      	bge.n	8000bfc <EXTI3_IRQHandler+0x130>
					clockCounter++;
 8000b76:	880b      	ldrh	r3, [r1, #0]
 8000b78:	f8df 91a4 	ldr.w	r9, [pc, #420]	@ 8000d20 <EXTI3_IRQHandler+0x254>
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	800b      	strh	r3, [r1, #0]
				Integrator_3 += Integrator_2;
 8000b82:	485b      	ldr	r0, [pc, #364]	@ (8000cf0 <EXTI3_IRQHandler+0x224>)
				Integrator_2 += Integrator_1;
 8000b84:	495b      	ldr	r1, [pc, #364]	@ (8000cf4 <EXTI3_IRQHandler+0x228>)
				Integrator_3 += Integrator_2;
 8000b86:	e9d0 6700 	ldrd	r6, r7, [r0]
 8000b8a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8000b8e:	1994      	adds	r4, r2, r6
 8000b90:	eb43 0507 	adc.w	r5, r3, r7
 8000b94:	e9c9 4500 	strd	r4, r5, [r9]
				Integrator_2 += Integrator_1;
 8000b98:	e9d1 6700 	ldrd	r6, r7, [r1]
 8000b9c:	e9d0 2300 	ldrd	r2, r3, [r0]
 8000ba0:	1994      	adds	r4, r2, r6
 8000ba2:	eb43 0507 	adc.w	r5, r3, r7
 8000ba6:	e9c0 4500 	strd	r4, r5, [r0]
				Integrator_1 += data_in;
 8000baa:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000bae:	eb12 0408 	adds.w	r4, r2, r8
 8000bb2:	eb4a 0503 	adc.w	r5, sl, r3
 8000bb6:	e9c1 4500 	strd	r4, r5, [r1]
 8000bba:	e799      	b.n	8000af0 <EXTI3_IRQHandler+0x24>
			actFirValDec = 0;
 8000bbc:	484e      	ldr	r0, [pc, #312]	@ (8000cf8 <EXTI3_IRQHandler+0x22c>)
			sendFlag = 1;
 8000bbe:	4b4f      	ldr	r3, [pc, #316]	@ (8000cfc <EXTI3_IRQHandler+0x230>)
			outValue = 0;
 8000bc0:	4a4f      	ldr	r2, [pc, #316]	@ (8000d00 <EXTI3_IRQHandler+0x234>)
			actFirValDec = 0;
 8000bc2:	2400      	movs	r4, #0
 8000bc4:	6004      	str	r4, [r0, #0]
			outValue = 0;
 8000bc6:	2100      	movs	r1, #0
    		if(adcRunning==0){
 8000bc8:	4c4e      	ldr	r4, [pc, #312]	@ (8000d04 <EXTI3_IRQHandler+0x238>)
			outValue = 0;
 8000bca:	6011      	str	r1, [r2, #0]
			sendFlag = 1;
 8000bcc:	2501      	movs	r5, #1
 8000bce:	701d      	strb	r5, [r3, #0]
    		if(adcRunning==0){
 8000bd0:	7823      	ldrb	r3, [r4, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d18c      	bne.n	8000af0 <EXTI3_IRQHandler+0x24>
    	 	  HAL_ADC_Start_IT(&hadc1);
 8000bd6:	484c      	ldr	r0, [pc, #304]	@ (8000d08 <EXTI3_IRQHandler+0x23c>)
 8000bd8:	f001 fc50 	bl	800247c <HAL_ADC_Start_IT>
    	 	  adcRunning = 1;
 8000bdc:	7025      	strb	r5, [r4, #0]
 8000bde:	e787      	b.n	8000af0 <EXTI3_IRQHandler+0x24>
				if (uartDmaFlag == 0) {
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d185      	bne.n	8000af0 <EXTI3_IRQHandler+0x24>
					dmaSize = 0;
 8000be4:	4b3a      	ldr	r3, [pc, #232]	@ (8000cd0 <EXTI3_IRQHandler+0x204>)
					*(dmaBuff + dmaSize) = '1';
 8000be6:	493b      	ldr	r1, [pc, #236]	@ (8000cd4 <EXTI3_IRQHandler+0x208>)
					dmaSize = 0;
 8000be8:	701a      	strb	r2, [r3, #0]
					*(dmaBuff + dmaSize) = '1';
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	2031      	movs	r0, #49	@ 0x31
 8000bee:	e794      	b.n	8000b1a <EXTI3_IRQHandler+0x4e>
				if(HAL_GPIO_ReadPin(SD_DOUT_GPIO_Port, SD_DOUT_Pin)==GPIO_PIN_RESET){
 8000bf0:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 8000d0c <EXTI3_IRQHandler+0x240>
 8000bf4:	f04f 0801 	mov.w	r8, #1
 8000bf8:	4682      	mov	sl, r0
 8000bfa:	e7ae      	b.n	8000b5a <EXTI3_IRQHandler+0x8e>
					diff_3 = diff_2 - diff_2_d;
 8000bfc:	4f44      	ldr	r7, [pc, #272]	@ (8000d10 <EXTI3_IRQHandler+0x244>)
 8000bfe:	f8df b124 	ldr.w	fp, [pc, #292]	@ 8000d24 <EXTI3_IRQHandler+0x258>
					diff_2 = diff_1 - diff_1_d;
 8000c02:	4e44      	ldr	r6, [pc, #272]	@ (8000d14 <EXTI3_IRQHandler+0x248>)
 8000c04:	f8df c120 	ldr.w	ip, [pc, #288]	@ 8000d28 <EXTI3_IRQHandler+0x25c>
					diff_1 = Integrator_3 - Integrator_3_d2;
 8000c08:	f8df e120 	ldr.w	lr, [pc, #288]	@ 8000d2c <EXTI3_IRQHandler+0x260>
 8000c0c:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 8000d20 <EXTI3_IRQHandler+0x254>
					clockCounter=0;
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	800b      	strh	r3, [r1, #0]
					diff_3 = diff_2 - diff_2_d;
 8000c16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8000c1a:	e9db 0100 	ldrd	r0, r1, [fp]
 8000c1e:	1a22      	subs	r2, r4, r0
 8000c20:	eb65 0301 	sbc.w	r3, r5, r1
 8000c24:	493c      	ldr	r1, [pc, #240]	@ (8000d18 <EXTI3_IRQHandler+0x24c>)
					diff_2 = diff_1 - diff_1_d;
 8000c26:	2400      	movs	r4, #0
 8000c28:	2500      	movs	r5, #0
					diff_3 = diff_2 - diff_2_d;
 8000c2a:	e9c1 2300 	strd	r2, r3, [r1]
					diff_1 = Integrator_3 - Integrator_3_d2;
 8000c2e:	4622      	mov	r2, r4
 8000c30:	462b      	mov	r3, r5
 8000c32:	e9cd 2300 	strd	r2, r3, [sp]
					diff_2_d = diff_2;
 8000c36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000c3a:	e9cb 2300 	strd	r2, r3, [fp]
					diff_2 = diff_1 - diff_1_d;
 8000c3e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8000c42:	e9dc 2300 	ldrd	r2, r3, [ip]
 8000c46:	1a84      	subs	r4, r0, r2
 8000c48:	eb61 0503 	sbc.w	r5, r1, r3
 8000c4c:	e9c7 4500 	strd	r4, r5, [r7]
					diff_1_d = diff_1;
 8000c50:	e9d6 2300 	ldrd	r2, r3, [r6]
 8000c54:	e9cc 2300 	strd	r2, r3, [ip]
					diff_1 = Integrator_3 - Integrator_3_d2;
 8000c58:	e9d9 0100 	ldrd	r0, r1, [r9]
 8000c5c:	e9de 2300 	ldrd	r2, r3, [lr]
 8000c60:	1a84      	subs	r4, r0, r2
 8000c62:	eb61 0303 	sbc.w	r3, r1, r3
 8000c66:	9400      	str	r4, [sp, #0]
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	e9dd 3400 	ldrd	r3, r4, [sp]
 8000c6e:	e9c6 3400 	strd	r3, r4, [r6]
					Integrator_3_d2 = Integrator_3;
 8000c72:	e9d9 2300 	ldrd	r2, r3, [r9]
 8000c76:	e9ce 2300 	strd	r2, r3, [lr]
					outValue = diff_3*10000.0f;
 8000c7a:	4927      	ldr	r1, [pc, #156]	@ (8000d18 <EXTI3_IRQHandler+0x24c>)
 8000c7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000c80:	f7ff fb9a 	bl	80003b8 <__aeabi_l2f>
 8000c84:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000d0c <EXTI3_IRQHandler+0x240>
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <EXTI3_IRQHandler+0x234>)
 8000c8a:	ee07 0a90 	vmov	s15, r0
 8000c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
					accValue = 0;
 8000c92:	2200      	movs	r2, #0
					outValue = diff_3*10000.0f;
 8000c94:	edc3 7a00 	vstr	s15, [r3]
					accValue = 0;
 8000c98:	4b20      	ldr	r3, [pc, #128]	@ (8000d1c <EXTI3_IRQHandler+0x250>)
 8000c9a:	601a      	str	r2, [r3, #0]
					sendFlag = 1;
 8000c9c:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <EXTI3_IRQHandler+0x230>)
 8000c9e:	f04f 0201 	mov.w	r2, #1
 8000ca2:	701a      	strb	r2, [r3, #0]
					if(adcRunning==0){
 8000ca4:	4b17      	ldr	r3, [pc, #92]	@ (8000d04 <EXTI3_IRQHandler+0x238>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	f47f af6a 	bne.w	8000b82 <EXTI3_IRQHandler+0xb6>
						HAL_ADC_Start_IT(&hadc1);
 8000cae:	4816      	ldr	r0, [pc, #88]	@ (8000d08 <EXTI3_IRQHandler+0x23c>)
 8000cb0:	f001 fbe4 	bl	800247c <HAL_ADC_Start_IT>
						adcRunning = 1;
 8000cb4:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <EXTI3_IRQHandler+0x238>)
 8000cb6:	f04f 0201 	mov.w	r2, #1
 8000cba:	701a      	strb	r2, [r3, #0]
 8000cbc:	e761      	b.n	8000b82 <EXTI3_IRQHandler+0xb6>
 8000cbe:	bf00      	nop
 8000cc0:	40010400 	.word	0x40010400
 8000cc4:	20004119 	.word	0x20004119
 8000cc8:	48000400 	.word	0x48000400
 8000ccc:	20004131 	.word	0x20004131
 8000cd0:	20004130 	.word	0x20004130
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	20004198 	.word	0x20004198
 8000cdc:	c61c4000 	.word	0xc61c4000
 8000ce0:	200000b0 	.word	0x200000b0
 8000ce4:	200040c4 	.word	0x200040c4
 8000ce8:	20004134 	.word	0x20004134
 8000cec:	20000080 	.word	0x20000080
 8000cf0:	20004108 	.word	0x20004108
 8000cf4:	20004110 	.word	0x20004110
 8000cf8:	2000412c 	.word	0x2000412c
 8000cfc:	20004132 	.word	0x20004132
 8000d00:	20004120 	.word	0x20004120
 8000d04:	20004128 	.word	0x20004128
 8000d08:	20004324 	.word	0x20004324
 8000d0c:	461c4000 	.word	0x461c4000
 8000d10:	200040e8 	.word	0x200040e8
 8000d14:	200040f0 	.word	0x200040f0
 8000d18:	200040e0 	.word	0x200040e0
 8000d1c:	2000411c 	.word	0x2000411c
 8000d20:	20004100 	.word	0x20004100
 8000d24:	200040d0 	.word	0x200040d0
 8000d28:	200040d8 	.word	0x200040d8
 8000d2c:	200040f8 	.word	0x200040f8

08000d30 <HAL_UART_TxCpltCallback>:
	uartDmaFlag  = 0;
 8000d30:	4903      	ldr	r1, [pc, #12]	@ (8000d40 <HAL_UART_TxCpltCallback+0x10>)
	uartTxCt=200;
 8000d32:	4b04      	ldr	r3, [pc, #16]	@ (8000d44 <HAL_UART_TxCpltCallback+0x14>)
	uartDmaFlag  = 0;
 8000d34:	2000      	movs	r0, #0
	uartTxCt=200;
 8000d36:	22c8      	movs	r2, #200	@ 0xc8
	uartDmaFlag  = 0;
 8000d38:	7008      	strb	r0, [r1, #0]
	uartTxCt=200;
 8000d3a:	601a      	str	r2, [r3, #0]
}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20004131 	.word	0x20004131
 8000d44:	200040c8 	.word	0x200040c8

08000d48 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8000d48:	b508      	push	{r3, lr}
	  adcRunning = 0;
 8000d4a:	4b05      	ldr	r3, [pc, #20]	@ (8000d60 <HAL_ADC_ConvCpltCallback+0x18>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
	  actAdcVal = HAL_ADC_GetValue(hadc);
 8000d50:	f000 ffb4 	bl	8001cbc <HAL_ADC_GetValue>
 8000d54:	4903      	ldr	r1, [pc, #12]	@ (8000d64 <HAL_ADC_ConvCpltCallback+0x1c>)
	  actAdcFlag = 1;
 8000d56:	4b04      	ldr	r3, [pc, #16]	@ (8000d68 <HAL_ADC_ConvCpltCallback+0x20>)
	  actAdcVal = HAL_ADC_GetValue(hadc);
 8000d58:	6008      	str	r0, [r1, #0]
	  actAdcFlag = 1;
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
}
 8000d5e:	bd08      	pop	{r3, pc}
 8000d60:	20004128 	.word	0x20004128
 8000d64:	20004124 	.word	0x20004124
 8000d68:	20004129 	.word	0x20004129

08000d6c <writeDACcode>:
case 9: if(state){HAL_GPIO_WritePin(GPIO9_GPIO_Port, GPIO9_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO9_GPIO_Port, GPIO9_Pin, GPIO_PIN_RESET);}break;
default: break;
}
}

void writeDACcode(uint8_t code){
 8000d6c:	b510      	push	{r4, lr}
case 4: if(state){HAL_GPIO_WritePin(GPIO4_GPIO_Port, GPIO4_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO4_GPIO_Port, GPIO4_Pin, GPIO_PIN_RESET);}break;
 8000d6e:	2200      	movs	r2, #0
void writeDACcode(uint8_t code){
 8000d70:	4604      	mov	r4, r0
case 4: if(state){HAL_GPIO_WritePin(GPIO4_GPIO_Port, GPIO4_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO4_GPIO_Port, GPIO4_Pin, GPIO_PIN_RESET);}break;
 8000d72:	2110      	movs	r1, #16
 8000d74:	481e      	ldr	r0, [pc, #120]	@ (8000df0 <writeDACcode+0x84>)
 8000d76:	f002 f8d1 	bl	8002f1c <HAL_GPIO_WritePin>
writeGPIO(4, LOW);
if(code&1){writeGPIO(3, HIGH);}else{writeGPIO(3, LOW);}
 8000d7a:	f014 0201 	ands.w	r2, r4, #1
case 3: if(state){HAL_GPIO_WritePin(GPIO3_GPIO_Port, GPIO3_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO3_GPIO_Port, GPIO3_Pin, GPIO_PIN_RESET);}break;
 8000d7e:	bf18      	it	ne
 8000d80:	2201      	movne	r2, #1
 8000d82:	2108      	movs	r1, #8
 8000d84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d88:	f002 f8c8 	bl	8002f1c <HAL_GPIO_WritePin>
if(code&2){writeGPIO(2, HIGH);}else{writeGPIO(2, LOW);}
 8000d8c:	f014 0202 	ands.w	r2, r4, #2
case 2: if(state){HAL_GPIO_WritePin(GPIO2_GPIO_Port, GPIO2_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO2_GPIO_Port, GPIO2_Pin, GPIO_PIN_RESET);}break;
 8000d90:	bf18      	it	ne
 8000d92:	2201      	movne	r2, #1
 8000d94:	2104      	movs	r1, #4
 8000d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9a:	f002 f8bf 	bl	8002f1c <HAL_GPIO_WritePin>
if(code&4){writeGPIO(1, HIGH);}else{writeGPIO(1, LOW);}
 8000d9e:	f014 0204 	ands.w	r2, r4, #4
case 1: if(state){HAL_GPIO_WritePin(GPIO1_GPIO_Port, GPIO1_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO1_GPIO_Port, GPIO1_Pin, GPIO_PIN_RESET);}break;
 8000da2:	bf18      	it	ne
 8000da4:	2201      	movne	r2, #1
 8000da6:	2102      	movs	r1, #2
 8000da8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dac:	f002 f8b6 	bl	8002f1c <HAL_GPIO_WritePin>
if(code&8){writeGPIO(0, HIGH);}else{writeGPIO(0, LOW);}
 8000db0:	f014 0208 	ands.w	r2, r4, #8
 8000db4:	d017      	beq.n	8000de6 <writeDACcode+0x7a>
case 0: if(state){HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_RESET);} break;
 8000db6:	2201      	movs	r2, #1
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <writeDACcode+0x84>)
 8000dba:	4611      	mov	r1, r2
 8000dbc:	f002 f8ae 	bl	8002f1c <HAL_GPIO_WritePin>
htim2.Instance->CNT = 0;
 8000dc0:	4c0c      	ldr	r4, [pc, #48]	@ (8000df4 <writeDACcode+0x88>)
 8000dc2:	6822      	ldr	r2, [r4, #0]
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	6253      	str	r3, [r2, #36]	@ 0x24
while((htim2.Instance->CNT)<time);
 8000dc8:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0fc      	beq.n	8000dc8 <writeDACcode+0x5c>
case 4: if(state){HAL_GPIO_WritePin(GPIO4_GPIO_Port, GPIO4_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO4_GPIO_Port, GPIO4_Pin, GPIO_PIN_RESET);}break;
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4807      	ldr	r0, [pc, #28]	@ (8000df0 <writeDACcode+0x84>)
 8000dd2:	2110      	movs	r1, #16
 8000dd4:	f002 f8a2 	bl	8002f1c <HAL_GPIO_WritePin>
htim2.Instance->CNT = 0;
 8000dd8:	6822      	ldr	r2, [r4, #0]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	6253      	str	r3, [r2, #36]	@ 0x24
while((htim2.Instance->CNT)<time);
 8000dde:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d0fc      	beq.n	8000dde <writeDACcode+0x72>
myDelayUs(1);
writeGPIO(4, HIGH);
myDelayUs(1);
}
 8000de4:	bd10      	pop	{r4, pc}
case 0: if(state){HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_SET);}else{HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_RESET);} break;
 8000de6:	4802      	ldr	r0, [pc, #8]	@ (8000df0 <writeDACcode+0x84>)
 8000de8:	2101      	movs	r1, #1
 8000dea:	f002 f897 	bl	8002f1c <HAL_GPIO_WritePin>
}
 8000dee:	e7e7      	b.n	8000dc0 <writeDACcode+0x54>
 8000df0:	48000400 	.word	0x48000400
 8000df4:	200042c4 	.word	0x200042c4

08000df8 <adcTracking>:

void adcTracking(void){
 8000df8:	b570      	push	{r4, r5, r6, lr}
	if(HAL_GPIO_ReadPin(SD_CNT_GPIO_Port, SD_CNT_Pin)==GPIO_PIN_SET){
 8000dfa:	2120      	movs	r1, #32
 8000dfc:	4814      	ldr	r0, [pc, #80]	@ (8000e50 <adcTracking+0x58>)
		adcTrackingCount--;
 8000dfe:	4c15      	ldr	r4, [pc, #84]	@ (8000e54 <adcTracking+0x5c>)
	}
	if(adcTrackingCount>15){
		adcTrackingCount = 15;
	}
	writeDACcode(adcTrackingCount);
	if(uartDmaFlag == 0){
 8000e00:	4d15      	ldr	r5, [pc, #84]	@ (8000e58 <adcTracking+0x60>)
	if(HAL_GPIO_ReadPin(SD_CNT_GPIO_Port, SD_CNT_Pin)==GPIO_PIN_SET){
 8000e02:	f002 f885 	bl	8002f10 <HAL_GPIO_ReadPin>
		adcTrackingCount--;
 8000e06:	6823      	ldr	r3, [r4, #0]
	if(HAL_GPIO_ReadPin(SD_CNT_GPIO_Port, SD_CNT_Pin)==GPIO_PIN_SET){
 8000e08:	2801      	cmp	r0, #1
		adcTrackingCount--;
 8000e0a:	bf0c      	ite	eq
 8000e0c:	f103 33ff 	addeq.w	r3, r3, #4294967295
		adcTrackingCount++;
 8000e10:	3301      	addne	r3, #1
 8000e12:	6023      	str	r3, [r4, #0]
	if(adcTrackingCount<0){
 8000e14:	6823      	ldr	r3, [r4, #0]
 8000e16:	2b00      	cmp	r3, #0
		adcTrackingCount = 0;
 8000e18:	bfbc      	itt	lt
 8000e1a:	2300      	movlt	r3, #0
 8000e1c:	6023      	strlt	r3, [r4, #0]
	if(adcTrackingCount>15){
 8000e1e:	6823      	ldr	r3, [r4, #0]
 8000e20:	2b0f      	cmp	r3, #15
		adcTrackingCount = 15;
 8000e22:	bfc4      	itt	gt
 8000e24:	230f      	movgt	r3, #15
 8000e26:	6023      	strgt	r3, [r4, #0]
	writeDACcode(adcTrackingCount);
 8000e28:	6820      	ldr	r0, [r4, #0]
 8000e2a:	b2c0      	uxtb	r0, r0
 8000e2c:	f7ff ff9e 	bl	8000d6c <writeDACcode>
	if(uartDmaFlag == 0){
 8000e30:	782b      	ldrb	r3, [r5, #0]
 8000e32:	b103      	cbz	r3, 8000e36 <adcTracking+0x3e>
		dmaSize = 1;
		*(dmaBuff+0) = adcTrackingCount;
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)dmaBuff, dmaSize);
		uartDmaFlag = 1;
	}
}
 8000e34:	bd70      	pop	{r4, r5, r6, pc}
		dmaSize = 1;
 8000e36:	4a09      	ldr	r2, [pc, #36]	@ (8000e5c <adcTracking+0x64>)
		*(dmaBuff+0) = adcTrackingCount;
 8000e38:	4909      	ldr	r1, [pc, #36]	@ (8000e60 <adcTracking+0x68>)
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)dmaBuff, dmaSize);
 8000e3a:	480a      	ldr	r0, [pc, #40]	@ (8000e64 <adcTracking+0x6c>)
		dmaSize = 1;
 8000e3c:	2601      	movs	r6, #1
 8000e3e:	7016      	strb	r6, [r2, #0]
		*(dmaBuff+0) = adcTrackingCount;
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	700b      	strb	r3, [r1, #0]
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)dmaBuff, dmaSize);
 8000e46:	7812      	ldrb	r2, [r2, #0]
 8000e48:	f003 f9b8 	bl	80041bc <HAL_UART_Transmit_IT>
		uartDmaFlag = 1;
 8000e4c:	702e      	strb	r6, [r5, #0]
}
 8000e4e:	bd70      	pop	{r4, r5, r6, pc}
 8000e50:	48000400 	.word	0x48000400
 8000e54:	200040c0 	.word	0x200040c0
 8000e58:	20004131 	.word	0x20004131
 8000e5c:	20004130 	.word	0x20004130
 8000e60:	20000000 	.word	0x20000000
 8000e64:	20004198 	.word	0x20004198

08000e68 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
if(htim==&htim3){
 8000e68:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d009      	beq.n	8000e82 <HAL_TIM_PeriodElapsedCallback+0x1a>
		uartTxCt--;
	}else{
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
	}
}
if(htim==&htim4){
 8000e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000edc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000e70:	4298      	cmp	r0, r3
 8000e72:	d000      	beq.n	8000e76 <HAL_TIM_PeriodElapsedCallback+0xe>
 8000e74:	4770      	bx	lr
	if(mode==TRACKmode){
 8000e76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b06      	cmp	r3, #6
 8000e7c:	d1fa      	bne.n	8000e74 <HAL_TIM_PeriodElapsedCallback+0xc>
		adcTracking();
 8000e7e:	f7ff bfbb 	b.w	8000df8 <adcTracking>
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e82:	b510      	push	{r4, lr}
	if(uartRxCt>0){
 8000e84:	4c17      	ldr	r4, [pc, #92]	@ (8000ee4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
		HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8000e86:	4818      	ldr	r0, [pc, #96]	@ (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x80>)
	if(uartRxCt>0){
 8000e88:	6823      	ldr	r3, [r4, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	dd14      	ble.n	8000eb8 <HAL_TIM_PeriodElapsedCallback+0x50>
		HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2180      	movs	r1, #128	@ 0x80
 8000e92:	f002 f843 	bl	8002f1c <HAL_GPIO_WritePin>
		uartRxCt--;
 8000e96:	6823      	ldr	r3, [r4, #0]
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8000e98:	4813      	ldr	r0, [pc, #76]	@ (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x80>)
		uartRxCt--;
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	6023      	str	r3, [r4, #0]
	if(uartTxCt>0){
 8000e9e:	4c13      	ldr	r4, [pc, #76]	@ (8000eec <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000ea0:	6823      	ldr	r3, [r4, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	dd11      	ble.n	8000eca <HAL_TIM_PeriodElapsedCallback+0x62>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eac:	f002 f836 	bl	8002f1c <HAL_GPIO_WritePin>
		uartTxCt--;
 8000eb0:	6823      	ldr	r3, [r4, #0]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	6023      	str	r3, [r4, #0]
	}
}
}
 8000eb6:	bd10      	pop	{r4, pc}
	if(uartTxCt>0){
 8000eb8:	4c0c      	ldr	r4, [pc, #48]	@ (8000eec <HAL_TIM_PeriodElapsedCallback+0x84>)
		HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2180      	movs	r1, #128	@ 0x80
 8000ebe:	f002 f82d 	bl	8002f1c <HAL_GPIO_WritePin>
	if(uartTxCt>0){
 8000ec2:	6823      	ldr	r3, [r4, #0]
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8000ec4:	4808      	ldr	r0, [pc, #32]	@ (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x80>)
	if(uartTxCt>0){
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	dced      	bgt.n	8000ea6 <HAL_TIM_PeriodElapsedCallback+0x3e>
}
 8000eca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ed4:	f002 b822 	b.w	8002f1c <HAL_GPIO_WritePin>
 8000ed8:	20004278 	.word	0x20004278
 8000edc:	2000422c 	.word	0x2000422c
 8000ee0:	20004119 	.word	0x20004119
 8000ee4:	200040cc 	.word	0x200040cc
 8000ee8:	48000400 	.word	0x48000400
 8000eec:	200040c8 	.word	0x200040c8

08000ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef0:	b510      	push	{r4, lr}
 8000ef2:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef4:	2238      	movs	r2, #56	@ 0x38
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	a806      	add	r0, sp, #24
 8000efa:	f004 fb21 	bl	8005540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efe:	2000      	movs	r0, #0
 8000f00:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000f04:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000f08:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f0a:	f002 f80d 	bl	8002f28 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f0e:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000f10:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f12:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f16:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f18:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f1c:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000f1e:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 42;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f20:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLN = 42;
 8000f22:	222a      	movs	r2, #42	@ 0x2a
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f24:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f2c:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f30:	f002 f86c 	bl	800300c <HAL_RCC_OscConfig>
 8000f34:	b108      	cbz	r0, 8000f3a <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f36:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f3e:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f40:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f44:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f48:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4c:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f4e:	f002 fadb 	bl	8003508 <HAL_RCC_ClockConfig>
 8000f52:	b108      	cbz	r0, 8000f58 <SystemClock_Config+0x68>
 8000f54:	b672      	cpsid	i
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <SystemClock_Config+0x66>
}
 8000f58:	b014      	add	sp, #80	@ 0x50
 8000f5a:	bd10      	pop	{r4, pc}

08000f5c <main>:
{
 8000f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f60:	b095      	sub	sp, #84	@ 0x54
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f62:	2400      	movs	r4, #0
  HAL_Init();
 8000f64:	f000 fd7c 	bl	8001a60 <HAL_Init>
  HAL_Delay(1000);
 8000f68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f6c:	f000 fd9a 	bl	8001aa4 <HAL_Delay>
  SystemClock_Config();
 8000f70:	f7ff ffbe 	bl	8000ef0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000f78:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f7c:	4da8      	ldr	r5, [pc, #672]	@ (8001220 <main+0x2c4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7e:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f80:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000f82:	f043 0320 	orr.w	r3, r3, #32
 8000f86:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000f88:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000f8a:	f003 0320 	and.w	r3, r3, #32
 8000f8e:	9302      	str	r3, [sp, #8]
 8000f90:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000f9a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	9303      	str	r3, [sp, #12]
 8000fa2:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa4:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000fa6:	f043 0302 	orr.w	r3, r3, #2
 8000faa:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000fac:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000fae:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOA, GPIO1_Pin|GPIO2_Pin|GPIO3_Pin|GPIO5_Pin
 8000fb2:	4622      	mov	r2, r4
 8000fb4:	f640 11ee 	movw	r1, #2542	@ 0x9ee
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO1_Pin|GPIO2_Pin|GPIO3_Pin|GPIO5_Pin
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO1_Pin|GPIO2_Pin|GPIO3_Pin|GPIO5_Pin
 8000fc0:	f001 ffac 	bl	8002f1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO0_Pin|GPIO4_Pin|LED_B_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8000fc4:	4622      	mov	r2, r4
 8000fc6:	4897      	ldr	r0, [pc, #604]	@ (8001224 <main+0x2c8>)
 8000fc8:	f240 1191 	movw	r1, #401	@ 0x191
 8000fcc:	f001 ffa6 	bl	8002f1c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO1_Pin|GPIO2_Pin|GPIO3_Pin|GPIO5_Pin
 8000fd2:	f640 13ee 	movw	r3, #2542	@ 0x9ee
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd6:	a908      	add	r1, sp, #32
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fdc:	e9cd 3608 	strd	r3, r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	f001 fe8c 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO0_Pin|GPIO4_Pin|LED_B_Pin|LED_G_Pin;
 8000fe8:	f240 1391 	movw	r3, #401	@ 0x191
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fec:	488d      	ldr	r0, [pc, #564]	@ (8001224 <main+0x2c8>)
  GPIO_InitStruct.Pin = GPIO0_Pin|GPIO4_Pin|LED_B_Pin|LED_G_Pin;
 8000fee:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	e9cd 6409 	strd	r6, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff8:	2708      	movs	r7, #8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffa:	f001 fe81 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ffe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(SD_CLK_GPIO_Port, &GPIO_InitStruct);
 8001002:	4888      	ldr	r0, [pc, #544]	@ (8001224 <main+0x2c8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(SD_CLK_GPIO_Port, &GPIO_InitStruct);
 8001006:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001008:	e9cd 7308 	strd	r7, r3, [sp, #32]
  HAL_GPIO_Init(SD_CLK_GPIO_Port, &GPIO_InitStruct);
 800100c:	f001 fe78 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SD_CNT_Pin|SD_DOUT_Pin;
 8001010:	2360      	movs	r3, #96	@ 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001012:	4884      	ldr	r0, [pc, #528]	@ (8001224 <main+0x2c8>)
  GPIO_InitStruct.Pin = SD_CNT_Pin|SD_DOUT_Pin;
 8001014:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101c:	f001 fe70 	bl	8002d00 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001020:	4622      	mov	r2, r4
 8001022:	4621      	mov	r1, r4
 8001024:	2009      	movs	r0, #9
 8001026:	f001 fb4b 	bl	80026c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800102a:	2009      	movs	r0, #9
 800102c:	f001 fb84 	bl	8002738 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001030:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	64ab      	str	r3, [r5, #72]	@ 0x48
 8001038:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800103a:	f003 0304 	and.w	r3, r3, #4
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001042:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8001044:	4333      	orrs	r3, r6
 8001046:	64ab      	str	r3, [r5, #72]	@ 0x48
 8001048:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hadc1.Instance = ADC1;
 800104a:	4d77      	ldr	r5, [pc, #476]	@ (8001228 <main+0x2cc>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 800104c:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800104e:	4622      	mov	r2, r4
 8001050:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001052:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001054:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001056:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001058:	f001 fb32 	bl	80026c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800105c:	200b      	movs	r0, #11
 800105e:	f001 fb6b 	bl	8002738 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001062:	2220      	movs	r2, #32
 8001064:	4621      	mov	r1, r4
 8001066:	eb0d 0002 	add.w	r0, sp, r2
  ADC_MultiModeTypeDef multimode = {0};
 800106a:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800106e:	9407      	str	r4, [sp, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001070:	f004 fa66 	bl	8005540 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001074:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001078:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107c:	e9c5 440b 	strd	r4, r4, [r5, #44]	@ 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	83ac      	strh	r4, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001082:	f885 4024 	strb.w	r4, [r5, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001086:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800108a:	63ec      	str	r4, [r5, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800108c:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8001090:	f04f 4ca0 	mov.w	ip, #1342177280	@ 0x50000000
 8001094:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001098:	2404      	movs	r4, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800109a:	4628      	mov	r0, r5
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 800109c:	e9c5 c300 	strd	ip, r3, [r5]
  hadc1.Init.NbrOfConversion = 1;
 80010a0:	622e      	str	r6, [r5, #32]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010a2:	61ac      	str	r4, [r5, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a4:	f000 fd10 	bl	8001ac8 <HAL_ADC_Init>
 80010a8:	b108      	cbz	r0, 80010ae <main+0x152>
 80010aa:	b672      	cpsid	i
  while (1)
 80010ac:	e7fe      	b.n	80010ac <main+0x150>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010ae:	9005      	str	r0, [sp, #20]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010b0:	a905      	add	r1, sp, #20
 80010b2:	4628      	mov	r0, r5
 80010b4:	f001 fa8c 	bl	80025d0 <HAL_ADCEx_MultiModeConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b108      	cbz	r0, 80010c0 <main+0x164>
 80010bc:	b672      	cpsid	i
  while (1)
 80010be:	e7fe      	b.n	80010be <main+0x162>
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010c0:	940c      	str	r4, [sp, #48]	@ 0x30
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c2:	4c5a      	ldr	r4, [pc, #360]	@ (800122c <main+0x2d0>)
  sConfig.Offset = 0;
 80010c4:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c6:	2306      	movs	r3, #6
 80010c8:	e9cd 4308 	strd	r4, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010cc:	4628      	mov	r0, r5
 80010ce:	a908      	add	r1, sp, #32
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010d0:	237f      	movs	r3, #127	@ 0x7f
 80010d2:	2503      	movs	r5, #3
 80010d4:	e9cd 530a 	strd	r5, r3, [sp, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d8:	f000 ff1a 	bl	8001f10 <HAL_ADC_ConfigChannel>
 80010dc:	4601      	mov	r1, r0
 80010de:	b108      	cbz	r0, 80010e4 <main+0x188>
 80010e0:	b672      	cpsid	i
  while (1)
 80010e2:	e7fe      	b.n	80010e2 <main+0x186>
  hdac1.Instance = DAC1;
 80010e4:	4c52      	ldr	r4, [pc, #328]	@ (8001230 <main+0x2d4>)
  DAC_ChannelConfTypeDef sConfig = {0};
 80010e6:	2230      	movs	r2, #48	@ 0x30
 80010e8:	a808      	add	r0, sp, #32
 80010ea:	f004 fa29 	bl	8005540 <memset>
  hdac1.Instance = DAC1;
 80010ee:	4b51      	ldr	r3, [pc, #324]	@ (8001234 <main+0x2d8>)
 80010f0:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80010f2:	4620      	mov	r0, r4
 80010f4:	f001 fb48 	bl	8002788 <HAL_DAC_Init>
 80010f8:	4602      	mov	r2, r0
 80010fa:	b108      	cbz	r0, 8001100 <main+0x1a4>
 80010fc:	b672      	cpsid	i
  while (1)
 80010fe:	e7fe      	b.n	80010fe <main+0x1a2>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001100:	2302      	movs	r3, #2
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001102:	4620      	mov	r0, r4
 8001104:	a908      	add	r1, sp, #32
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001106:	9308      	str	r3, [sp, #32]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001108:	e9cd 220a 	strd	r2, r2, [sp, #40]	@ 0x28
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800110c:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001110:	960e      	str	r6, [sp, #56]	@ 0x38
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001112:	f8ad 2024 	strh.w	r2, [sp, #36]	@ 0x24
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001116:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001118:	f001 fb4c 	bl	80027b4 <HAL_DAC_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	b108      	cbz	r0, 8001124 <main+0x1c8>
 8001120:	b672      	cpsid	i
  while (1)
 8001122:	e7fe      	b.n	8001122 <main+0x1c6>
  huart1.Instance = USART1;
 8001124:	4c44      	ldr	r4, [pc, #272]	@ (8001238 <main+0x2dc>)
  huart1.Init.BaudRate = 1500000;
 8001126:	4945      	ldr	r1, [pc, #276]	@ (800123c <main+0x2e0>)
 8001128:	4a45      	ldr	r2, [pc, #276]	@ (8001240 <main+0x2e4>)
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800112a:	62a3      	str	r3, [r4, #40]	@ 0x28
  huart1.Init.BaudRate = 1500000;
 800112c:	e9c4 1200 	strd	r1, r2, [r4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001130:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001132:	e9c4 0002 	strd	r0, r0, [r4, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001136:	e9c4 0204 	strd	r0, r2, [r4, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800113a:	4620      	mov	r0, r4
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800113c:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001140:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001144:	f004 f882 	bl	800524c <HAL_UART_Init>
 8001148:	4601      	mov	r1, r0
 800114a:	b108      	cbz	r0, 8001150 <main+0x1f4>
 800114c:	b672      	cpsid	i
  while (1)
 800114e:	e7fe      	b.n	800114e <main+0x1f2>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001150:	4620      	mov	r0, r4
 8001152:	f004 f971 	bl	8005438 <HAL_UARTEx_SetTxFifoThreshold>
 8001156:	4601      	mov	r1, r0
 8001158:	b108      	cbz	r0, 800115e <main+0x202>
 800115a:	b672      	cpsid	i
  while (1)
 800115c:	e7fe      	b.n	800115c <main+0x200>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800115e:	4620      	mov	r0, r4
 8001160:	f004 f9ac 	bl	80054bc <HAL_UARTEx_SetRxFifoThreshold>
 8001164:	b108      	cbz	r0, 800116a <main+0x20e>
 8001166:	b672      	cpsid	i
  while (1)
 8001168:	e7fe      	b.n	8001168 <main+0x20c>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800116a:	4620      	mov	r0, r4
 800116c:	f004 f946 	bl	80053fc <HAL_UARTEx_DisableFifoMode>
 8001170:	4603      	mov	r3, r0
 8001172:	b108      	cbz	r0, 8001178 <main+0x21c>
 8001174:	b672      	cpsid	i
  while (1)
 8001176:	e7fe      	b.n	8001176 <main+0x21a>
  htim3.Instance = TIM3;
 8001178:	4832      	ldr	r0, [pc, #200]	@ (8001244 <main+0x2e8>)
 800117a:	4a33      	ldr	r2, [pc, #204]	@ (8001248 <main+0x2ec>)
 800117c:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 9;
 800117e:	2209      	movs	r2, #9
 8001180:	6042      	str	r2, [r0, #4]
  htim3.Init.Period = 16799;
 8001182:	f244 129f 	movw	r2, #16799	@ 0x419f
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001186:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800118a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  htim3.Init.Period = 16799;
 8001192:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001196:	9307      	str	r3, [sp, #28]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001198:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800119a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800119c:	f002 fc32 	bl	8003a04 <HAL_TIM_Base_Init>
 80011a0:	b108      	cbz	r0, 80011a6 <main+0x24a>
 80011a2:	b672      	cpsid	i
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <main+0x248>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a6:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011aa:	4826      	ldr	r0, [pc, #152]	@ (8001244 <main+0x2e8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ac:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011ae:	a908      	add	r1, sp, #32
 80011b0:	f002 fd12 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 80011b4:	b108      	cbz	r0, 80011ba <main+0x25e>
 80011b6:	b672      	cpsid	i
  while (1)
 80011b8:	e7fe      	b.n	80011b8 <main+0x25c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ba:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011bc:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011be:	a905      	add	r1, sp, #20
 80011c0:	4820      	ldr	r0, [pc, #128]	@ (8001244 <main+0x2e8>)
 80011c2:	f002 fec3 	bl	8003f4c <HAL_TIMEx_MasterConfigSynchronization>
 80011c6:	b108      	cbz	r0, 80011cc <main+0x270>
 80011c8:	b672      	cpsid	i
  while (1)
 80011ca:	e7fe      	b.n	80011ca <main+0x26e>
  htim2.Instance = TIM2;
 80011cc:	4c1f      	ldr	r4, [pc, #124]	@ (800124c <main+0x2f0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ce:	9007      	str	r0, [sp, #28]
  htim2.Init.Prescaler = 167;
 80011d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011d4:	27a7      	movs	r7, #167	@ 0xa7
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d6:	e9cd 0008 	strd	r0, r0, [sp, #32]
 80011da:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011de:	e9cd 0005 	strd	r0, r0, [sp, #20]
  htim2.Init.Prescaler = 167;
 80011e2:	e9c4 3700 	strd	r3, r7, [r4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e6:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e8:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ea:	61a0      	str	r0, [r4, #24]
  htim2.Init.Period = 4.294967295E9;
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f0:	4620      	mov	r0, r4
  htim2.Init.Period = 4.294967295E9;
 80011f2:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f4:	f002 fc06 	bl	8003a04 <HAL_TIM_Base_Init>
 80011f8:	b108      	cbz	r0, 80011fe <main+0x2a2>
 80011fa:	b672      	cpsid	i
  while (1)
 80011fc:	e7fe      	b.n	80011fc <main+0x2a0>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011fe:	a908      	add	r1, sp, #32
 8001200:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001202:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001204:	f002 fce8 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 8001208:	b108      	cbz	r0, 800120e <main+0x2b2>
 800120a:	b672      	cpsid	i
  while (1)
 800120c:	e7fe      	b.n	800120c <main+0x2b0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800120e:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001210:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001212:	a905      	add	r1, sp, #20
 8001214:	4620      	mov	r0, r4
 8001216:	f002 fe99 	bl	8003f4c <HAL_TIMEx_MasterConfigSynchronization>
 800121a:	b1c8      	cbz	r0, 8001250 <main+0x2f4>
 800121c:	b672      	cpsid	i
  while (1)
 800121e:	e7fe      	b.n	800121e <main+0x2c2>
 8001220:	40021000 	.word	0x40021000
 8001224:	48000400 	.word	0x48000400
 8001228:	20004324 	.word	0x20004324
 800122c:	04300002 	.word	0x04300002
 8001230:	20004310 	.word	0x20004310
 8001234:	50000800 	.word	0x50000800
 8001238:	20004198 	.word	0x20004198
 800123c:	40013800 	.word	0x40013800
 8001240:	0016e360 	.word	0x0016e360
 8001244:	20004278 	.word	0x20004278
 8001248:	40000400 	.word	0x40000400
 800124c:	200042c4 	.word	0x200042c4
  htim4.Instance = TIM4;
 8001250:	4da1      	ldr	r5, [pc, #644]	@ (80014d8 <main+0x57c>)
 8001252:	4ba2      	ldr	r3, [pc, #648]	@ (80014dc <main+0x580>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001254:	9007      	str	r0, [sp, #28]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001256:	e9cd 0008 	strd	r0, r0, [sp, #32]
 800125a:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125e:	e9cd 0005 	strd	r0, r0, [sp, #20]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001262:	e9c5 7001 	strd	r7, r0, [r5, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001266:	6128      	str	r0, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001268:	61a8      	str	r0, [r5, #24]
  htim4.Instance = TIM4;
 800126a:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800126c:	4628      	mov	r0, r5
  htim4.Init.Period = 999;
 800126e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001272:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001274:	f002 fbc6 	bl	8003a04 <HAL_TIM_Base_Init>
 8001278:	b108      	cbz	r0, 800127e <main+0x322>
 800127a:	b672      	cpsid	i
  while (1)
 800127c:	e7fe      	b.n	800127c <main+0x320>
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800127e:	a908      	add	r1, sp, #32
 8001280:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001282:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001284:	f002 fca8 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 8001288:	4603      	mov	r3, r0
 800128a:	b108      	cbz	r0, 8001290 <main+0x334>
 800128c:	b672      	cpsid	i
  while (1)
 800128e:	e7fe      	b.n	800128e <main+0x332>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001290:	a905      	add	r1, sp, #20
 8001292:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001296:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001298:	f002 fe58 	bl	8003f4c <HAL_TIMEx_MasterConfigSynchronization>
 800129c:	b108      	cbz	r0, 80012a2 <main+0x346>
 800129e:	b672      	cpsid	i
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <main+0x344>
  MovingAverage_Init(&ma_filter, 32);
 80012a2:	2120      	movs	r1, #32
 80012a4:	488e      	ldr	r0, [pc, #568]	@ (80014e0 <main+0x584>)
	  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 80012a6:	4d8f      	ldr	r5, [pc, #572]	@ (80014e4 <main+0x588>)
  MovingAverage_Init(&ma_filter, 32);
 80012a8:	f7ff fa3c 	bl	8000724 <MovingAverage_Init>
  HAL_TIM_Base_Start(&htim2);
 80012ac:	4620      	mov	r0, r4
 80012ae:	f002 fc27 	bl	8003b00 <HAL_TIM_Base_Start>
  HAL_Delay(100);
 80012b2:	2064      	movs	r0, #100	@ 0x64
 80012b4:	f000 fbf6 	bl	8001aa4 <HAL_Delay>
 80012b8:	2405      	movs	r4, #5
	  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	4628      	mov	r0, r5
 80012c0:	f001 fe2c 	bl	8002f1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ca:	4628      	mov	r0, r5
 80012cc:	f001 fe26 	bl	8002f1c <HAL_GPIO_WritePin>
	  HAL_Delay(250);
 80012d0:	20fa      	movs	r0, #250	@ 0xfa
 80012d2:	f000 fbe7 	bl	8001aa4 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2180      	movs	r1, #128	@ 0x80
 80012da:	4628      	mov	r0, r5
 80012dc:	f001 fe1e 	bl	8002f1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012e6:	4628      	mov	r0, r5
 80012e8:	f001 fe18 	bl	8002f1c <HAL_GPIO_WritePin>
  for(uint8_t i=0;i<5;i++){
 80012ec:	3c01      	subs	r4, #1
	  HAL_Delay(250);
 80012ee:	20fa      	movs	r0, #250	@ 0xfa
 80012f0:	f000 fbd8 	bl	8001aa4 <HAL_Delay>
  for(uint8_t i=0;i<5;i++){
 80012f4:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 80012f8:	d1df      	bne.n	80012ba <main+0x35e>
  UART_Start_Receive_IT(&huart1, (uint8_t*)&rxData, 1);
 80012fa:	497b      	ldr	r1, [pc, #492]	@ (80014e8 <main+0x58c>)
 80012fc:	487b      	ldr	r0, [pc, #492]	@ (80014ec <main+0x590>)
 80012fe:	4f7c      	ldr	r7, [pc, #496]	@ (80014f0 <main+0x594>)
 8001300:	f8df a200 	ldr.w	sl, [pc, #512]	@ 8001504 <main+0x5a8>
 8001304:	f8df 9200 	ldr.w	r9, [pc, #512]	@ 8001508 <main+0x5ac>
 8001308:	4e7a      	ldr	r6, [pc, #488]	@ (80014f4 <main+0x598>)
 800130a:	4d7b      	ldr	r5, [pc, #492]	@ (80014f8 <main+0x59c>)
 800130c:	4c7b      	ldr	r4, [pc, #492]	@ (80014fc <main+0x5a0>)
 800130e:	f8df 81fc 	ldr.w	r8, [pc, #508]	@ 800150c <main+0x5b0>
 8001312:	f8df b1fc 	ldr.w	fp, [pc, #508]	@ 8001510 <main+0x5b4>
 8001316:	2201      	movs	r2, #1
 8001318:	f003 ffcc 	bl	80052b4 <UART_Start_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800131c:	4878      	ldr	r0, [pc, #480]	@ (8001500 <main+0x5a4>)
 800131e:	f002 fc23 	bl	8003b68 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001322:	486d      	ldr	r0, [pc, #436]	@ (80014d8 <main+0x57c>)
 8001324:	f002 fc20 	bl	8003b68 <HAL_TIM_Base_Start_IT>
	  if((mode!=RAWmode)&&(mode!=OFFmode)&&(mode!=TRACKmode)&&(sendFlag==1)&&(actAdcFlag==1)){
 8001328:	783b      	ldrb	r3, [r7, #0]
 800132a:	2b04      	cmp	r3, #4
 800132c:	d008      	beq.n	8001340 <main+0x3e4>
 800132e:	783b      	ldrb	r3, [r7, #0]
 8001330:	b133      	cbz	r3, 8001340 <main+0x3e4>
 8001332:	783b      	ldrb	r3, [r7, #0]
 8001334:	2b06      	cmp	r3, #6
 8001336:	d003      	beq.n	8001340 <main+0x3e4>
 8001338:	f89a 3000 	ldrb.w	r3, [sl]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d008      	beq.n	8001352 <main+0x3f6>
	  }else if(mode==OFFmode){
 8001340:	783b      	ldrb	r3, [r7, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f0      	bne.n	8001328 <main+0x3cc>
		  if(uartDmaFlag == 0){
 8001346:	7833      	ldrb	r3, [r6, #0]
 8001348:	b193      	cbz	r3, 8001370 <main+0x414>
		  HAL_Delay(100);
 800134a:	2064      	movs	r0, #100	@ 0x64
 800134c:	f000 fbaa 	bl	8001aa4 <HAL_Delay>
 8001350:	e7ea      	b.n	8001328 <main+0x3cc>
	  if((mode!=RAWmode)&&(mode!=OFFmode)&&(mode!=TRACKmode)&&(sendFlag==1)&&(actAdcFlag==1)){
 8001352:	f899 3000 	ldrb.w	r3, [r9]
 8001356:	2b01      	cmp	r3, #1
 8001358:	b2d9      	uxtb	r1, r3
 800135a:	d1f1      	bne.n	8001340 <main+0x3e4>
		  if(uartDmaFlag == 0){
 800135c:	7833      	ldrb	r3, [r6, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 810e 	beq.w	8001580 <main+0x624>
		  sendFlag = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	f88a 3000 	strb.w	r3, [sl]
		  actAdcFlag = 0;
 800136a:	f889 3000 	strb.w	r3, [r9]
 800136e:	e7db      	b.n	8001328 <main+0x3cc>
			  dmaSize = printNumToBuff(0, (uint8_t*)dmaBuff, test_cnt, 1, 1);
 8001370:	f8db 3000 	ldr.w	r3, [fp]
	if (val < 0) {
 8001374:	2b00      	cmp	r3, #0
		*(buff+pos) = '-';
 8001376:	bfb4      	ite	lt
 8001378:	222d      	movlt	r2, #45	@ 0x2d
			*(buff+pos) = '+';
 800137a:	222b      	movge	r2, #43	@ 0x2b
 800137c:	702a      	strb	r2, [r5, #0]
		val *= -1;
 800137e:	bfb8      	it	lt
 8001380:	425b      	neglt	r3, r3
			*(buff+pos) = '+';
 8001382:	2200      	movs	r2, #0
			digits[i] = val % 10;
 8001384:	210a      	movs	r1, #10
 8001386:	e00b      	b.n	80013a0 <main+0x444>
 8001388:	f10d 0c50 	add.w	ip, sp, #80	@ 0x50
 800138c:	fa5c f282 	uxtab	r2, ip, r2
 8001390:	fbb3 fcf1 	udiv	ip, r3, r1
 8001394:	fb01 331c 	mls	r3, r1, ip, r3
 8001398:	f802 3c30 	strb.w	r3, [r2, #-48]
			val /= 10;
 800139c:	4663      	mov	r3, ip
 800139e:	4602      	mov	r2, r0
		while (val > 0) {
 80013a0:	1c50      	adds	r0, r2, #1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f0      	bne.n	8001388 <main+0x42c>
			if (i < x) {
 80013a6:	f012 03ff 	ands.w	r3, r2, #255	@ 0xff
				*(buff+pos) = '0';
 80013aa:	bf04      	itt	eq
 80013ac:	2230      	moveq	r2, #48	@ 0x30
 80013ae:	706a      	strbeq	r2, [r5, #1]
				pos++;
 80013b0:	aa08      	add	r2, sp, #32
 80013b2:	bf0c      	ite	eq
 80013b4:	2002      	moveq	r0, #2
			if (i < x) {
 80013b6:	2001      	movne	r0, #1
 80013b8:	eb02 0e03 	add.w	lr, r2, r3
				pos++;
 80013bc:	2100      	movs	r1, #0
 80013be:	e006      	b.n	80013ce <main+0x472>
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 80013c0:	f81e cd01 	ldrb.w	ip, [lr, #-1]!
 80013c4:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80013c8:	f805 c002 	strb.w	ip, [r5, r2]
		for (uint8_t x = 0; x < i; x++) {
 80013cc:	3101      	adds	r1, #1
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 80013ce:	fa5f fc81 	uxtb.w	ip, r1
 80013d2:	fa50 f281 	uxtab	r2, r0, r1
		for (uint8_t x = 0; x < i; x++) {
 80013d6:	4563      	cmp	r3, ip
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	d8f1      	bhi.n	80013c0 <main+0x464>
 80013dc:	4403      	add	r3, r0
 80013de:	b2db      	uxtb	r3, r3
			  dmaSize = printNumToBuff(0, (uint8_t*)dmaBuff, test_cnt, 1, 1);
 80013e0:	7023      	strb	r3, [r4, #0]
			  *(dmaBuff+dmaSize) = ' ';
 80013e2:	7823      	ldrb	r3, [r4, #0]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2220      	movs	r2, #32
 80013e8:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 80013ea:	7823      	ldrb	r3, [r4, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	7023      	strb	r3, [r4, #0]
			  dmaSize = printNumToBuff(dmaSize, (uint8_t*)dmaBuff, test_cnt, 1, 1);
 80013f2:	7823      	ldrb	r3, [r4, #0]
 80013f4:	f8db 2000 	ldr.w	r2, [fp]
 80013f8:	b2db      	uxtb	r3, r3
	if (val < 0) {
 80013fa:	2a00      	cmp	r2, #0
		*(buff+pos) = '-';
 80013fc:	bfb4      	ite	lt
 80013fe:	212d      	movlt	r1, #45	@ 0x2d
			*(buff+pos) = '+';
 8001400:	212b      	movge	r1, #43	@ 0x2b
 8001402:	54e9      	strb	r1, [r5, r3]
			pos++;
 8001404:	f103 0301 	add.w	r3, r3, #1
		val *= -1;
 8001408:	bfb8      	it	lt
 800140a:	4252      	neglt	r2, r2
			pos++;
 800140c:	b2db      	uxtb	r3, r3
			val /= 10;
 800140e:	2100      	movs	r1, #0
			digits[i] = val % 10;
 8001410:	200a      	movs	r0, #10
 8001412:	e007      	b.n	8001424 <main+0x4c8>
 8001414:	fbb2 f1f0 	udiv	r1, r2, r0
 8001418:	fb00 2211 	mls	r2, r0, r1, r2
 800141c:	f80e 2c30 	strb.w	r2, [lr, #-48]
			val /= 10;
 8001420:	460a      	mov	r2, r1
 8001422:	4661      	mov	r1, ip
			digits[i] = val % 10;
 8001424:	f10d 0c50 	add.w	ip, sp, #80	@ 0x50
 8001428:	fa5c fe81 	uxtab	lr, ip, r1
		while (val > 0) {
 800142c:	f101 0c01 	add.w	ip, r1, #1
 8001430:	2a00      	cmp	r2, #0
 8001432:	d1ef      	bne.n	8001414 <main+0x4b8>
			if (i < x) {
 8001434:	f011 01ff 	ands.w	r1, r1, #255	@ 0xff
 8001438:	d103      	bne.n	8001442 <main+0x4e6>
				*(buff+pos) = '0';
 800143a:	2230      	movs	r2, #48	@ 0x30
 800143c:	54ea      	strb	r2, [r5, r3]
				pos++;
 800143e:	3301      	adds	r3, #1
 8001440:	b2db      	uxtb	r3, r3
 8001442:	aa08      	add	r2, sp, #32
 8001444:	eb02 0e01 	add.w	lr, r2, r1
			val /= 10;
 8001448:	2000      	movs	r0, #0
 800144a:	e006      	b.n	800145a <main+0x4fe>
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 800144c:	f81e cd01 	ldrb.w	ip, [lr, #-1]!
 8001450:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8001454:	f805 c002 	strb.w	ip, [r5, r2]
		for (uint8_t x = 0; x < i; x++) {
 8001458:	3001      	adds	r0, #1
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 800145a:	fa5f fc80 	uxtb.w	ip, r0
 800145e:	fa53 f280 	uxtab	r2, r3, r0
		for (uint8_t x = 0; x < i; x++) {
 8001462:	4561      	cmp	r1, ip
 8001464:	b2d2      	uxtb	r2, r2
 8001466:	d8f1      	bhi.n	800144c <main+0x4f0>
 8001468:	440b      	add	r3, r1
 800146a:	b2db      	uxtb	r3, r3
			  dmaSize = printNumToBuff(dmaSize, (uint8_t*)dmaBuff, test_cnt, 1, 1);
 800146c:	7023      	strb	r3, [r4, #0]
			  *(dmaBuff+dmaSize) = ' ';
 800146e:	7823      	ldrb	r3, [r4, #0]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2220      	movs	r2, #32
 8001474:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 8001476:	7823      	ldrb	r3, [r4, #0]
 8001478:	3301      	adds	r3, #1
 800147a:	b2db      	uxtb	r3, r3
 800147c:	7023      	strb	r3, [r4, #0]
			  dmaSize = printNumToBuff(dmaSize, (uint8_t*)dmaBuff, test_cnt, 1, 1);
 800147e:	7823      	ldrb	r3, [r4, #0]
 8001480:	f8db 2000 	ldr.w	r2, [fp]
 8001484:	b2db      	uxtb	r3, r3
	if (val < 0) {
 8001486:	2a00      	cmp	r2, #0
		*(buff+pos) = '-';
 8001488:	bfb4      	ite	lt
 800148a:	212d      	movlt	r1, #45	@ 0x2d
			*(buff+pos) = '+';
 800148c:	212b      	movge	r1, #43	@ 0x2b
 800148e:	54e9      	strb	r1, [r5, r3]
			pos++;
 8001490:	f103 0301 	add.w	r3, r3, #1
		val *= -1;
 8001494:	bfb8      	it	lt
 8001496:	4252      	neglt	r2, r2
			pos++;
 8001498:	b2db      	uxtb	r3, r3
			val /= 10;
 800149a:	2100      	movs	r1, #0
			digits[i] = val % 10;
 800149c:	200a      	movs	r0, #10
 800149e:	e007      	b.n	80014b0 <main+0x554>
 80014a0:	fbb2 f1f0 	udiv	r1, r2, r0
 80014a4:	fb00 2211 	mls	r2, r0, r1, r2
 80014a8:	f80e 2c30 	strb.w	r2, [lr, #-48]
			val /= 10;
 80014ac:	460a      	mov	r2, r1
 80014ae:	4661      	mov	r1, ip
			digits[i] = val % 10;
 80014b0:	f10d 0c50 	add.w	ip, sp, #80	@ 0x50
 80014b4:	fa5c fe81 	uxtab	lr, ip, r1
		while (val > 0) {
 80014b8:	f101 0c01 	add.w	ip, r1, #1
 80014bc:	2a00      	cmp	r2, #0
 80014be:	d1ef      	bne.n	80014a0 <main+0x544>
			if (i < x) {
 80014c0:	f011 01ff 	ands.w	r1, r1, #255	@ 0xff
 80014c4:	d103      	bne.n	80014ce <main+0x572>
				*(buff+pos) = '0';
 80014c6:	2230      	movs	r2, #48	@ 0x30
 80014c8:	54ea      	strb	r2, [r5, r3]
				pos++;
 80014ca:	3301      	adds	r3, #1
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	aa08      	add	r2, sp, #32
 80014d0:	eb02 0e01 	add.w	lr, r2, r1
			val /= 10;
 80014d4:	2000      	movs	r0, #0
 80014d6:	e024      	b.n	8001522 <main+0x5c6>
 80014d8:	2000422c 	.word	0x2000422c
 80014dc:	40000800 	.word	0x40000800
 80014e0:	200000b0 	.word	0x200000b0
 80014e4:	48000400 	.word	0x48000400
 80014e8:	20004118 	.word	0x20004118
 80014ec:	20004198 	.word	0x20004198
 80014f0:	20004119 	.word	0x20004119
 80014f4:	20004131 	.word	0x20004131
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20004130 	.word	0x20004130
 8001500:	20004278 	.word	0x20004278
 8001504:	20004132 	.word	0x20004132
 8001508:	20004129 	.word	0x20004129
 800150c:	20000080 	.word	0x20000080
 8001510:	200040bc 	.word	0x200040bc
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 8001514:	f81e cd01 	ldrb.w	ip, [lr, #-1]!
 8001518:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800151c:	f805 c002 	strb.w	ip, [r5, r2]
		for (uint8_t x = 0; x < i; x++) {
 8001520:	3001      	adds	r0, #1
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 8001522:	fa5f fc80 	uxtb.w	ip, r0
 8001526:	fa53 f280 	uxtab	r2, r3, r0
		for (uint8_t x = 0; x < i; x++) {
 800152a:	458c      	cmp	ip, r1
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	d3f1      	bcc.n	8001514 <main+0x5b8>
 8001530:	440b      	add	r3, r1
 8001532:	b2db      	uxtb	r3, r3
			  dmaSize = printNumToBuff(dmaSize, (uint8_t*)dmaBuff, test_cnt, 1, 1);
 8001534:	7023      	strb	r3, [r4, #0]
			  *(dmaBuff+dmaSize) = '\r';
 8001536:	7823      	ldrb	r3, [r4, #0]
			  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dmaBuff, dmaSize);
 8001538:	4854      	ldr	r0, [pc, #336]	@ (800168c <main+0x730>)
			  *(dmaBuff+dmaSize) = '\r';
 800153a:	b2db      	uxtb	r3, r3
 800153c:	220d      	movs	r2, #13
 800153e:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 8001540:	7823      	ldrb	r3, [r4, #0]
 8001542:	3301      	adds	r3, #1
 8001544:	b2db      	uxtb	r3, r3
 8001546:	7023      	strb	r3, [r4, #0]
			  *(dmaBuff+dmaSize) = '\n';
 8001548:	7823      	ldrb	r3, [r4, #0]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	220a      	movs	r2, #10
 800154e:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 8001550:	7823      	ldrb	r3, [r4, #0]
 8001552:	3301      	adds	r3, #1
 8001554:	b2db      	uxtb	r3, r3
 8001556:	7023      	strb	r3, [r4, #0]
			  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dmaBuff, dmaSize);
 8001558:	7822      	ldrb	r2, [r4, #0]
 800155a:	4629      	mov	r1, r5
 800155c:	f002 fe84 	bl	8004268 <HAL_UART_Transmit_DMA>
			  uartDmaFlag = 1;
 8001560:	2301      	movs	r3, #1
 8001562:	7033      	strb	r3, [r6, #0]
			  test_cnt++;
 8001564:	f8db 3000 	ldr.w	r3, [fp]
 8001568:	3301      	adds	r3, #1
 800156a:	f8cb 3000 	str.w	r3, [fp]
			  if(test_cnt>1000){
 800156e:	f8db 3000 	ldr.w	r3, [fp]
 8001572:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
				  test_cnt=-1000;
 8001576:	bfc4      	itt	gt
 8001578:	4b45      	ldrgt	r3, [pc, #276]	@ (8001690 <main+0x734>)
 800157a:	f8cb 3000 	strgt.w	r3, [fp]
 800157e:	e6e4      	b.n	800134a <main+0x3ee>
			  dmaSize = printNumToBuff(0, (uint8_t*)dmaBuff, actAdcVal, 1, 1);
 8001580:	4b44      	ldr	r3, [pc, #272]	@ (8001694 <main+0x738>)
 8001582:	681b      	ldr	r3, [r3, #0]
	if (val < 0) {
 8001584:	2b00      	cmp	r3, #0
		*(buff+pos) = '-';
 8001586:	bfb4      	ite	lt
 8001588:	222d      	movlt	r2, #45	@ 0x2d
			*(buff+pos) = '+';
 800158a:	222b      	movge	r2, #43	@ 0x2b
 800158c:	702a      	strb	r2, [r5, #0]
		val *= -1;
 800158e:	bfb8      	it	lt
 8001590:	425b      	neglt	r3, r3
			*(buff+pos) = '+';
 8001592:	2200      	movs	r2, #0
			digits[i] = val % 10;
 8001594:	200a      	movs	r0, #10
		while (val > 0) {
 8001596:	f102 0c01 	add.w	ip, r2, #1
 800159a:	b163      	cbz	r3, 80015b6 <main+0x65a>
			digits[i] = val % 10;
 800159c:	f10d 0e50 	add.w	lr, sp, #80	@ 0x50
 80015a0:	fa5e f282 	uxtab	r2, lr, r2
 80015a4:	fbb3 fef0 	udiv	lr, r3, r0
 80015a8:	fb00 331e 	mls	r3, r0, lr, r3
 80015ac:	f802 3c30 	strb.w	r3, [r2, #-48]
			val /= 10;
 80015b0:	4673      	mov	r3, lr
 80015b2:	4662      	mov	r2, ip
 80015b4:	e7ef      	b.n	8001596 <main+0x63a>
			if (i < x) {
 80015b6:	f012 03ff 	ands.w	r3, r2, #255	@ 0xff
 80015ba:	d102      	bne.n	80015c2 <main+0x666>
				*(buff+pos) = '0';
 80015bc:	2230      	movs	r2, #48	@ 0x30
 80015be:	706a      	strb	r2, [r5, #1]
				pos++;
 80015c0:	2102      	movs	r1, #2
 80015c2:	aa08      	add	r2, sp, #32
 80015c4:	eb02 0e03 	add.w	lr, r2, r3
 80015c8:	2000      	movs	r0, #0
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 80015ca:	fa5f fc80 	uxtb.w	ip, r0
 80015ce:	fa51 f280 	uxtab	r2, r1, r0
		for (uint8_t x = 0; x < i; x++) {
 80015d2:	4563      	cmp	r3, ip
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	d907      	bls.n	80015e8 <main+0x68c>
			*(buff+pos)  = digits[i - x - 1] + 0x30;
 80015d8:	f81e cd01 	ldrb.w	ip, [lr, #-1]!
 80015dc:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80015e0:	f805 c002 	strb.w	ip, [r5, r2]
		for (uint8_t x = 0; x < i; x++) {
 80015e4:	3001      	adds	r0, #1
 80015e6:	e7f0      	b.n	80015ca <main+0x66e>
 80015e8:	440b      	add	r3, r1
 80015ea:	b2db      	uxtb	r3, r3
			  dmaSize = printNumToBuff(0, (uint8_t*)dmaBuff, actAdcVal, 1, 1);
 80015ec:	7023      	strb	r3, [r4, #0]
			  *(dmaBuff+dmaSize) = ' ';
 80015ee:	7823      	ldrb	r3, [r4, #0]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2220      	movs	r2, #32
 80015f4:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 80015f6:	7823      	ldrb	r3, [r4, #0]
 80015f8:	3301      	adds	r3, #1
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	7023      	strb	r3, [r4, #0]
			  dmaSize = printNumToBuff(dmaSize, (uint8_t*)dmaBuff, outValue/(decRatio*decRatio*decRatio), 1, 1);
 80015fe:	4b26      	ldr	r3, [pc, #152]	@ (8001698 <main+0x73c>)
 8001600:	7820      	ldrb	r0, [r4, #0]
 8001602:	edd3 6a00 	vldr	s13, [r3]
 8001606:	f8d8 3000 	ldr.w	r3, [r8]
 800160a:	f8d8 1000 	ldr.w	r1, [r8]
 800160e:	fb01 f303 	mul.w	r3, r1, r3
 8001612:	f8d8 1000 	ldr.w	r1, [r8]
 8001616:	fb01 f303 	mul.w	r3, r1, r3
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001626:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800162a:	ee17 1a90 	vmov	r1, s15
 800162e:	f7ff f93b 	bl	80008a8 <printNumToBuff.constprop.1>
 8001632:	7020      	strb	r0, [r4, #0]
			  *(dmaBuff+dmaSize) = ' ';
 8001634:	7823      	ldrb	r3, [r4, #0]
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2220      	movs	r2, #32
 800163a:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 800163c:	7823      	ldrb	r3, [r4, #0]
 800163e:	3301      	adds	r3, #1
 8001640:	b2db      	uxtb	r3, r3
 8001642:	7023      	strb	r3, [r4, #0]
			  dmaSize = printNumToBuff(dmaSize, (uint8_t*)dmaBuff, MAoutput, 1, 1);
 8001644:	4b15      	ldr	r3, [pc, #84]	@ (800169c <main+0x740>)
 8001646:	7820      	ldrb	r0, [r4, #0]
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001650:	ee17 1a90 	vmov	r1, s15
 8001654:	f7ff f928 	bl	80008a8 <printNumToBuff.constprop.1>
 8001658:	7020      	strb	r0, [r4, #0]
			  *(dmaBuff+dmaSize) = '\r';
 800165a:	7823      	ldrb	r3, [r4, #0]
			  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dmaBuff, dmaSize);
 800165c:	480b      	ldr	r0, [pc, #44]	@ (800168c <main+0x730>)
			  *(dmaBuff+dmaSize) = '\r';
 800165e:	b2db      	uxtb	r3, r3
 8001660:	220d      	movs	r2, #13
 8001662:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 8001664:	7823      	ldrb	r3, [r4, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	b2db      	uxtb	r3, r3
 800166a:	7023      	strb	r3, [r4, #0]
			  *(dmaBuff+dmaSize) = '\n';
 800166c:	7823      	ldrb	r3, [r4, #0]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	220a      	movs	r2, #10
 8001672:	54ea      	strb	r2, [r5, r3]
			  dmaSize++;
 8001674:	7823      	ldrb	r3, [r4, #0]
 8001676:	3301      	adds	r3, #1
 8001678:	b2db      	uxtb	r3, r3
 800167a:	7023      	strb	r3, [r4, #0]
			  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dmaBuff, dmaSize);
 800167c:	7822      	ldrb	r2, [r4, #0]
 800167e:	4629      	mov	r1, r5
 8001680:	f002 fdf2 	bl	8004268 <HAL_UART_Transmit_DMA>
			  uartDmaFlag = 1;
 8001684:	2301      	movs	r3, #1
 8001686:	7033      	strb	r3, [r6, #0]
 8001688:	e66c      	b.n	8001364 <main+0x408>
 800168a:	bf00      	nop
 800168c:	20004198 	.word	0x20004198
 8001690:	fffffc18 	.word	0xfffffc18
 8001694:	20004124 	.word	0x20004124
 8001698:	20004120 	.word	0x20004120
 800169c:	200040c4 	.word	0x200040c4

080016a0 <Error_Handler>:
 80016a0:	b672      	cpsid	i
  while (1)
 80016a2:	e7fe      	b.n	80016a2 <Error_Handler+0x2>

080016a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a4:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <HAL_MspInit+0x2c>)
 80016a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016a8:	f042 0201 	orr.w	r2, r2, #1
 80016ac:	661a      	str	r2, [r3, #96]	@ 0x60
 80016ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 80016b0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	f002 0201 	and.w	r2, r2, #1
 80016b6:	9200      	str	r2, [sp, #0]
 80016b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80016bc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80016c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016cc:	b002      	add	sp, #8
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000

080016d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016d4:	b510      	push	{r4, lr}
 80016d6:	4604      	mov	r4, r0
 80016d8:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016da:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016dc:	2244      	movs	r2, #68	@ 0x44
 80016de:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80016e4:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80016e8:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ea:	f003 ff29 	bl	8005540 <memset>
  if(hadc->Instance==ADC1)
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016f4:	d001      	beq.n	80016fa <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016f6:	b018      	add	sp, #96	@ 0x60
 80016f8:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80016fa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80016fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001702:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001704:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001706:	9316      	str	r3, [sp, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001708:	f002 f82c 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 800170c:	bb38      	cbnz	r0, 800175e <HAL_ADC_MspInit+0x8a>
    __HAL_RCC_ADC12_CLK_ENABLE();
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <HAL_ADC_MspInit+0x90>)
 8001710:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001712:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 8001716:	64d8      	str	r0, [r3, #76]	@ 0x4c
 8001718:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800171a:	f400 5000 	and.w	r0, r0, #8192	@ 0x2000
 800171e:	9000      	str	r0, [sp, #0]
 8001720:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001724:	f040 0001 	orr.w	r0, r0, #1
 8001728:	64d8      	str	r0, [r3, #76]	@ 0x4c
 800172a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172c:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(SD_ADC_GPIO_Port, &GPIO_InitStruct);
 8001734:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = SD_ADC_Pin;
 8001736:	2201      	movs	r2, #1
    HAL_GPIO_Init(SD_ADC_GPIO_Port, &GPIO_InitStruct);
 8001738:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = SD_ADC_Pin;
 800173c:	2303      	movs	r3, #3
 800173e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001744:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(SD_ADC_GPIO_Port, &GPIO_InitStruct);
 8001746:	f001 fadb 	bl	8002d00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800174a:	4622      	mov	r2, r4
 800174c:	4621      	mov	r1, r4
 800174e:	2012      	movs	r0, #18
 8001750:	f000 ffb6 	bl	80026c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001754:	2012      	movs	r0, #18
 8001756:	f000 ffef 	bl	8002738 <HAL_NVIC_EnableIRQ>
}
 800175a:	b018      	add	sp, #96	@ 0x60
 800175c:	bd10      	pop	{r4, pc}
      Error_Handler();
 800175e:	f7ff ff9f 	bl	80016a0 <Error_Handler>
 8001762:	e7d4      	b.n	800170e <HAL_ADC_MspInit+0x3a>
 8001764:	40021000 	.word	0x40021000

08001768 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001768:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 800176a:	4a1b      	ldr	r2, [pc, #108]	@ (80017d8 <HAL_DAC_MspInit+0x70>)
 800176c:	6801      	ldr	r1, [r0, #0]
{
 800176e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	2300      	movs	r3, #0
  if(hdac->Instance==DAC1)
 8001772:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001778:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800177c:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC1)
 800177e:	d002      	beq.n	8001786 <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001780:	b009      	add	sp, #36	@ 0x24
 8001782:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001786:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800178a:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = SD_DAC_Pin;
 800178e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80017d0 <HAL_DAC_MspInit+0x68>
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001792:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001794:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001798:	64da      	str	r2, [r3, #76]	@ 0x4c
 800179a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800179c:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 80017a0:	9200      	str	r2, [sp, #0]
 80017a2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(SD_DAC_GPIO_Port, &GPIO_InitStruct);
 80017b4:	a902      	add	r1, sp, #8
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = SD_DAC_Pin;
 80017ba:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(SD_DAC_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f001 fa9e 	bl	8002d00 <HAL_GPIO_Init>
}
 80017c4:	b009      	add	sp, #36	@ 0x24
 80017c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80017ca:	bf00      	nop
 80017cc:	f3af 8000 	nop.w
 80017d0:	00000010 	.word	0x00000010
 80017d4:	00000003 	.word	0x00000003
 80017d8:	50000800 	.word	0x50000800

080017dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017dc:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 80017de:	6803      	ldr	r3, [r0, #0]
 80017e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
{
 80017e4:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 80017e6:	d008      	beq.n	80017fa <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80017e8:	4a20      	ldr	r2, [pc, #128]	@ (800186c <HAL_TIM_Base_MspInit+0x90>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d028      	beq.n	8001840 <HAL_TIM_Base_MspInit+0x64>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80017ee:	4a20      	ldr	r2, [pc, #128]	@ (8001870 <HAL_TIM_Base_MspInit+0x94>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d010      	beq.n	8001816 <HAL_TIM_Base_MspInit+0x3a>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80017f4:	b005      	add	sp, #20
 80017f6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017fa:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80017fe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001800:	f042 0201 	orr.w	r2, r2, #1
 8001804:	659a      	str	r2, [r3, #88]	@ 0x58
 8001806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	9301      	str	r3, [sp, #4]
 800180e:	9b01      	ldr	r3, [sp, #4]
}
 8001810:	b005      	add	sp, #20
 8001812:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001816:	4b17      	ldr	r3, [pc, #92]	@ (8001874 <HAL_TIM_Base_MspInit+0x98>)
 8001818:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800181a:	f041 0104 	orr.w	r1, r1, #4
 800181e:	6599      	str	r1, [r3, #88]	@ 0x58
 8001820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800182a:	201e      	movs	r0, #30
 800182c:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 800182e:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001830:	f000 ff46 	bl	80026c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001834:	201e      	movs	r0, #30
}
 8001836:	b005      	add	sp, #20
 8001838:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800183c:	f000 bf7c 	b.w	8002738 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001840:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <HAL_TIM_Base_MspInit+0x98>)
 8001842:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8001844:	f041 0102 	orr.w	r1, r1, #2
 8001848:	6599      	str	r1, [r3, #88]	@ 0x58
 800184a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800184c:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001854:	201d      	movs	r0, #29
 8001856:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001858:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800185a:	f000 ff31 	bl	80026c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800185e:	201d      	movs	r0, #29
}
 8001860:	b005      	add	sp, #20
 8001862:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001866:	f000 bf67 	b.w	8002738 <HAL_NVIC_EnableIRQ>
 800186a:	bf00      	nop
 800186c:	40000400 	.word	0x40000400
 8001870:	40000800 	.word	0x40000800
 8001874:	40021000 	.word	0x40021000

08001878 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001878:	b530      	push	{r4, r5, lr}
 800187a:	4604      	mov	r4, r0
 800187c:	b099      	sub	sp, #100	@ 0x64
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001880:	2244      	movs	r2, #68	@ 0x44
 8001882:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001888:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800188c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800188e:	f003 fe57 	bl	8005540 <memset>
  if(huart->Instance==USART1)
 8001892:	4b2a      	ldr	r3, [pc, #168]	@ (800193c <HAL_UART_MspInit+0xc4>)
 8001894:	6822      	ldr	r2, [r4, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d001      	beq.n	800189e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800189a:	b019      	add	sp, #100	@ 0x64
 800189c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800189e:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018a2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a4:	f001 ff5e 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 80018a8:	2800      	cmp	r0, #0
 80018aa:	d141      	bne.n	8001930 <HAL_UART_MspInit+0xb8>
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ac:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_UART_MspInit+0xc8>)
    hdma_usart1_tx.Instance = DMA1_Channel1;
 80018ae:	4d25      	ldr	r5, [pc, #148]	@ (8001944 <HAL_UART_MspInit+0xcc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80018b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80018b6:	661a      	str	r2, [r3, #96]	@ 0x60
 80018b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018ba:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80018be:	9200      	str	r2, [sp, #0]
 80018c0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018c4:	f042 0201 	orr.w	r2, r2, #1
 80018c8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018d2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80018d6:	2302      	movs	r3, #2
 80018d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018dc:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018e8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018ee:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f001 fa06 	bl	8002d00 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80018f4:	4914      	ldr	r1, [pc, #80]	@ (8001948 <HAL_UART_MspInit+0xd0>)
 80018f6:	2219      	movs	r2, #25
 80018f8:	2300      	movs	r3, #0
 80018fa:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80018fe:	4628      	mov	r0, r5
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001900:	2110      	movs	r1, #16
 8001902:	2280      	movs	r2, #128	@ 0x80
 8001904:	e9c5 1302 	strd	r1, r3, [r5, #8]
 8001908:	e9c5 3305 	strd	r3, r3, [r5, #20]
 800190c:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8001910:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001912:	f001 f847 	bl	80029a4 <HAL_DMA_Init>
 8001916:	b970      	cbnz	r0, 8001936 <HAL_UART_MspInit+0xbe>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001918:	2200      	movs	r2, #0
 800191a:	4611      	mov	r1, r2
 800191c:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800191e:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8001920:	62ac      	str	r4, [r5, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001922:	f000 fecd 	bl	80026c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001926:	2025      	movs	r0, #37	@ 0x25
 8001928:	f000 ff06 	bl	8002738 <HAL_NVIC_EnableIRQ>
}
 800192c:	b019      	add	sp, #100	@ 0x64
 800192e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001930:	f7ff feb6 	bl	80016a0 <Error_Handler>
 8001934:	e7ba      	b.n	80018ac <HAL_UART_MspInit+0x34>
      Error_Handler();
 8001936:	f7ff feb3 	bl	80016a0 <Error_Handler>
 800193a:	e7ed      	b.n	8001918 <HAL_UART_MspInit+0xa0>
 800193c:	40013800 	.word	0x40013800
 8001940:	40021000 	.word	0x40021000
 8001944:	20004138 	.word	0x20004138
 8001948:	40020008 	.word	0x40020008

0800194c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800194c:	e7fe      	b.n	800194c <NMI_Handler>
 800194e:	bf00      	nop

08001950 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001950:	e7fe      	b.n	8001950 <HardFault_Handler>
 8001952:	bf00      	nop

08001954 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001954:	e7fe      	b.n	8001954 <MemManage_Handler>
 8001956:	bf00      	nop

08001958 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001958:	e7fe      	b.n	8001958 <BusFault_Handler>
 800195a:	bf00      	nop

0800195c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800195c:	e7fe      	b.n	800195c <UsageFault_Handler>
 800195e:	bf00      	nop

08001960 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop

08001964 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop

08001968 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop

0800196c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800196c:	f000 b888 	b.w	8001a80 <HAL_IncTick>

08001970 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001970:	4801      	ldr	r0, [pc, #4]	@ (8001978 <DMA1_Channel1_IRQHandler+0x8>)
 8001972:	f001 b977 	b.w	8002c64 <HAL_DMA_IRQHandler>
 8001976:	bf00      	nop
 8001978:	20004138 	.word	0x20004138

0800197c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800197c:	4801      	ldr	r0, [pc, #4]	@ (8001984 <ADC1_2_IRQHandler+0x8>)
 800197e:	f000 b9a5 	b.w	8001ccc <HAL_ADC_IRQHandler>
 8001982:	bf00      	nop
 8001984:	20004324 	.word	0x20004324

08001988 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001988:	4801      	ldr	r0, [pc, #4]	@ (8001990 <TIM3_IRQHandler+0x8>)
 800198a:	f002 b9fb 	b.w	8003d84 <HAL_TIM_IRQHandler>
 800198e:	bf00      	nop
 8001990:	20004278 	.word	0x20004278

08001994 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001994:	4801      	ldr	r0, [pc, #4]	@ (800199c <TIM4_IRQHandler+0x8>)
 8001996:	f002 b9f5 	b.w	8003d84 <HAL_TIM_IRQHandler>
 800199a:	bf00      	nop
 800199c:	2000422c 	.word	0x2000422c

080019a0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019a0:	4801      	ldr	r0, [pc, #4]	@ (80019a8 <USART1_IRQHandler+0x8>)
 80019a2:	f002 bd47 	b.w	8004434 <HAL_UART_IRQHandler>
 80019a6:	bf00      	nop
 80019a8:	20004198 	.word	0x20004198

080019ac <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019ac:	4a03      	ldr	r2, [pc, #12]	@ (80019bc <SystemInit+0x10>)
 80019ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80019b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019b6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019c0:	480d      	ldr	r0, [pc, #52]	@ (80019f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019c2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit  
 80019c4:	f7ff fff2 	bl	80019ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019c8:	480c      	ldr	r0, [pc, #48]	@ (80019fc <LoopForever+0x6>)
  ldr r1, =_edata
 80019ca:	490d      	ldr	r1, [pc, #52]	@ (8001a00 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a04 <LoopForever+0xe>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80019d0:	e002      	b.n	80019d8 <LoopCopyDataInit>

080019d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019d6:	3304      	adds	r3, #4

080019d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019dc:	d3f9      	bcc.n	80019d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019de:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019e0:	4c0a      	ldr	r4, [pc, #40]	@ (8001a0c <LoopForever+0x16>)
  movs r3, #0
 80019e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019e4:	e001      	b.n	80019ea <LoopFillZerobss>

080019e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e8:	3204      	adds	r2, #4

080019ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ec:	d3fb      	bcc.n	80019e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ee:	f003 fdaf 	bl	8005550 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019f2:	f7ff fab3 	bl	8000f5c <main>

080019f6 <LoopForever>:

LoopForever:
    b LoopForever
 80019f6:	e7fe      	b.n	80019f6 <LoopForever>
  ldr   r0, =_estack
 80019f8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80019fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a00:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001a04:	08005600 	.word	0x08005600
  ldr r2, =_sbss
 8001a08:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001a0c:	20004394 	.word	0x20004394

08001a10 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a10:	e7fe      	b.n	8001a10 <AES_IRQHandler>
	...

08001a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8001a16:	4b0f      	ldr	r3, [pc, #60]	@ (8001a54 <HAL_InitTick+0x40>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	b90b      	cbnz	r3, 8001a20 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a1c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8001a1e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a20:	490d      	ldr	r1, [pc, #52]	@ (8001a58 <HAL_InitTick+0x44>)
 8001a22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a26:	4605      	mov	r5, r0
 8001a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2c:	6808      	ldr	r0, [r1, #0]
 8001a2e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a32:	f000 fe8f 	bl	8002754 <HAL_SYSTICK_Config>
 8001a36:	4604      	mov	r4, r0
 8001a38:	2800      	cmp	r0, #0
 8001a3a:	d1ef      	bne.n	8001a1c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a3c:	2d0f      	cmp	r5, #15
 8001a3e:	d8ed      	bhi.n	8001a1c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a40:	4602      	mov	r2, r0
 8001a42:	4629      	mov	r1, r5
 8001a44:	f04f 30ff 	mov.w	r0, #4294967295
 8001a48:	f000 fe3a 	bl	80026c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a4c:	4b03      	ldr	r3, [pc, #12]	@ (8001a5c <HAL_InitTick+0x48>)
 8001a4e:	4620      	mov	r0, r4
 8001a50:	601d      	str	r5, [r3, #0]
}
 8001a52:	bd38      	pop	{r3, r4, r5, pc}
 8001a54:	20000088 	.word	0x20000088
 8001a58:	20000084 	.word	0x20000084
 8001a5c:	2000008c 	.word	0x2000008c

08001a60 <HAL_Init>:
{
 8001a60:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a62:	2003      	movs	r0, #3
 8001a64:	f000 fe1a 	bl	800269c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a68:	200f      	movs	r0, #15
 8001a6a:	f7ff ffd3 	bl	8001a14 <HAL_InitTick>
 8001a6e:	b110      	cbz	r0, 8001a76 <HAL_Init+0x16>
    status = HAL_ERROR;
 8001a70:	2401      	movs	r4, #1
}
 8001a72:	4620      	mov	r0, r4
 8001a74:	bd10      	pop	{r4, pc}
 8001a76:	4604      	mov	r4, r0
    HAL_MspInit();
 8001a78:	f7ff fe14 	bl	80016a4 <HAL_MspInit>
}
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	bd10      	pop	{r4, pc}

08001a80 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001a80:	4a03      	ldr	r2, [pc, #12]	@ (8001a90 <HAL_IncTick+0x10>)
 8001a82:	4904      	ldr	r1, [pc, #16]	@ (8001a94 <HAL_IncTick+0x14>)
 8001a84:	6813      	ldr	r3, [r2, #0]
 8001a86:	6809      	ldr	r1, [r1, #0]
 8001a88:	440b      	add	r3, r1
 8001a8a:	6013      	str	r3, [r2, #0]
}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	20004390 	.word	0x20004390
 8001a94:	20000088 	.word	0x20000088

08001a98 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001a98:	4b01      	ldr	r3, [pc, #4]	@ (8001aa0 <HAL_GetTick+0x8>)
 8001a9a:	6818      	ldr	r0, [r3, #0]
}
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20004390 	.word	0x20004390

08001aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aa4:	b538      	push	{r3, r4, r5, lr}
 8001aa6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001aa8:	f7ff fff6 	bl	8001a98 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aac:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001aae:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001ab0:	d002      	beq.n	8001ab8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ab2:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <HAL_Delay+0x20>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ab8:	f7ff ffee 	bl	8001a98 <HAL_GetTick>
 8001abc:	1b40      	subs	r0, r0, r5
 8001abe:	42a0      	cmp	r0, r4
 8001ac0:	d3fa      	bcc.n	8001ab8 <HAL_Delay+0x14>
  {
  }
}
 8001ac2:	bd38      	pop	{r3, r4, r5, pc}
 8001ac4:	20000088 	.word	0x20000088

08001ac8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ac8:	b530      	push	{r4, r5, lr}
 8001aca:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ad0:	2800      	cmp	r0, #0
 8001ad2:	f000 80ac 	beq.w	8001c2e <HAL_ADC_Init+0x166>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ad6:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8001ad8:	4604      	mov	r4, r0
 8001ada:	2d00      	cmp	r5, #0
 8001adc:	f000 80ac 	beq.w	8001c38 <HAL_ADC_Init+0x170>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ae0:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ae2:	6893      	ldr	r3, [r2, #8]
 8001ae4:	009d      	lsls	r5, r3, #2
 8001ae6:	d505      	bpl.n	8001af4 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ae8:	6893      	ldr	r3, [r2, #8]
 8001aea:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001aee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001af2:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001af4:	6893      	ldr	r3, [r2, #8]
 8001af6:	00d8      	lsls	r0, r3, #3
 8001af8:	d419      	bmi.n	8001b2e <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001afa:	4b6b      	ldr	r3, [pc, #428]	@ (8001ca8 <HAL_ADC_Init+0x1e0>)
 8001afc:	486b      	ldr	r0, [pc, #428]	@ (8001cac <HAL_ADC_Init+0x1e4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8001b00:	6891      	ldr	r1, [r2, #8]
 8001b02:	099b      	lsrs	r3, r3, #6
 8001b04:	fba0 0303 	umull	r0, r3, r0, r3
 8001b08:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8001b0c:	099b      	lsrs	r3, r3, #6
 8001b0e:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8001b12:	3301      	adds	r3, #1
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001b1a:	6091      	str	r1, [r2, #8]
 8001b1c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001b1e:	9b01      	ldr	r3, [sp, #4]
 8001b20:	b12b      	cbz	r3, 8001b2e <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8001b22:	9b01      	ldr	r3, [sp, #4]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001b28:	9b01      	ldr	r3, [sp, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f9      	bne.n	8001b22 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b2e:	6893      	ldr	r3, [r2, #8]
 8001b30:	00d9      	lsls	r1, r3, #3
 8001b32:	d47f      	bmi.n	8001c34 <HAL_ADC_Init+0x16c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b34:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001b36:	f043 0310 	orr.w	r3, r3, #16
 8001b3a:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b3c:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001b3e:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b40:	4303      	orrs	r3, r0
 8001b42:	6623      	str	r3, [r4, #96]	@ 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b44:	6893      	ldr	r3, [r2, #8]
 8001b46:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b4a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001b4c:	d16b      	bne.n	8001c26 <HAL_ADC_Init+0x15e>
 8001b4e:	06db      	lsls	r3, r3, #27
 8001b50:	d469      	bmi.n	8001c26 <HAL_ADC_Init+0x15e>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b52:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001b54:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b5e:	6893      	ldr	r3, [r2, #8]
 8001b60:	07dd      	lsls	r5, r3, #31
 8001b62:	d409      	bmi.n	8001b78 <HAL_ADC_Init+0xb0>
 8001b64:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f013 0f01 	tst.w	r3, #1
 8001b6e:	4b50      	ldr	r3, [pc, #320]	@ (8001cb0 <HAL_ADC_Init+0x1e8>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	d101      	bne.n	8001b78 <HAL_ADC_Init+0xb0>
 8001b74:	07d9      	lsls	r1, r3, #31
 8001b76:	d572      	bpl.n	8001c5e <HAL_ADC_Init+0x196>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8001b78:	68e5      	ldr	r5, [r4, #12]
 8001b7a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b7c:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8001b80:	432b      	orrs	r3, r5
 8001b82:	68a5      	ldr	r5, [r4, #8]
 8001b84:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b86:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b88:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8001b8a:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b92:	d057      	beq.n	8001c44 <HAL_ADC_Init+0x17c>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b94:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001b96:	b121      	cbz	r1, 8001ba2 <HAL_ADC_Init+0xda>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8001b98:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b9a:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001b9e:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ba0:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001ba2:	68d5      	ldr	r5, [r2, #12]
 8001ba4:	4943      	ldr	r1, [pc, #268]	@ (8001cb4 <HAL_ADC_Init+0x1ec>)
 8001ba6:	4029      	ands	r1, r5
 8001ba8:	4319      	orrs	r1, r3
 8001baa:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bac:	6913      	ldr	r3, [r2, #16]
 8001bae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001bb0:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	6113      	str	r3, [r2, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001bb8:	6893      	ldr	r3, [r2, #8]
 8001bba:	071b      	lsls	r3, r3, #28
 8001bbc:	d424      	bmi.n	8001c08 <HAL_ADC_Init+0x140>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bbe:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bc0:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bc4:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bc6:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bca:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bcc:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001bd0:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bd4:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 8001bd6:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bd8:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001bda:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8001bdc:	2900      	cmp	r1, #0
 8001bde:	d046      	beq.n	8001c6e <HAL_ADC_Init+0x1a6>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001be6:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8001bea:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001bee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bf2:	430b      	orrs	r3, r1
 8001bf4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001bf8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d042      	beq.n	8001c86 <HAL_ADC_Init+0x1be>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c00:	6913      	ldr	r3, [r2, #16]
 8001c02:	f023 0301 	bic.w	r3, r3, #1
 8001c06:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c08:	6963      	ldr	r3, [r4, #20]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d01f      	beq.n	8001c4e <HAL_ADC_Init+0x186>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c0e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001c10:	f023 030f 	bic.w	r3, r3, #15
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c16:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001c18:	f023 0303 	bic.w	r3, r3, #3
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001c22:	b003      	add	sp, #12
 8001c24:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c26:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001c28:	f043 0310 	orr.w	r3, r3, #16
 8001c2c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8001c2e:	2001      	movs	r0, #1
}
 8001c30:	b003      	add	sp, #12
 8001c32:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c34:	2000      	movs	r0, #0
 8001c36:	e785      	b.n	8001b44 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8001c38:	f7ff fd4c 	bl	80016d4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001c3c:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8001c3e:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8001c42:	e74d      	b.n	8001ae0 <HAL_ADC_Init+0x18>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c44:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001c46:	3901      	subs	r1, #1
 8001c48:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8001c4c:	e7a2      	b.n	8001b94 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c4e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001c50:	6a23      	ldr	r3, [r4, #32]
 8001c52:	f021 010f 	bic.w	r1, r1, #15
 8001c56:	3b01      	subs	r3, #1
 8001c58:	430b      	orrs	r3, r1
 8001c5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5c:	e7db      	b.n	8001c16 <HAL_ADC_Init+0x14e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c5e:	4916      	ldr	r1, [pc, #88]	@ (8001cb8 <HAL_ADC_Init+0x1f0>)
 8001c60:	6865      	ldr	r5, [r4, #4]
 8001c62:	688b      	ldr	r3, [r1, #8]
 8001c64:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001c68:	432b      	orrs	r3, r5
 8001c6a:	608b      	str	r3, [r1, #8]
}
 8001c6c:	e784      	b.n	8001b78 <HAL_ADC_Init+0xb0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001c6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c72:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001c74:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8001c78:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c80:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001c84:	e7b8      	b.n	8001bf8 <HAL_ADC_Init+0x130>
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c86:	6911      	ldr	r1, [r2, #16]
 8001c88:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001c8a:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8001c8c:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8001c90:	f021 0104 	bic.w	r1, r1, #4
 8001c94:	432b      	orrs	r3, r5
 8001c96:	430b      	orrs	r3, r1
 8001c98:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8001c9a:	430b      	orrs	r3, r1
 8001c9c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8001c9e:	430b      	orrs	r3, r1
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6113      	str	r3, [r2, #16]
 8001ca6:	e7af      	b.n	8001c08 <HAL_ADC_Init+0x140>
 8001ca8:	20000084 	.word	0x20000084
 8001cac:	053e2d63 	.word	0x053e2d63
 8001cb0:	50000100 	.word	0x50000100
 8001cb4:	fff04007 	.word	0xfff04007
 8001cb8:	50000300 	.word	0x50000300

08001cbc <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001cbc:	6803      	ldr	r3, [r0, #0]
 8001cbe:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop

08001cc4 <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop

08001cc8 <HAL_ADC_ErrorCallback>:
  *           "HAL_ADC_Start_DMA()"
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop

08001ccc <HAL_ADC_IRQHandler>:
{
 8001ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001cce:	6803      	ldr	r3, [r0, #0]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001cd0:	4a8d      	ldr	r2, [pc, #564]	@ (8001f08 <HAL_ADC_IRQHandler+0x23c>)
 8001cd2:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001cd4:	685e      	ldr	r6, [r3, #4]
 8001cd6:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001cd8:	07a9      	lsls	r1, r5, #30
{
 8001cda:	4604      	mov	r4, r0
 8001cdc:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001ce0:	d502      	bpl.n	8001ce8 <HAL_ADC_IRQHandler+0x1c>
 8001ce2:	07b2      	lsls	r2, r6, #30
 8001ce4:	f100 809f 	bmi.w	8001e26 <HAL_ADC_IRQHandler+0x15a>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ce8:	0769      	lsls	r1, r5, #29
 8001cea:	d579      	bpl.n	8001de0 <HAL_ADC_IRQHandler+0x114>
 8001cec:	0772      	lsls	r2, r6, #29
 8001cee:	d577      	bpl.n	8001de0 <HAL_ADC_IRQHandler+0x114>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cf0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001cf2:	06d2      	lsls	r2, r2, #27
 8001cf4:	d403      	bmi.n	8001cfe <HAL_ADC_IRQHandler+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cf6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001cf8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cfc:	65e2      	str	r2, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001d04:	d11c      	bne.n	8001d40 <HAL_ADC_IRQHandler+0x74>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d06:	4a81      	ldr	r2, [pc, #516]	@ (8001f0c <HAL_ADC_IRQHandler+0x240>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	f000 80dd 	beq.w	8001ec8 <HAL_ADC_IRQHandler+0x1fc>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d0e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001d10:	0491      	lsls	r1, r2, #18
 8001d12:	d415      	bmi.n	8001d40 <HAL_ADC_IRQHandler+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	0712      	lsls	r2, r2, #28
 8001d18:	d512      	bpl.n	8001d40 <HAL_ADC_IRQHandler+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	0750      	lsls	r0, r2, #29
 8001d1e:	f100 80e1 	bmi.w	8001ee4 <HAL_ADC_IRQHandler+0x218>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	f022 020c 	bic.w	r2, r2, #12
 8001d28:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d2a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001d2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d30:	65e3      	str	r3, [r4, #92]	@ 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001d32:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001d34:	04d9      	lsls	r1, r3, #19
 8001d36:	d403      	bmi.n	8001d40 <HAL_ADC_IRQHandler+0x74>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d38:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8001d40:	4620      	mov	r0, r4
 8001d42:	f7ff f801 	bl	8000d48 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d46:	6823      	ldr	r3, [r4, #0]
 8001d48:	220c      	movs	r2, #12
 8001d4a:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001d4c:	06aa      	lsls	r2, r5, #26
 8001d4e:	d54d      	bpl.n	8001dec <HAL_ADC_IRQHandler+0x120>
 8001d50:	06b0      	lsls	r0, r6, #26
 8001d52:	d54b      	bpl.n	8001dec <HAL_ADC_IRQHandler+0x120>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d54:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d56:	06d0      	lsls	r0, r2, #27
 8001d58:	d403      	bmi.n	8001d62 <HAL_ADC_IRQHandler+0x96>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d5a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d60:	65e2      	str	r2, [r4, #92]	@ 0x5c
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d62:	496a      	ldr	r1, [pc, #424]	@ (8001f0c <HAL_ADC_IRQHandler+0x240>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d66:	68d8      	ldr	r0, [r3, #12]
 8001d68:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d6a:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
 8001d6e:	d068      	beq.n	8001e42 <HAL_ADC_IRQHandler+0x176>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d70:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001d72:	b9d2      	cbnz	r2, 8001daa <HAL_ADC_IRQHandler+0xde>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001d74:	018a      	lsls	r2, r1, #6
 8001d76:	f100 809f 	bmi.w	8001eb8 <HAL_ADC_IRQHandler+0x1ec>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	0650      	lsls	r0, r2, #25
 8001d7e:	d514      	bpl.n	8001daa <HAL_ADC_IRQHandler+0xde>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001d80:	0289      	lsls	r1, r1, #10
 8001d82:	d412      	bmi.n	8001daa <HAL_ADC_IRQHandler+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d84:	689a      	ldr	r2, [r3, #8]
 8001d86:	0712      	lsls	r2, r2, #28
 8001d88:	f100 80b5 	bmi.w	8001ef6 <HAL_ADC_IRQHandler+0x22a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001d8c:	685a      	ldr	r2, [r3, #4]
 8001d8e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d92:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001d94:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001d96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d9a:	65e3      	str	r3, [r4, #92]	@ 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001d9c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001d9e:	05d8      	lsls	r0, r3, #23
 8001da0:	d403      	bmi.n	8001daa <HAL_ADC_IRQHandler+0xde>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001da2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001daa:	4620      	mov	r0, r4
 8001dac:	f000 fc06 	bl	80025bc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001db0:	6823      	ldr	r3, [r4, #0]
 8001db2:	2260      	movs	r2, #96	@ 0x60
 8001db4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001db6:	0629      	lsls	r1, r5, #24
 8001db8:	d501      	bpl.n	8001dbe <HAL_ADC_IRQHandler+0xf2>
 8001dba:	0632      	lsls	r2, r6, #24
 8001dbc:	d455      	bmi.n	8001e6a <HAL_ADC_IRQHandler+0x19e>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001dbe:	05e8      	lsls	r0, r5, #23
 8001dc0:	d501      	bpl.n	8001dc6 <HAL_ADC_IRQHandler+0xfa>
 8001dc2:	05f1      	lsls	r1, r6, #23
 8001dc4:	d45c      	bmi.n	8001e80 <HAL_ADC_IRQHandler+0x1b4>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001dc6:	05aa      	lsls	r2, r5, #22
 8001dc8:	d501      	bpl.n	8001dce <HAL_ADC_IRQHandler+0x102>
 8001dca:	05b0      	lsls	r0, r6, #22
 8001dcc:	d441      	bmi.n	8001e52 <HAL_ADC_IRQHandler+0x186>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001dce:	06e9      	lsls	r1, r5, #27
 8001dd0:	d501      	bpl.n	8001dd6 <HAL_ADC_IRQHandler+0x10a>
 8001dd2:	06f2      	lsls	r2, r6, #27
 8001dd4:	d40f      	bmi.n	8001df6 <HAL_ADC_IRQHandler+0x12a>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001dd6:	0569      	lsls	r1, r5, #21
 8001dd8:	d501      	bpl.n	8001dde <HAL_ADC_IRQHandler+0x112>
 8001dda:	0572      	lsls	r2, r6, #21
 8001ddc:	d45c      	bmi.n	8001e98 <HAL_ADC_IRQHandler+0x1cc>
}
 8001dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001de0:	0728      	lsls	r0, r5, #28
 8001de2:	d5b3      	bpl.n	8001d4c <HAL_ADC_IRQHandler+0x80>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001de4:	0731      	lsls	r1, r6, #28
 8001de6:	d483      	bmi.n	8001cf0 <HAL_ADC_IRQHandler+0x24>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001de8:	06aa      	lsls	r2, r5, #26
 8001dea:	d4b1      	bmi.n	8001d50 <HAL_ADC_IRQHandler+0x84>
 8001dec:	0669      	lsls	r1, r5, #25
 8001dee:	d5e2      	bpl.n	8001db6 <HAL_ADC_IRQHandler+0xea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001df0:	0672      	lsls	r2, r6, #25
 8001df2:	d5e0      	bpl.n	8001db6 <HAL_ADC_IRQHandler+0xea>
 8001df4:	e7ae      	b.n	8001d54 <HAL_ADC_IRQHandler+0x88>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001df6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001df8:	b132      	cbz	r2, 8001e08 <HAL_ADC_IRQHandler+0x13c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001dfa:	2f00      	cmp	r7, #0
 8001dfc:	d06e      	beq.n	8001edc <HAL_ADC_IRQHandler+0x210>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001dfe:	4a42      	ldr	r2, [pc, #264]	@ (8001f08 <HAL_ADC_IRQHandler+0x23c>)
 8001e00:	6892      	ldr	r2, [r2, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001e02:	f412 4f60 	tst.w	r2, #57344	@ 0xe000
 8001e06:	d00b      	beq.n	8001e20 <HAL_ADC_IRQHandler+0x154>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001e08:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001e0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e0e:	65e3      	str	r3, [r4, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e10:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001e12:	f043 0302 	orr.w	r3, r3, #2
 8001e16:	6623      	str	r3, [r4, #96]	@ 0x60
      HAL_ADC_ErrorCallback(hadc);
 8001e18:	4620      	mov	r0, r4
 8001e1a:	f7ff ff55 	bl	8001cc8 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e1e:	6823      	ldr	r3, [r4, #0]
 8001e20:	2210      	movs	r2, #16
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	e7d7      	b.n	8001dd6 <HAL_ADC_IRQHandler+0x10a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e26:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001e28:	06d8      	lsls	r0, r3, #27
 8001e2a:	d403      	bmi.n	8001e34 <HAL_ADC_IRQHandler+0x168>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001e2c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001e2e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e32:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001e34:	4620      	mov	r0, r4
 8001e36:	f000 fbc9 	bl	80025cc <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001e3a:	6823      	ldr	r3, [r4, #0]
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	e752      	b.n	8001ce8 <HAL_ADC_IRQHandler+0x1c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e42:	21c1      	movs	r1, #193	@ 0xc1
 8001e44:	40f9      	lsrs	r1, r7
 8001e46:	07c9      	lsls	r1, r1, #31
 8001e48:	d492      	bmi.n	8001d70 <HAL_ADC_IRQHandler+0xa4>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e4a:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8001e4e:	68c9      	ldr	r1, [r1, #12]
 8001e50:	e78f      	b.n	8001d72 <HAL_ADC_IRQHandler+0xa6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001e52:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e58:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	f000 fbb4 	bl	80025c8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001e60:	6823      	ldr	r3, [r4, #0]
 8001e62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	e7b1      	b.n	8001dce <HAL_ADC_IRQHandler+0x102>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e6a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e70:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e72:	4620      	mov	r0, r4
 8001e74:	f7ff ff26 	bl	8001cc4 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001e78:	6823      	ldr	r3, [r4, #0]
 8001e7a:	2280      	movs	r2, #128	@ 0x80
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	e79e      	b.n	8001dbe <HAL_ADC_IRQHandler+0xf2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001e80:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001e82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e86:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001e88:	4620      	mov	r0, r4
 8001e8a:	f000 fb9b 	bl	80025c4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	e796      	b.n	8001dc6 <HAL_ADC_IRQHandler+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001e98:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001e9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e9e:	65e2      	str	r2, [r4, #92]	@ 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001ea0:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001ea2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001ea6:	f042 0208 	orr.w	r2, r2, #8
 8001eaa:	6622      	str	r2, [r4, #96]	@ 0x60
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001eac:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001eae:	6019      	str	r1, [r3, #0]
}
 8001eb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001eb4:	f000 bb84 	b.w	80025c0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001eb8:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001ebc:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001ec0:	4302      	orrs	r2, r0
 8001ec2:	f47f af72 	bne.w	8001daa <HAL_ADC_IRQHandler+0xde>
 8001ec6:	e758      	b.n	8001d7a <HAL_ADC_IRQHandler+0xae>
 8001ec8:	f240 2221 	movw	r2, #545	@ 0x221
 8001ecc:	40fa      	lsrs	r2, r7
 8001ece:	07d0      	lsls	r0, r2, #31
 8001ed0:	f53f af1d 	bmi.w	8001d0e <HAL_ADC_IRQHandler+0x42>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ed4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001ed8:	68d2      	ldr	r2, [r2, #12]
 8001eda:	e719      	b.n	8001d10 <HAL_ADC_IRQHandler+0x44>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001edc:	68da      	ldr	r2, [r3, #12]
 8001ede:	07d0      	lsls	r0, r2, #31
 8001ee0:	d59e      	bpl.n	8001e20 <HAL_ADC_IRQHandler+0x154>
 8001ee2:	e791      	b.n	8001e08 <HAL_ADC_IRQHandler+0x13c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ee4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001ee6:	f043 0310 	orr.w	r3, r3, #16
 8001eea:	65e3      	str	r3, [r4, #92]	@ 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eec:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6623      	str	r3, [r4, #96]	@ 0x60
 8001ef4:	e724      	b.n	8001d40 <HAL_ADC_IRQHandler+0x74>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ef6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001ef8:	f043 0310 	orr.w	r3, r3, #16
 8001efc:	65e3      	str	r3, [r4, #92]	@ 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001efe:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6623      	str	r3, [r4, #96]	@ 0x60
 8001f06:	e750      	b.n	8001daa <HAL_ADC_IRQHandler+0xde>
 8001f08:	50000300 	.word	0x50000300
 8001f0c:	50000100 	.word	0x50000100

08001f10 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f14:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8001f18:	b082      	sub	sp, #8
 8001f1a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001f1c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8001f1e:	f04f 0000 	mov.w	r0, #0
 8001f22:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8001f24:	f000 812c 	beq.w	8002180 <HAL_ADC_ConfigChannel+0x270>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f28:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8001f2a:	2001      	movs	r0, #1
 8001f2c:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f30:	6894      	ldr	r4, [r2, #8]
 8001f32:	0764      	lsls	r4, r4, #29
 8001f34:	d455      	bmi.n	8001fe2 <HAL_ADC_ConfigChannel+0xd2>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001f36:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f38:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8001f3c:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f40:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8001f44:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f46:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8001f4a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8001f4e:	f854 500e 	ldr.w	r5, [r4, lr]
 8001f52:	261f      	movs	r6, #31
 8001f54:	fa00 f00c 	lsl.w	r0, r0, ip
 8001f58:	fa06 fc0c 	lsl.w	ip, r6, ip
 8001f5c:	ea25 0c0c 	bic.w	ip, r5, ip
 8001f60:	ea40 000c 	orr.w	r0, r0, ip
 8001f64:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f68:	6890      	ldr	r0, [r2, #8]
 8001f6a:	0747      	lsls	r7, r0, #29
 8001f6c:	d543      	bpl.n	8001ff6 <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f6e:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001f70:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f72:	6894      	ldr	r4, [r2, #8]
 8001f74:	07e5      	lsls	r5, r4, #31
 8001f76:	d412      	bmi.n	8001f9e <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001f78:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8001f7a:	4cc0      	ldr	r4, [pc, #768]	@ (800227c <HAL_ADC_ConfigChannel+0x36c>)
 8001f7c:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8001f80:	f006 0718 	and.w	r7, r6, #24
 8001f84:	40fc      	lsrs	r4, r7
 8001f86:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8001f8a:	4004      	ands	r4, r0
 8001f8c:	ea25 0507 	bic.w	r5, r5, r7
 8001f90:	432c      	orrs	r4, r5
 8001f92:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f96:	4cba      	ldr	r4, [pc, #744]	@ (8002280 <HAL_ADC_ConfigChannel+0x370>)
 8001f98:	42a6      	cmp	r6, r4
 8001f9a:	f000 80a1 	beq.w	80020e0 <HAL_ADC_ConfigChannel+0x1d0>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f9e:	49b9      	ldr	r1, [pc, #740]	@ (8002284 <HAL_ADC_ConfigChannel+0x374>)
 8001fa0:	4208      	tst	r0, r1
 8001fa2:	d01c      	beq.n	8001fde <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fa4:	4cb8      	ldr	r4, [pc, #736]	@ (8002288 <HAL_ADC_ConfigChannel+0x378>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001fa6:	4db9      	ldr	r5, [pc, #740]	@ (800228c <HAL_ADC_ConfigChannel+0x37c>)
 8001fa8:	68a1      	ldr	r1, [r4, #8]
 8001faa:	42a8      	cmp	r0, r5
 8001fac:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8001fb0:	d073      	beq.n	800209a <HAL_ADC_ConfigChannel+0x18a>
 8001fb2:	4db7      	ldr	r5, [pc, #732]	@ (8002290 <HAL_ADC_ConfigChannel+0x380>)
 8001fb4:	42a8      	cmp	r0, r5
 8001fb6:	d070      	beq.n	800209a <HAL_ADC_ConfigChannel+0x18a>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fb8:	4db6      	ldr	r5, [pc, #728]	@ (8002294 <HAL_ADC_ConfigChannel+0x384>)
 8001fba:	42a8      	cmp	r0, r5
 8001fbc:	f000 80e4 	beq.w	8002188 <HAL_ADC_ConfigChannel+0x278>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fc0:	4db5      	ldr	r5, [pc, #724]	@ (8002298 <HAL_ADC_ConfigChannel+0x388>)
 8001fc2:	42a8      	cmp	r0, r5
 8001fc4:	d10b      	bne.n	8001fde <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fc6:	0249      	lsls	r1, r1, #9
 8001fc8:	d409      	bmi.n	8001fde <HAL_ADC_ConfigChannel+0xce>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fca:	49b4      	ldr	r1, [pc, #720]	@ (800229c <HAL_ADC_ConfigChannel+0x38c>)
 8001fcc:	428a      	cmp	r2, r1
 8001fce:	d006      	beq.n	8001fde <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fd0:	68a2      	ldr	r2, [r4, #8]
 8001fd2:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001fd6:	4332      	orrs	r2, r6
 8001fd8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001fdc:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fde:	2000      	movs	r0, #0
 8001fe0:	e003      	b.n	8001fea <HAL_ADC_ConfigChannel+0xda>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fe2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fe4:	f042 0220 	orr.w	r2, r2, #32
 8001fe8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8001ff0:	b002      	add	sp, #8
 8001ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ff6:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001ff8:	6808      	ldr	r0, [r1, #0]
 8001ffa:	0726      	lsls	r6, r4, #28
 8001ffc:	d4b9      	bmi.n	8001f72 <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001ffe:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8002000:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8002004:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002006:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8002008:	40b4      	lsls	r4, r6
 800200a:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800200e:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8002012:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002016:	f102 0714 	add.w	r7, r2, #20
 800201a:	f000 8100 	beq.w	800221e <HAL_ADC_ConfigChannel+0x30e>
  MODIFY_REG(*preg,
 800201e:	40b5      	lsls	r5, r6
 8002020:	583e      	ldr	r6, [r7, r0]
 8002022:	4034      	ands	r4, r6
 8002024:	432c      	orrs	r4, r5
 8002026:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002028:	6950      	ldr	r0, [r2, #20]
 800202a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800202e:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002030:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002034:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002036:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002038:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800203a:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800203e:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002040:	f000 80c5 	beq.w	80021ce <HAL_ADC_ConfigChannel+0x2be>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002044:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8002048:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 800204a:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 800204e:	40b5      	lsls	r5, r6
 8002050:	4e93      	ldr	r6, [pc, #588]	@ (80022a0 <HAL_ADC_ConfigChannel+0x390>)
 8002052:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002056:	ea0c 0606 	and.w	r6, ip, r6
 800205a:	4306      	orrs	r6, r0
 800205c:	4335      	orrs	r5, r6
 800205e:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 8002062:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002066:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8002068:	698e      	ldr	r6, [r1, #24]
 800206a:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 800206e:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8002072:	4330      	orrs	r0, r6
 8002074:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002078:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800207a:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 800207c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8002080:	f1a5 0501 	sub.w	r5, r5, #1
 8002084:	fab5 f585 	clz	r5, r5
 8002088:	096d      	lsrs	r5, r5, #5
 800208a:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 800208e:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8002092:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002096:	6808      	ldr	r0, [r1, #0]
}
 8002098:	e76b      	b.n	8001f72 <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800209a:	020c      	lsls	r4, r1, #8
 800209c:	d49f      	bmi.n	8001fde <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800209e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80020a2:	d19c      	bne.n	8001fde <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80020a4:	4978      	ldr	r1, [pc, #480]	@ (8002288 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020a6:	487f      	ldr	r0, [pc, #508]	@ (80022a4 <HAL_ADC_ConfigChannel+0x394>)
 80020a8:	688a      	ldr	r2, [r1, #8]
 80020aa:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80020ae:	4332      	orrs	r2, r6
 80020b0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80020b4:	608a      	str	r2, [r1, #8]
 80020b6:	6802      	ldr	r2, [r0, #0]
 80020b8:	497b      	ldr	r1, [pc, #492]	@ (80022a8 <HAL_ADC_ConfigChannel+0x398>)
 80020ba:	0992      	lsrs	r2, r2, #6
 80020bc:	fba1 1202 	umull	r1, r2, r1, r2
 80020c0:	0992      	lsrs	r2, r2, #6
 80020c2:	3201      	adds	r2, #1
 80020c4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80020c8:	0092      	lsls	r2, r2, #2
 80020ca:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80020cc:	9a01      	ldr	r2, [sp, #4]
 80020ce:	2a00      	cmp	r2, #0
 80020d0:	d085      	beq.n	8001fde <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 80020d2:	9a01      	ldr	r2, [sp, #4]
 80020d4:	3a01      	subs	r2, #1
 80020d6:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80020d8:	9a01      	ldr	r2, [sp, #4]
 80020da:	2a00      	cmp	r2, #0
 80020dc:	d1f9      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x1c2>
 80020de:	e77e      	b.n	8001fde <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020e0:	2f00      	cmp	r7, #0
 80020e2:	d060      	beq.n	80021a6 <HAL_ADC_ConfigChannel+0x296>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020e8:	2c00      	cmp	r4, #0
 80020ea:	f000 80a0 	beq.w	800222e <HAL_ADC_ConfigChannel+0x31e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80020ee:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020f2:	3401      	adds	r4, #1
 80020f4:	f004 041f 	and.w	r4, r4, #31
 80020f8:	2c09      	cmp	r4, #9
 80020fa:	f240 8098 	bls.w	800222e <HAL_ADC_ConfigChannel+0x31e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fe:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8002102:	2c00      	cmp	r4, #0
 8002104:	f000 8148 	beq.w	8002398 <HAL_ADC_ConfigChannel+0x488>
  return __builtin_clz(value);
 8002108:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800210c:	3401      	adds	r4, #1
 800210e:	06a4      	lsls	r4, r4, #26
 8002110:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002114:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002118:	2d00      	cmp	r5, #0
 800211a:	f000 8142 	beq.w	80023a2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800211e:	fab5 f585 	clz	r5, r5
 8002122:	3501      	adds	r5, #1
 8002124:	f005 051f 	and.w	r5, r5, #31
 8002128:	2601      	movs	r6, #1
 800212a:	fa06 f505 	lsl.w	r5, r6, r5
 800212e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002130:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8002134:	2800      	cmp	r0, #0
 8002136:	f000 8132 	beq.w	800239e <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 800213a:	fab0 f080 	clz	r0, r0
 800213e:	1c45      	adds	r5, r0, #1
 8002140:	f005 051f 	and.w	r5, r5, #31
 8002144:	2003      	movs	r0, #3
 8002146:	f06f 061d 	mvn.w	r6, #29
 800214a:	fb10 6005 	smlabb	r0, r0, r5, r6
 800214e:	0500      	lsls	r0, r0, #20
 8002150:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002154:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002156:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8002158:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800215a:	f005 0504 	and.w	r5, r5, #4
 800215e:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8002162:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8002166:	fa04 f700 	lsl.w	r7, r4, r0
 800216a:	f04f 0c07 	mov.w	ip, #7
 800216e:	5974      	ldr	r4, [r6, r5]
 8002170:	fa0c f000 	lsl.w	r0, ip, r0
 8002174:	ea24 0000 	bic.w	r0, r4, r0
 8002178:	4338      	orrs	r0, r7
 800217a:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800217c:	6808      	ldr	r0, [r1, #0]
}
 800217e:	e70e      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 8002180:	2002      	movs	r0, #2
}
 8002182:	b002      	add	sp, #8
 8002184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002188:	01c8      	lsls	r0, r1, #7
 800218a:	f53f af28 	bmi.w	8001fde <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800218e:	4943      	ldr	r1, [pc, #268]	@ (800229c <HAL_ADC_ConfigChannel+0x38c>)
 8002190:	428a      	cmp	r2, r1
 8002192:	f43f af24 	beq.w	8001fde <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002196:	68a2      	ldr	r2, [r4, #8]
 8002198:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800219c:	4332      	orrs	r2, r6
 800219e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80021a2:	60a2      	str	r2, [r4, #8]
}
 80021a4:	e71b      	b.n	8001fde <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021a6:	0e80      	lsrs	r0, r0, #26
 80021a8:	3001      	adds	r0, #1
 80021aa:	f000 051f 	and.w	r5, r0, #31
 80021ae:	2401      	movs	r4, #1
 80021b0:	0680      	lsls	r0, r0, #26
 80021b2:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80021b6:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021b8:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021ba:	ea44 0400 	orr.w	r4, r4, r0
 80021be:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021c2:	d959      	bls.n	8002278 <HAL_ADC_ConfigChannel+0x368>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021c4:	381e      	subs	r0, #30
 80021c6:	0500      	lsls	r0, r0, #20
 80021c8:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 80021cc:	e7c2      	b.n	8002154 <HAL_ADC_ConfigChannel+0x244>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021ce:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 80021d0:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021d2:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021d6:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021da:	2e00      	cmp	r6, #0
 80021dc:	d166      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x39c>
 80021de:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021e2:	4285      	cmp	r5, r0
 80021e4:	f000 80a8 	beq.w	8002338 <HAL_ADC_ConfigChannel+0x428>
 80021e8:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80021ea:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021ec:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80021f0:	4285      	cmp	r5, r0
 80021f2:	f000 808c 	beq.w	800230e <HAL_ADC_ConfigChannel+0x3fe>
 80021f6:	68a5      	ldr	r5, [r4, #8]
 80021f8:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021fa:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021fe:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8002202:	4285      	cmp	r5, r0
 8002204:	f000 80aa 	beq.w	800235c <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002208:	68e5      	ldr	r5, [r4, #12]
 800220a:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800220c:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002210:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8002214:	42a0      	cmp	r0, r4
 8002216:	f000 80b6 	beq.w	8002386 <HAL_ADC_ConfigChannel+0x476>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800221a:	4660      	mov	r0, ip
 800221c:	e6a9      	b.n	8001f72 <HAL_ADC_ConfigChannel+0x62>
  MODIFY_REG(*preg,
 800221e:	583d      	ldr	r5, [r7, r0]
 8002220:	402c      	ands	r4, r5
 8002222:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002224:	6950      	ldr	r0, [r2, #20]
 8002226:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800222a:	6150      	str	r0, [r2, #20]
}
 800222c:	e700      	b.n	8002030 <HAL_ADC_ConfigChannel+0x120>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8002232:	2c00      	cmp	r4, #0
 8002234:	f000 80b9 	beq.w	80023aa <HAL_ADC_ConfigChannel+0x49a>
  return __builtin_clz(value);
 8002238:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800223c:	3401      	adds	r4, #1
 800223e:	06a4      	lsls	r4, r4, #26
 8002240:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002244:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002248:	2d00      	cmp	r5, #0
 800224a:	f000 80ac 	beq.w	80023a6 <HAL_ADC_ConfigChannel+0x496>
  return __builtin_clz(value);
 800224e:	fab5 f585 	clz	r5, r5
 8002252:	3501      	adds	r5, #1
 8002254:	f005 051f 	and.w	r5, r5, #31
 8002258:	2601      	movs	r6, #1
 800225a:	fa06 f505 	lsl.w	r5, r6, r5
 800225e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8002264:	2800      	cmp	r0, #0
 8002266:	f000 8094 	beq.w	8002392 <HAL_ADC_ConfigChannel+0x482>
  return __builtin_clz(value);
 800226a:	fab0 f080 	clz	r0, r0
 800226e:	3001      	adds	r0, #1
 8002270:	f000 001f 	and.w	r0, r0, #31
 8002274:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002278:	0500      	lsls	r0, r0, #20
 800227a:	e76b      	b.n	8002154 <HAL_ADC_ConfigChannel+0x244>
 800227c:	0007ffff 	.word	0x0007ffff
 8002280:	407f0000 	.word	0x407f0000
 8002284:	80080000 	.word	0x80080000
 8002288:	50000300 	.word	0x50000300
 800228c:	c3210000 	.word	0xc3210000
 8002290:	90c00010 	.word	0x90c00010
 8002294:	c7520000 	.word	0xc7520000
 8002298:	cb840000 	.word	0xcb840000
 800229c:	50000100 	.word	0x50000100
 80022a0:	03fff000 	.word	0x03fff000
 80022a4:	20000084 	.word	0x20000084
 80022a8:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 80022b0:	b11e      	cbz	r6, 80022ba <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 80022b2:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80022b6:	42b5      	cmp	r5, r6
 80022b8:	d03e      	beq.n	8002338 <HAL_ADC_ConfigChannel+0x428>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022ba:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80022bc:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022be:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022c6:	f104 0708 	add.w	r7, r4, #8
 80022ca:	46be      	mov	lr, r7
  if (value == 0U)
 80022cc:	b11e      	cbz	r6, 80022d6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80022ce:	fab6 f686 	clz	r6, r6
 80022d2:	42ae      	cmp	r6, r5
 80022d4:	d01d      	beq.n	8002312 <HAL_ADC_ConfigChannel+0x402>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022d6:	68a5      	ldr	r5, [r4, #8]
 80022d8:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022da:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022e2:	f104 060c 	add.w	r6, r4, #12
 80022e6:	46b0      	mov	r8, r6
  if (value == 0U)
 80022e8:	f1be 0f00 	cmp.w	lr, #0
 80022ec:	d003      	beq.n	80022f6 <HAL_ADC_ConfigChannel+0x3e6>
  return __builtin_clz(value);
 80022ee:	fabe fe8e 	clz	lr, lr
 80022f2:	45ae      	cmp	lr, r5
 80022f4:	d034      	beq.n	8002360 <HAL_ADC_ConfigChannel+0x450>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022f6:	68e5      	ldr	r5, [r4, #12]
 80022f8:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022fa:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fe:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8002302:	2d00      	cmp	r5, #0
 8002304:	f43f ae35 	beq.w	8001f72 <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8002308:	fab5 f085 	clz	r0, r5
 800230c:	e782      	b.n	8002214 <HAL_ADC_ConfigChannel+0x304>
 800230e:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 8002312:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8002314:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002318:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800231a:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800231e:	68a0      	ldr	r0, [r4, #8]
 8002320:	68a5      	ldr	r5, [r4, #8]
 8002322:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002326:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002328:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800232c:	4660      	mov	r0, ip
 800232e:	2e00      	cmp	r6, #0
 8002330:	d1d5      	bne.n	80022de <HAL_ADC_ConfigChannel+0x3ce>
 8002332:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8002336:	e764      	b.n	8002202 <HAL_ADC_ConfigChannel+0x2f2>
  MODIFY_REG(*preg,
 8002338:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 800233a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800233e:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002340:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002344:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8002346:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002348:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800234c:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002350:	4660      	mov	r0, ip
 8002352:	2e00      	cmp	r6, #0
 8002354:	d1b5      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x3b2>
 8002356:	f3cc 6084 	ubfx	r0, ip, #26, #5
 800235a:	e749      	b.n	80021f0 <HAL_ADC_ConfigChannel+0x2e0>
 800235c:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8002360:	6838      	ldr	r0, [r7, #0]
 8002362:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002366:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002368:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800236c:	68e0      	ldr	r0, [r4, #12]
 800236e:	68e4      	ldr	r4, [r4, #12]
 8002370:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002374:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002376:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800237a:	4660      	mov	r0, ip
 800237c:	2d00      	cmp	r5, #0
 800237e:	d1be      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x3ee>
 8002380:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8002384:	e746      	b.n	8002214 <HAL_ADC_ConfigChannel+0x304>
  MODIFY_REG(*preg,
 8002386:	6830      	ldr	r0, [r6, #0]
 8002388:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800238c:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800238e:	6808      	ldr	r0, [r1, #0]
}
 8002390:	e5ef      	b.n	8001f72 <HAL_ADC_ConfigChannel+0x62>
 8002392:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8002396:	e6dd      	b.n	8002154 <HAL_ADC_ConfigChannel+0x244>
 8002398:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 800239c:	e6ba      	b.n	8002114 <HAL_ADC_ConfigChannel+0x204>
 800239e:	4804      	ldr	r0, [pc, #16]	@ (80023b0 <HAL_ADC_ConfigChannel+0x4a0>)
 80023a0:	e6d8      	b.n	8002154 <HAL_ADC_ConfigChannel+0x244>
 80023a2:	2502      	movs	r5, #2
 80023a4:	e6c3      	b.n	800212e <HAL_ADC_ConfigChannel+0x21e>
 80023a6:	2502      	movs	r5, #2
 80023a8:	e759      	b.n	800225e <HAL_ADC_ConfigChannel+0x34e>
 80023aa:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80023ae:	e749      	b.n	8002244 <HAL_ADC_ConfigChannel+0x334>
 80023b0:	fe500000 	.word	0xfe500000

080023b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023b4:	b570      	push	{r4, r5, r6, lr}
 80023b6:	b082      	sub	sp, #8
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80023b8:	2200      	movs	r2, #0

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023ba:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80023bc:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	07d2      	lsls	r2, r2, #31
 80023c2:	d42c      	bmi.n	800241e <ADC_Enable+0x6a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80023c4:	6899      	ldr	r1, [r3, #8]
 80023c6:	4a28      	ldr	r2, [pc, #160]	@ (8002468 <ADC_Enable+0xb4>)
 80023c8:	4211      	tst	r1, r2
 80023ca:	4604      	mov	r4, r0
 80023cc:	d12a      	bne.n	8002424 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 80023ce:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80023d0:	4926      	ldr	r1, [pc, #152]	@ (800246c <ADC_Enable+0xb8>)
  MODIFY_REG(ADCx->CR,
 80023d2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80023d6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80023e0:	688b      	ldr	r3, [r1, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80023e2:	021b      	lsls	r3, r3, #8
 80023e4:	d429      	bmi.n	800243a <ADC_Enable+0x86>
        wait_loop_index--;
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80023e6:	f7ff fb57 	bl	8001a98 <HAL_GetTick>

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023ea:	6823      	ldr	r3, [r4, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 80023f0:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023f2:	d414      	bmi.n	800241e <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 80023f4:	4e1e      	ldr	r6, [pc, #120]	@ (8002470 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	07d0      	lsls	r0, r2, #31
 80023fa:	d404      	bmi.n	8002406 <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	4032      	ands	r2, r6
 8002400:	f042 0201 	orr.w	r2, r2, #1
 8002404:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002406:	f7ff fb47 	bl	8001a98 <HAL_GetTick>
 800240a:	1b43      	subs	r3, r0, r5
 800240c:	2b02      	cmp	r3, #2
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800240e:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002410:	d902      	bls.n	8002418 <ADC_Enable+0x64>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	07d1      	lsls	r1, r2, #31
 8002416:	d505      	bpl.n	8002424 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	07d2      	lsls	r2, r2, #31
 800241c:	d5eb      	bpl.n	80023f6 <ADC_Enable+0x42>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800241e:	2000      	movs	r0, #0
}
 8002420:	b002      	add	sp, #8
 8002422:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002424:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002426:	f043 0310 	orr.w	r3, r3, #16
 800242a:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 800242e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6623      	str	r3, [r4, #96]	@ 0x60
}
 8002436:	b002      	add	sp, #8
 8002438:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800243a:	4b0e      	ldr	r3, [pc, #56]	@ (8002474 <ADC_Enable+0xc0>)
 800243c:	4a0e      	ldr	r2, [pc, #56]	@ (8002478 <ADC_Enable+0xc4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	099b      	lsrs	r3, r3, #6
 8002442:	fba2 2303 	umull	r2, r3, r2, r3
 8002446:	099b      	lsrs	r3, r3, #6
 8002448:	3301      	adds	r3, #1
 800244a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002452:	9b01      	ldr	r3, [sp, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0c6      	beq.n	80023e6 <ADC_Enable+0x32>
        wait_loop_index--;
 8002458:	9b01      	ldr	r3, [sp, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800245e:	9b01      	ldr	r3, [sp, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1f9      	bne.n	8002458 <ADC_Enable+0xa4>
 8002464:	e7bf      	b.n	80023e6 <ADC_Enable+0x32>
 8002466:	bf00      	nop
 8002468:	8000003f 	.word	0x8000003f
 800246c:	50000300 	.word	0x50000300
 8002470:	7fffffc0 	.word	0x7fffffc0
 8002474:	20000084 	.word	0x20000084
 8002478:	053e2d63 	.word	0x053e2d63

0800247c <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800247c:	4a4d      	ldr	r2, [pc, #308]	@ (80025b4 <HAL_ADC_Start_IT+0x138>)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800247e:	6803      	ldr	r3, [r0, #0]
{
 8002480:	b570      	push	{r4, r5, r6, lr}
 8002482:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002484:	689d      	ldr	r5, [r3, #8]
 8002486:	f015 0504 	ands.w	r5, r5, #4
 800248a:	d15d      	bne.n	8002548 <HAL_ADC_Start_IT+0xcc>
    __HAL_LOCK(hadc);
 800248c:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 8002490:	2b01      	cmp	r3, #1
 8002492:	4604      	mov	r4, r0
 8002494:	d058      	beq.n	8002548 <HAL_ADC_Start_IT+0xcc>
 8002496:	2301      	movs	r3, #1
 8002498:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
    tmp_hal_status = ADC_Enable(hadc);
 800249c:	f7ff ff8a 	bl	80023b4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80024a0:	2800      	cmp	r0, #0
 80024a2:	d153      	bne.n	800254c <HAL_ADC_Start_IT+0xd0>
      ADC_STATE_CLR_SET(hadc->State,
 80024a4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024a6:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80024a8:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 80024ac:	f022 0201 	bic.w	r2, r2, #1
 80024b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024b4:	65e2      	str	r2, [r4, #92]	@ 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024b6:	4a40      	ldr	r2, [pc, #256]	@ (80025b8 <HAL_ADC_Start_IT+0x13c>)
 80024b8:	4293      	cmp	r3, r2
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024ba:	f006 061f 	and.w	r6, r6, #31
 80024be:	d048      	beq.n	8002552 <HAL_ADC_Start_IT+0xd6>
 80024c0:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024c2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80024c4:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80024c8:	65e2      	str	r2, [r4, #92]	@ 0x5c
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80024ca:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
      switch (hadc->Init.EOCSelection)
 80024cc:	69a5      	ldr	r5, [r4, #24]
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80024ce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024d2:	bf1c      	itt	ne
 80024d4:	6e22      	ldrne	r2, [r4, #96]	@ 0x60
 80024d6:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80024da:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024dc:	221c      	movs	r2, #28
 80024de:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80024e0:	2200      	movs	r2, #0
 80024e2:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	f022 021c 	bic.w	r2, r2, #28
 80024ec:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80024ee:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 80024f0:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80024f2:	bf0c      	ite	eq
 80024f4:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80024f8:	f042 0204 	orrne.w	r2, r2, #4
 80024fc:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80024fe:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002500:	b91a      	cbnz	r2, 800250a <HAL_ADC_Start_IT+0x8e>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	f042 0210 	orr.w	r2, r2, #16
 8002508:	605a      	str	r2, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800250a:	428b      	cmp	r3, r1
 800250c:	d026      	beq.n	800255c <HAL_ADC_Start_IT+0xe0>
 800250e:	f240 2221 	movw	r2, #545	@ 0x221
 8002512:	40f2      	lsrs	r2, r6
 8002514:	07d6      	lsls	r6, r2, #31
 8002516:	d421      	bmi.n	800255c <HAL_ADC_Start_IT+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002518:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800251a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800251e:	65e2      	str	r2, [r4, #92]	@ 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002520:	68ca      	ldr	r2, [r1, #12]
 8002522:	0192      	lsls	r2, r2, #6
 8002524:	d50f      	bpl.n	8002546 <HAL_ADC_Start_IT+0xca>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002526:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002528:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800252c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002530:	65e2      	str	r2, [r4, #92]	@ 0x5c
          switch (hadc->Init.EOCSelection)
 8002532:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002534:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002536:	d035      	beq.n	80025a4 <HAL_ADC_Start_IT+0x128>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002538:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800253c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	f042 0220 	orr.w	r2, r2, #32
 8002544:	605a      	str	r2, [r3, #4]
}
 8002546:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8002548:	2002      	movs	r0, #2
}
 800254a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 800254c:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
}
 8002550:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002552:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002556:	2e00      	cmp	r6, #0
 8002558:	d1b7      	bne.n	80024ca <HAL_ADC_Start_IT+0x4e>
 800255a:	e7b2      	b.n	80024c2 <HAL_ADC_Start_IT+0x46>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	0191      	lsls	r1, r2, #6
 8002560:	d50f      	bpl.n	8002582 <HAL_ADC_Start_IT+0x106>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002562:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002564:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8002568:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800256c:	65e2      	str	r2, [r4, #92]	@ 0x5c
          switch (hadc->Init.EOCSelection)
 800256e:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002570:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002572:	d00f      	beq.n	8002594 <HAL_ADC_Start_IT+0x118>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002574:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002578:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	f042 0220 	orr.w	r2, r2, #32
 8002580:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002588:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800258c:	f042 0204 	orr.w	r2, r2, #4
 8002590:	609a      	str	r2, [r3, #8]
}
 8002592:	bd70      	pop	{r4, r5, r6, pc}
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002594:	f022 0220 	bic.w	r2, r2, #32
 8002598:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025a0:	605a      	str	r2, [r3, #4]
              break;
 80025a2:	e7ee      	b.n	8002582 <HAL_ADC_Start_IT+0x106>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80025a4:	f022 0220 	bic.w	r2, r2, #32
 80025a8:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025b0:	605a      	str	r2, [r3, #4]
}
 80025b2:	bd70      	pop	{r4, r5, r6, pc}
 80025b4:	50000300 	.word	0x50000300
 80025b8:	50000100 	.word	0x50000100

080025bc <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop

080025c0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            and if a new injected context is set when queue is full (maximum 2
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop

080025c4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop

080025c8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop

080025cc <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop

080025d0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80025d0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025d2:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025d6:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 80025d8:	2a01      	cmp	r2, #1
{
 80025da:	b09c      	sub	sp, #112	@ 0x70
  __HAL_LOCK(hadc);
 80025dc:	d042      	beq.n	8002664 <HAL_ADCEx_MultiModeConfigChannel+0x94>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80025de:	6804      	ldr	r4, [r0, #0]
 80025e0:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80025e2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80025e4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80025e6:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80025ea:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 80025ec:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80025f0:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80025f2:	d008      	beq.n	8002606 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025f4:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025fa:	f041 0120 	orr.w	r1, r1, #32
 80025fe:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002600:	b01c      	add	sp, #112	@ 0x70
 8002602:	bcf0      	pop	{r4, r5, r6, r7}
 8002604:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002606:	4a23      	ldr	r2, [pc, #140]	@ (8002694 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8002608:	6890      	ldr	r0, [r2, #8]
 800260a:	0740      	lsls	r0, r0, #29
 800260c:	d50b      	bpl.n	8002626 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800260e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002610:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002612:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8002616:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002618:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8002620:	b01c      	add	sp, #112	@ 0x70
 8002622:	bcf0      	pop	{r4, r5, r6, r7}
 8002624:	4770      	bx	lr
 8002626:	68a0      	ldr	r0, [r4, #8]
 8002628:	0746      	lsls	r6, r0, #29
 800262a:	d4f1      	bmi.n	8002610 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800262c:	b1f5      	cbz	r5, 800266c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800262e:	4e1a      	ldr	r6, [pc, #104]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8002630:	684f      	ldr	r7, [r1, #4]
 8002632:	68b0      	ldr	r0, [r6, #8]
 8002634:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 8002638:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 800263c:	4338      	orrs	r0, r7
 800263e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8002642:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002644:	68a0      	ldr	r0, [r4, #8]
 8002646:	6892      	ldr	r2, [r2, #8]
 8002648:	07c0      	lsls	r0, r0, #31
 800264a:	d420      	bmi.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 800264c:	07d7      	lsls	r7, r2, #31
 800264e:	d41e      	bmi.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        MODIFY_REG(tmpADC_Common->CCR,
 8002650:	68b0      	ldr	r0, [r6, #8]
 8002652:	688a      	ldr	r2, [r1, #8]
 8002654:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8002658:	432a      	orrs	r2, r5
 800265a:	f021 010f 	bic.w	r1, r1, #15
 800265e:	430a      	orrs	r2, r1
 8002660:	60b2      	str	r2, [r6, #8]
 8002662:	e014      	b.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 8002664:	2002      	movs	r0, #2
}
 8002666:	b01c      	add	sp, #112	@ 0x70
 8002668:	bcf0      	pop	{r4, r5, r6, r7}
 800266a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800266c:	480a      	ldr	r0, [pc, #40]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800266e:	6881      	ldr	r1, [r0, #8]
 8002670:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8002674:	6081      	str	r1, [r0, #8]
 8002676:	68a1      	ldr	r1, [r4, #8]
 8002678:	6892      	ldr	r2, [r2, #8]
 800267a:	07cd      	lsls	r5, r1, #31
 800267c:	d407      	bmi.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 800267e:	07d4      	lsls	r4, r2, #31
 8002680:	d405      	bmi.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002682:	6882      	ldr	r2, [r0, #8]
 8002684:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8002688:	f022 020f 	bic.w	r2, r2, #15
 800268c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268e:	2000      	movs	r0, #0
 8002690:	e7c3      	b.n	800261a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8002692:	bf00      	nop
 8002694:	50000100 	.word	0x50000100
 8002698:	50000300 	.word	0x50000300

0800269c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4907      	ldr	r1, [pc, #28]	@ (80026bc <HAL_NVIC_SetPriorityGrouping+0x20>)
 800269e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026aa:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ac:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026ae:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80026b6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002730 <HAL_NVIC_SetPriority+0x70>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c8:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ca:	f1c3 0e07 	rsb	lr, r3, #7
 80026ce:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026d2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d6:	bf28      	it	cs
 80026d8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026dc:	f1bc 0f06 	cmp.w	ip, #6
 80026e0:	d91c      	bls.n	800271c <HAL_NVIC_SetPriority+0x5c>
 80026e2:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ea:	fa03 f30c 	lsl.w	r3, r3, ip
 80026ee:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f2:	f04f 33ff 	mov.w	r3, #4294967295
 80026f6:	fa03 f30e 	lsl.w	r3, r3, lr
 80026fa:	ea21 0303 	bic.w	r3, r1, r3
 80026fe:	fa03 f30c 	lsl.w	r3, r3, ip
 8002702:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002704:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8002706:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002708:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800270a:	db0a      	blt.n	8002722 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002710:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002714:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002718:	f85d fb04 	ldr.w	pc, [sp], #4
 800271c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271e:	4694      	mov	ip, r2
 8002720:	e7e7      	b.n	80026f2 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	4a04      	ldr	r2, [pc, #16]	@ (8002734 <HAL_NVIC_SetPriority+0x74>)
 8002724:	f000 000f 	and.w	r0, r0, #15
 8002728:	4402      	add	r2, r0
 800272a:	7613      	strb	r3, [r2, #24]
 800272c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002730:	e000ed00 	.word	0xe000ed00
 8002734:	e000ecfc 	.word	0xe000ecfc

08002738 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002738:	2800      	cmp	r0, #0
 800273a:	db07      	blt.n	800274c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273c:	4a04      	ldr	r2, [pc, #16]	@ (8002750 <HAL_NVIC_EnableIRQ+0x18>)
 800273e:	0941      	lsrs	r1, r0, #5
 8002740:	2301      	movs	r3, #1
 8002742:	f000 001f 	and.w	r0, r0, #31
 8002746:	4083      	lsls	r3, r0
 8002748:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000e100 	.word	0xe000e100

08002754 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002754:	3801      	subs	r0, #1
 8002756:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800275a:	d301      	bcc.n	8002760 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800275e:	4770      	bx	lr
{
 8002760:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002762:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002766:	4c07      	ldr	r4, [pc, #28]	@ (8002784 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002768:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800276a:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800276e:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002772:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002774:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002776:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002778:	619a      	str	r2, [r3, #24]
}
 800277a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800277e:	6119      	str	r1, [r3, #16]
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002788:	b188      	cbz	r0, 80027ae <HAL_DAC_Init+0x26>
{
 800278a:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800278c:	7903      	ldrb	r3, [r0, #4]
 800278e:	4604      	mov	r4, r0
 8002790:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002794:	b13b      	cbz	r3, 80027a6 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002796:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002798:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800279a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800279c:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800279e:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80027a0:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80027a2:	4618      	mov	r0, r3
}
 80027a4:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80027a6:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80027a8:	f7fe ffde 	bl	8001768 <HAL_DAC_MspInit>
 80027ac:	e7f3      	b.n	8002796 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80027ae:	2001      	movs	r0, #1
}
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop

080027b4 <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80027b4:	2800      	cmp	r0, #0
 80027b6:	f000 80ce 	beq.w	8002956 <HAL_DAC_ConfigChannel+0x1a2>
{
 80027ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027be:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 80027c0:	2900      	cmp	r1, #0
 80027c2:	f000 80ca 	beq.w	800295a <HAL_DAC_ConfigChannel+0x1a6>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80027c6:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80027c8:	6889      	ldr	r1, [r1, #8]
  __HAL_LOCK(hdac);
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	4606      	mov	r6, r0
 80027ce:	f000 80d3 	beq.w	8002978 <HAL_DAC_ConfigChannel+0x1c4>
 80027d2:	2301      	movs	r3, #1
 80027d4:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80027d6:	2904      	cmp	r1, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 80027d8:	f04f 0302 	mov.w	r3, #2
 80027dc:	4614      	mov	r4, r2
 80027de:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80027e0:	d07b      	beq.n	80028da <HAL_DAC_ConfigChannel+0x126>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80027e2:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80027e4:	f002 0410 	and.w	r4, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80027e8:	69fa      	ldr	r2, [r7, #28]
 80027ea:	2a01      	cmp	r2, #1
 80027ec:	d108      	bne.n	8002800 <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 80027ee:	6b98      	ldr	r0, [r3, #56]	@ 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027f0:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80027f2:	251f      	movs	r5, #31
 80027f4:	40a5      	lsls	r5, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027f6:	40a2      	lsls	r2, r4
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80027f8:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027fc:	4302      	orrs	r2, r0
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80027fe:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002800:	69bd      	ldr	r5, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 8002802:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002804:	f8d7 8014 	ldr.w	r8, [r7, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002808:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800280a:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800280c:	fa00 f004 	lsl.w	r0, r0, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002810:	f000 809e 	beq.w	8002950 <HAL_DAC_ConfigChannel+0x19c>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002814:	2d02      	cmp	r5, #2
 8002816:	f000 80a3 	beq.w	8002960 <HAL_DAC_ConfigChannel+0x1ac>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800281a:	fab8 fc88 	clz	ip, r8
 800281e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002822:	793d      	ldrb	r5, [r7, #4]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002824:	f897 e005 	ldrb.w	lr, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002828:	f1a5 0501 	sub.w	r5, r5, #1
 800282c:	fab5 f585 	clz	r5, r5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002830:	f1ae 0e01 	sub.w	lr, lr, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002834:	096d      	lsrs	r5, r5, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002836:	fabe fe8e 	clz	lr, lr
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800283a:	022d      	lsls	r5, r5, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800283c:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8002840:	ea45 254e 	orr.w	r5, r5, lr, lsl #9
 8002844:	ea45 0508 	orr.w	r5, r5, r8
 8002848:	430d      	orrs	r5, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800284a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800284e:	40a1      	lsls	r1, r4
 8002850:	4301      	orrs	r1, r0
 8002852:	ea22 0801 	bic.w	r8, r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002856:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800285a:	40a2      	lsls	r2, r4
 800285c:	ea28 0802 	bic.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002864:	ea45 050c 	orr.w	r5, r5, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002868:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800286c:	d07b      	beq.n	8002966 <HAL_DAC_ConfigChannel+0x1b2>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800286e:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002872:	40a5      	lsls	r5, r4
 8002874:	ea45 0508 	orr.w	r5, r5, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002878:	63dd      	str	r5, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002880:	40a1      	lsls	r1, r4
 8002882:	ea22 0201 	bic.w	r2, r2, r1
 8002886:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002888:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 800288c:	681d      	ldr	r5, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800288e:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8002892:	40a0      	lsls	r0, r4
 8002894:	ea25 0500 	bic.w	r5, r5, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002898:	fa01 f004 	lsl.w	r0, r1, r4
 800289c:	4328      	orrs	r0, r5
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800289e:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 80028a0:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80028a2:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80028a6:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 80028aa:	430a      	orrs	r2, r1
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80028ac:	f640 700f 	movw	r0, #3855	@ 0xf0f
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80028b0:	6819      	ldr	r1, [r3, #0]
 80028b2:	25c0      	movs	r5, #192	@ 0xc0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80028b4:	40a0      	lsls	r0, r4
 80028b6:	40a2      	lsls	r2, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80028b8:	fa05 f404 	lsl.w	r4, r5, r4
 80028bc:	ea21 0104 	bic.w	r1, r1, r4
 80028c0:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80028c2:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 80028c4:	ea21 0100 	bic.w	r1, r1, r0
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80028c8:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80028ca:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 80028cc:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80028ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Return function status */
  return status;
 80028d0:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 80028d2:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 80028d4:	7174      	strb	r4, [r6, #5]
}
 80028d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 80028da:	f7ff f8dd 	bl	8001a98 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80028de:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80028e0:	4605      	mov	r5, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80028e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 80028e4:	b154      	cbz	r4, 80028fc <HAL_DAC_ConfigChannel+0x148>
 80028e6:	e018      	b.n	800291a <HAL_DAC_ConfigChannel+0x166>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80028e8:	f7ff f8d6 	bl	8001a98 <HAL_GetTick>
 80028ec:	1b40      	subs	r0, r0, r5
 80028ee:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80028f0:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80028f2:	d902      	bls.n	80028fa <HAL_DAC_ConfigChannel+0x146>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80028f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028f6:	0411      	lsls	r1, r2, #16
 80028f8:	d448      	bmi.n	800298c <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80028fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028fc:	0412      	lsls	r2, r2, #16
 80028fe:	d4f3      	bmi.n	80028e8 <HAL_DAC_ConfigChannel+0x134>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002902:	641a      	str	r2, [r3, #64]	@ 0x40
 8002904:	e00d      	b.n	8002922 <HAL_DAC_ConfigChannel+0x16e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002906:	f7ff f8c7 	bl	8001a98 <HAL_GetTick>
 800290a:	1b40      	subs	r0, r0, r5
 800290c:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800290e:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002910:	d902      	bls.n	8002918 <HAL_DAC_ConfigChannel+0x164>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002912:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002914:	2a00      	cmp	r2, #0
 8002916:	db39      	blt.n	800298c <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800291a:	2a00      	cmp	r2, #0
 800291c:	dbf3      	blt.n	8002906 <HAL_DAC_ConfigChannel+0x152>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800291e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002920:	645a      	str	r2, [r3, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002922:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002926:	f004 0410 	and.w	r4, r4, #16
 800292a:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800292e:	40a0      	lsls	r0, r4
 8002930:	40a1      	lsls	r1, r4
 8002932:	ea22 0200 	bic.w	r2, r2, r0
 8002936:	430a      	orrs	r2, r1
 8002938:	649a      	str	r2, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800293a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800293c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800293e:	20ff      	movs	r0, #255	@ 0xff
 8002940:	40a0      	lsls	r0, r4
 8002942:	40a1      	lsls	r1, r4
 8002944:	ea22 0200 	bic.w	r2, r2, r0
 8002948:	430a      	orrs	r2, r1
 800294a:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800294c:	68b9      	ldr	r1, [r7, #8]
 800294e:	e74b      	b.n	80027e8 <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 8002950:	f04f 0c00 	mov.w	ip, #0
 8002954:	e765      	b.n	8002822 <HAL_DAC_ConfigChannel+0x6e>
    return HAL_ERROR;
 8002956:	2001      	movs	r0, #1
}
 8002958:	4770      	bx	lr
    return HAL_ERROR;
 800295a:	2001      	movs	r0, #1
}
 800295c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8002960:	f04f 0c01 	mov.w	ip, #1
 8002964:	e75d      	b.n	8002822 <HAL_DAC_ConfigChannel+0x6e>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8002966:	f000 fed3 	bl	8003710 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800296a:	4b0c      	ldr	r3, [pc, #48]	@ (800299c <HAL_DAC_ConfigChannel+0x1e8>)
 800296c:	4298      	cmp	r0, r3
 800296e:	d905      	bls.n	800297c <HAL_DAC_ConfigChannel+0x1c8>
  hdac->Instance->MCR = tmpreg1;
 8002970:	6833      	ldr	r3, [r6, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8002972:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 8002976:	e77c      	b.n	8002872 <HAL_DAC_ConfigChannel+0xbe>
  __HAL_LOCK(hdac);
 8002978:	2002      	movs	r0, #2
 800297a:	e7ac      	b.n	80028d6 <HAL_DAC_ConfigChannel+0x122>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800297c:	4a08      	ldr	r2, [pc, #32]	@ (80029a0 <HAL_DAC_ConfigChannel+0x1ec>)
  hdac->Instance->MCR = tmpreg1;
 800297e:	6833      	ldr	r3, [r6, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002980:	4290      	cmp	r0, r2
 8002982:	f67f af76 	bls.w	8002872 <HAL_DAC_ConfigChannel+0xbe>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8002986:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 800298a:	e772      	b.n	8002872 <HAL_DAC_ConfigChannel+0xbe>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800298c:	6933      	ldr	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800298e:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002990:	f043 0308 	orr.w	r3, r3, #8
 8002994:	6133      	str	r3, [r6, #16]
            return HAL_TIMEOUT;
 8002996:	2003      	movs	r0, #3
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002998:	7132      	strb	r2, [r6, #4]
            return HAL_TIMEOUT;
 800299a:	e79c      	b.n	80028d6 <HAL_DAC_ConfigChannel+0x122>
 800299c:	09896800 	.word	0x09896800
 80029a0:	04c4b400 	.word	0x04c4b400

080029a4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80029a4:	2800      	cmp	r0, #0
 80029a6:	d076      	beq.n	8002a96 <HAL_DMA_Init+0xf2>
{
 80029a8:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80029aa:	4a3c      	ldr	r2, [pc, #240]	@ (8002a9c <HAL_DMA_Init+0xf8>)
 80029ac:	6804      	ldr	r4, [r0, #0]
 80029ae:	4294      	cmp	r4, r2
 80029b0:	4603      	mov	r3, r0
 80029b2:	d95c      	bls.n	8002a6e <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80029b4:	493a      	ldr	r1, [pc, #232]	@ (8002aa0 <HAL_DMA_Init+0xfc>)
 80029b6:	4a3b      	ldr	r2, [pc, #236]	@ (8002aa4 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 80029b8:	483b      	ldr	r0, [pc, #236]	@ (8002aa8 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80029ba:	4421      	add	r1, r4
 80029bc:	fba2 2101 	umull	r2, r1, r2, r1
 80029c0:	0909      	lsrs	r1, r1, #4
 80029c2:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029c4:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029c6:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 80029c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 80029cc:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80029ce:	4e35      	ldr	r6, [pc, #212]	@ (8002aa4 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80029d0:	4f36      	ldr	r7, [pc, #216]	@ (8002aac <HAL_DMA_Init+0x108>)
 80029d2:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029d6:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 80029d8:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029da:	4302      	orrs	r2, r0
 80029dc:	6958      	ldr	r0, [r3, #20]
 80029de:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029e0:	6998      	ldr	r0, [r3, #24]
 80029e2:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 80029e4:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80029e6:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ea:	69d8      	ldr	r0, [r3, #28]
 80029ec:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80029ee:	b2e0      	uxtb	r0, r4
 80029f0:	3808      	subs	r0, #8
 80029f2:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80029f6:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80029f8:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80029fc:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 80029fe:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8002a02:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002a04:	4e25      	ldr	r6, [pc, #148]	@ (8002a9c <HAL_DMA_Init+0xf8>)
 8002a06:	4a2a      	ldr	r2, [pc, #168]	@ (8002ab0 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002a08:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002a0c:	42b4      	cmp	r4, r6
 8002a0e:	bf98      	it	ls
 8002a10:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002a12:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002a16:	2401      	movs	r4, #1
 8002a18:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002a1c:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002a1e:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002a22:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002a26:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002a28:	649e      	str	r6, [r3, #72]	@ 0x48
 8002a2a:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002a2e:	d027      	beq.n	8002a80 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002a30:	685e      	ldr	r6, [r3, #4]
 8002a32:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002a34:	3e01      	subs	r6, #1
 8002a36:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002a38:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a3c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002a40:	d824      	bhi.n	8002a8c <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002a42:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab4 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002a44:	481c      	ldr	r0, [pc, #112]	@ (8002ab8 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002a46:	442a      	add	r2, r5
 8002a48:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002a4a:	3d01      	subs	r5, #1
 8002a4c:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002a4e:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002a50:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002a54:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002a56:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a58:	4a18      	ldr	r2, [pc, #96]	@ (8002abc <HAL_DMA_Init+0x118>)
 8002a5a:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a5c:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8002a5e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a60:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8002a62:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8002a66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8002a6a:	bcf0      	pop	{r4, r5, r6, r7}
 8002a6c:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a6e:	4914      	ldr	r1, [pc, #80]	@ (8002ac0 <HAL_DMA_Init+0x11c>)
 8002a70:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa4 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 8002a72:	4814      	ldr	r0, [pc, #80]	@ (8002ac4 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a74:	4421      	add	r1, r4
 8002a76:	fba2 2101 	umull	r2, r1, r2, r1
 8002a7a:	0909      	lsrs	r1, r1, #4
 8002a7c:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8002a7e:	e7a1      	b.n	80029c4 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002a80:	2400      	movs	r4, #0
 8002a82:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002a84:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a88:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002a92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a94:	e7e2      	b.n	8002a5c <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8002a96:	2001      	movs	r0, #1
}
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40020407 	.word	0x40020407
 8002aa0:	bffdfbf8 	.word	0xbffdfbf8
 8002aa4:	cccccccd 	.word	0xcccccccd
 8002aa8:	40020400 	.word	0x40020400
 8002aac:	40020800 	.word	0x40020800
 8002ab0:	40020820 	.word	0x40020820
 8002ab4:	1000823f 	.word	0x1000823f
 8002ab8:	40020940 	.word	0x40020940
 8002abc:	40020900 	.word	0x40020900
 8002ac0:	bffdfff8 	.word	0xbffdfff8
 8002ac4:	40020000 	.word	0x40020000

08002ac8 <HAL_DMA_Start_IT>:
{
 8002ac8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002aca:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8002ace:	2c01      	cmp	r4, #1
 8002ad0:	d009      	beq.n	8002ae6 <HAL_DMA_Start_IT+0x1e>
 8002ad2:	2401      	movs	r4, #1
 8002ad4:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8002ad8:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8002adc:	2c01      	cmp	r4, #1
 8002ade:	d005      	beq.n	8002aec <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8002ae6:	2002      	movs	r0, #2
}
 8002ae8:	bcf0      	pop	{r4, r5, r6, r7}
 8002aea:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002aec:	2402      	movs	r4, #2
 8002aee:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002af2:	2400      	movs	r4, #0
 8002af4:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002af6:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002af8:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8002afa:	6825      	ldr	r5, [r4, #0]
 8002afc:	f025 0501 	bic.w	r5, r5, #1
 8002b00:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b02:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8002b06:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8002b08:	b115      	cbz	r5, 8002b10 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b0a:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 8002b0e:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b10:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8002b12:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8002b14:	f006 0c1f 	and.w	ip, r6, #31
 8002b18:	2601      	movs	r6, #1
 8002b1a:	fa06 f60c 	lsl.w	r6, r6, ip
 8002b1e:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002b20:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b22:	6883      	ldr	r3, [r0, #8]
 8002b24:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8002b26:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 8002b28:	bf0b      	itete	eq
 8002b2a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8002b2c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002b2e:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8002b30:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8002b32:	b1bb      	cbz	r3, 8002b64 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b34:	6823      	ldr	r3, [r4, #0]
 8002b36:	f043 030e 	orr.w	r3, r3, #14
 8002b3a:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002b3c:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	03d2      	lsls	r2, r2, #15
 8002b42:	d503      	bpl.n	8002b4c <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b4a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8002b4c:	b11d      	cbz	r5, 8002b56 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b4e:	682b      	ldr	r3, [r5, #0]
 8002b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b54:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002b5c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002b5e:	6023      	str	r3, [r4, #0]
}
 8002b60:	bcf0      	pop	{r4, r5, r6, r7}
 8002b62:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b64:	6823      	ldr	r3, [r4, #0]
 8002b66:	f023 0304 	bic.w	r3, r3, #4
 8002b6a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b6c:	6823      	ldr	r3, [r4, #0]
 8002b6e:	f043 030a 	orr.w	r3, r3, #10
 8002b72:	6023      	str	r3, [r4, #0]
 8002b74:	e7e2      	b.n	8002b3c <HAL_DMA_Start_IT+0x74>
 8002b76:	bf00      	nop

08002b78 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b78:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8002b7c:	2a02      	cmp	r2, #2
{
 8002b7e:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b80:	d009      	beq.n	8002b96 <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b82:	2204      	movs	r2, #4
 8002b84:	63c2      	str	r2, [r0, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8002b86:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8002b88:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8002b8a:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8002b8c:	f883 1025 	strb.w	r1, [r3, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 8002b90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8002b94:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b96:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b98:	6c59      	ldr	r1, [r3, #68]	@ 0x44
{
 8002b9a:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b9c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b9e:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ba0:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ba2:	f020 000e 	bic.w	r0, r0, #14
 8002ba6:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ba8:	6820      	ldr	r0, [r4, #0]
 8002baa:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8002bae:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8002bb0:	6810      	ldr	r0, [r2, #0]
 8002bb2:	f020 0001 	bic.w	r0, r0, #1
 8002bb6:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bb8:	f001 011f 	and.w	r1, r1, #31
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bc0:	e9d3 4114 	ldrd	r4, r1, [r3, #80]	@ 0x50
 8002bc4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bc6:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bc8:	6044      	str	r4, [r0, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8002bca:	b131      	cbz	r1, 8002bda <HAL_DMA_Abort+0x62>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bcc:	680a      	ldr	r2, [r1, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bce:	e9d3 0416 	ldrd	r0, r4, [r3, #88]	@ 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bd2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bd6:	600a      	str	r2, [r1, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bd8:	6044      	str	r4, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8002bda:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8002bdc:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002bde:	f883 1025 	strb.w	r1, [r3, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 8002be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 8002be6:	2000      	movs	r0, #0
}
 8002be8:	bc30      	pop	{r4, r5}
 8002bea:	4770      	bx	lr

08002bec <HAL_DMA_Abort_IT>:
{
 8002bec:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002bee:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d009      	beq.n	8002c0a <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8002bf6:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf8:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8002bfa:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bfc:	63c1      	str	r1, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8002bfe:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8002c02:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    status = HAL_ERROR;
 8002c06:	4618      	mov	r0, r3
}
 8002c08:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c0a:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c0c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c0e:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c10:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002c12:	6c05      	ldr	r5, [r0, #64]	@ 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c14:	f021 010e 	bic.w	r1, r1, #14
 8002c18:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002c1a:	6819      	ldr	r1, [r3, #0]
 8002c1c:	f021 0101 	bic.w	r1, r1, #1
 8002c20:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c22:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c24:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c2a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c2c:	f002 021f 	and.w	r2, r2, #31
 8002c30:	2301      	movs	r3, #1
 8002c32:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c34:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	@ 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c38:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c3a:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8002c3c:	b132      	cbz	r2, 8002c4c <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c3e:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c40:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	@ 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c48:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c4a:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8002c4c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002c4e:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8002c50:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 8002c52:	f880 1025 	strb.w	r1, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8002c56:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 8002c5a:	b103      	cbz	r3, 8002c5e <HAL_DMA_Abort_IT+0x72>
      hdma->XferAbortCallback(hdma);
 8002c5c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002c5e:	2000      	movs	r0, #0
}
 8002c60:	bd38      	pop	{r3, r4, r5, pc}
 8002c62:	bf00      	nop

08002c64 <HAL_DMA_IRQHandler>:
{
 8002c64:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002c66:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c68:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8002c6a:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c6c:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002c6e:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2204      	movs	r2, #4
 8002c76:	409a      	lsls	r2, r3
 8002c78:	420a      	tst	r2, r1
 8002c7a:	d00e      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x36>
 8002c7c:	f014 0f04 	tst.w	r4, #4
 8002c80:	d00b      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c82:	682b      	ldr	r3, [r5, #0]
 8002c84:	069b      	lsls	r3, r3, #26
 8002c86:	d403      	bmi.n	8002c90 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c88:	682b      	ldr	r3, [r5, #0]
 8002c8a:	f023 0304 	bic.w	r3, r3, #4
 8002c8e:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8002c90:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c92:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8002c94:	b1cb      	cbz	r3, 8002cca <HAL_DMA_IRQHandler+0x66>
}
 8002c96:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002c98:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	409a      	lsls	r2, r3
 8002c9e:	420a      	tst	r2, r1
 8002ca0:	d015      	beq.n	8002cce <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8002ca2:	f014 0f02 	tst.w	r4, #2
 8002ca6:	d012      	beq.n	8002cce <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ca8:	682b      	ldr	r3, [r5, #0]
 8002caa:	0699      	lsls	r1, r3, #26
 8002cac:	d406      	bmi.n	8002cbc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002cae:	682b      	ldr	r3, [r5, #0]
 8002cb0:	f023 030a 	bic.w	r3, r3, #10
 8002cb4:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8002cbc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cbe:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1e5      	bne.n	8002c96 <HAL_DMA_IRQHandler+0x32>
}
 8002cca:	bc70      	pop	{r4, r5, r6}
 8002ccc:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002cce:	2208      	movs	r2, #8
 8002cd0:	409a      	lsls	r2, r3
 8002cd2:	420a      	tst	r2, r1
 8002cd4:	d0f9      	beq.n	8002cca <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8002cd6:	0722      	lsls	r2, r4, #28
 8002cd8:	d5f7      	bpl.n	8002cca <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cda:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8002cdc:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cde:	f022 020e 	bic.w	r2, r2, #14
 8002ce2:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8002cea:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cec:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002cee:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8002cf0:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8002cf4:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8002cf8:	2900      	cmp	r1, #0
 8002cfa:	d0e6      	beq.n	8002cca <HAL_DMA_IRQHandler+0x66>
}
 8002cfc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002cfe:	4708      	bx	r1

08002d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d04:	680c      	ldr	r4, [r1, #0]
{
 8002d06:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d08:	2c00      	cmp	r4, #0
 8002d0a:	f000 8089 	beq.w	8002e20 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8002d0e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d10:	f04f 0b01 	mov.w	fp, #1
 8002d14:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8002d18:	ea1e 0a04 	ands.w	sl, lr, r4
 8002d1c:	d07b      	beq.n	8002e16 <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d1e:	684d      	ldr	r5, [r1, #4]
 8002d20:	f005 0203 	and.w	r2, r5, #3
 8002d24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d28:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d2a:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d2e:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d32:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d36:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d3a:	d974      	bls.n	8002e26 <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d3c:	2a03      	cmp	r2, #3
 8002d3e:	f040 80b0 	bne.w	8002ea2 <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d42:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8002d46:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d4a:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d4e:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d50:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002d54:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d56:	d05e      	beq.n	8002e16 <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d58:	4f66      	ldr	r7, [pc, #408]	@ (8002ef4 <HAL_GPIO_Init+0x1f4>)
 8002d5a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002d5c:	f042 0201 	orr.w	r2, r2, #1
 8002d60:	663a      	str	r2, [r7, #96]	@ 0x60
 8002d62:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002d64:	f002 0201 	and.w	r2, r2, #1
 8002d68:	9203      	str	r2, [sp, #12]
 8002d6a:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d6c:	f023 0203 	bic.w	r2, r3, #3
 8002d70:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8002d74:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d78:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002d7c:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d7e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002d82:	260f      	movs	r6, #15
 8002d84:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d88:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d8c:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d90:	d01d      	beq.n	8002dce <HAL_GPIO_Init+0xce>
 8002d92:	4e59      	ldr	r6, [pc, #356]	@ (8002ef8 <HAL_GPIO_Init+0x1f8>)
 8002d94:	42b0      	cmp	r0, r6
 8002d96:	f000 8097 	beq.w	8002ec8 <HAL_GPIO_Init+0x1c8>
 8002d9a:	4e58      	ldr	r6, [pc, #352]	@ (8002efc <HAL_GPIO_Init+0x1fc>)
 8002d9c:	42b0      	cmp	r0, r6
 8002d9e:	f000 809a 	beq.w	8002ed6 <HAL_GPIO_Init+0x1d6>
 8002da2:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8002f04 <HAL_GPIO_Init+0x204>
 8002da6:	4570      	cmp	r0, lr
 8002da8:	f000 8087 	beq.w	8002eba <HAL_GPIO_Init+0x1ba>
 8002dac:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8002f08 <HAL_GPIO_Init+0x208>
 8002db0:	4570      	cmp	r0, lr
 8002db2:	f000 8097 	beq.w	8002ee4 <HAL_GPIO_Init+0x1e4>
 8002db6:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8002f0c <HAL_GPIO_Init+0x20c>
 8002dba:	4570      	cmp	r0, lr
 8002dbc:	bf0c      	ite	eq
 8002dbe:	f04f 0e05 	moveq.w	lr, #5
 8002dc2:	f04f 0e06 	movne.w	lr, #6
 8002dc6:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002dca:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dce:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8002f00 <HAL_GPIO_Init+0x200>)
 8002dd2:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dd4:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8002dd6:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8002dda:	4e49      	ldr	r6, [pc, #292]	@ (8002f00 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8002ddc:	bf54      	ite	pl
 8002dde:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8002de0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8002de4:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8002de6:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002de8:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8002dea:	4e45      	ldr	r6, [pc, #276]	@ (8002f00 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8002dec:	bf54      	ite	pl
 8002dee:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8002df0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8002df4:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8002df6:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002df8:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8002dfa:	4e41      	ldr	r6, [pc, #260]	@ (8002f00 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8002dfc:	bf54      	ite	pl
 8002dfe:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8002e00:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8002e04:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e06:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e08:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8002e0a:	4d3d      	ldr	r5, [pc, #244]	@ (8002f00 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8002e0c:	bf54      	ite	pl
 8002e0e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8002e10:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8002e14:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8002e16:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002e18:	fa34 f203 	lsrs.w	r2, r4, r3
 8002e1c:	f47f af7a 	bne.w	8002d14 <HAL_GPIO_Init+0x14>
  }
}
 8002e20:	b005      	add	sp, #20
 8002e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8002e26:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e2a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e2c:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e30:	fa06 f80c 	lsl.w	r8, r6, ip
 8002e34:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8002e38:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8002e3c:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e40:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e42:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e46:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8002e4a:	fa0e fe03 	lsl.w	lr, lr, r3
 8002e4e:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8002e52:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8002e56:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e5a:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e5e:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e62:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e66:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8002e68:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e6c:	f47f af69 	bne.w	8002d42 <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e70:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8002e72:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e76:	f003 0e07 	and.w	lr, r3, #7
 8002e7a:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8002e7e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e82:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8002e86:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e8a:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e8c:	260f      	movs	r6, #15
 8002e8e:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e92:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e94:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e98:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8002e9c:	f8c8 e020 	str.w	lr, [r8, #32]
 8002ea0:	e74f      	b.n	8002d42 <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8002ea2:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea6:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ea8:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eac:	fa06 fe0c 	lsl.w	lr, r6, ip
 8002eb0:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8002eb4:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eb8:	e743      	b.n	8002d42 <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002eba:	f04f 0e03 	mov.w	lr, #3
 8002ebe:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002ec2:	ea47 070c 	orr.w	r7, r7, ip
 8002ec6:	e782      	b.n	8002dce <HAL_GPIO_Init+0xce>
 8002ec8:	f04f 0e01 	mov.w	lr, #1
 8002ecc:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002ed0:	ea47 070c 	orr.w	r7, r7, ip
 8002ed4:	e77b      	b.n	8002dce <HAL_GPIO_Init+0xce>
 8002ed6:	f04f 0e02 	mov.w	lr, #2
 8002eda:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002ede:	ea47 070c 	orr.w	r7, r7, ip
 8002ee2:	e774      	b.n	8002dce <HAL_GPIO_Init+0xce>
 8002ee4:	f04f 0e04 	mov.w	lr, #4
 8002ee8:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002eec:	ea47 070c 	orr.w	r7, r7, ip
 8002ef0:	e76d      	b.n	8002dce <HAL_GPIO_Init+0xce>
 8002ef2:	bf00      	nop
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	48000400 	.word	0x48000400
 8002efc:	48000800 	.word	0x48000800
 8002f00:	40010400 	.word	0x40010400
 8002f04:	48000c00 	.word	0x48000c00
 8002f08:	48001000 	.word	0x48001000
 8002f0c:	48001400 	.word	0x48001400

08002f10 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002f10:	6903      	ldr	r3, [r0, #16]
 8002f12:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002f14:	bf14      	ite	ne
 8002f16:	2001      	movne	r0, #1
 8002f18:	2000      	moveq	r0, #0
 8002f1a:	4770      	bx	lr

08002f1c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f1c:	b10a      	cbz	r2, 8002f22 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f1e:	6181      	str	r1, [r0, #24]
 8002f20:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f22:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop

08002f28 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f28:	4a35      	ldr	r2, [pc, #212]	@ (8003000 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8002f2a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f2c:	b960      	cbnz	r0, 8002f48 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f36:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f3a:	d01b      	beq.n	8002f74 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002f44:	2000      	movs	r0, #0
}
 8002f46:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f48:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8002f4c:	d006      	beq.n	8002f5c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f4e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f56:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002f58:	2000      	movs	r0, #0
}
 8002f5a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f64:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f68:	d029      	beq.n	8002fbe <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f6e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f72:	e7f1      	b.n	8002f58 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f7c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f7e:	4821      	ldr	r0, [pc, #132]	@ (8003004 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8002f80:	4921      	ldr	r1, [pc, #132]	@ (8003008 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f82:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f8a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f8c:	6803      	ldr	r3, [r0, #0]
 8002f8e:	2032      	movs	r0, #50	@ 0x32
 8002f90:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f94:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f96:	fba1 1303 	umull	r1, r3, r1, r3
 8002f9a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f9c:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f9e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fa2:	d506      	bpl.n	8002fb2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8002fa4:	e000      	b.n	8002fa8 <HAL_PWREx_ControlVoltageScaling+0x80>
 8002fa6:	b123      	cbz	r3, 8002fb2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8002fa8:	6951      	ldr	r1, [r2, #20]
 8002faa:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8002fac:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fb0:	d4f9      	bmi.n	8002fa6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fb2:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	055b      	lsls	r3, r3, #21
 8002fb8:	d5ce      	bpl.n	8002f58 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8002fba:	2003      	movs	r0, #3
 8002fbc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fc2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fc6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fc8:	480e      	ldr	r0, [pc, #56]	@ (8003004 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8002fca:	490f      	ldr	r1, [pc, #60]	@ (8003008 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fd4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fd6:	6803      	ldr	r3, [r0, #0]
 8002fd8:	2032      	movs	r0, #50	@ 0x32
 8002fda:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fde:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fe0:	fba1 1303 	umull	r1, r3, r1, r3
 8002fe4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fe6:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fe8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fec:	d5e1      	bpl.n	8002fb2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8002fee:	e001      	b.n	8002ff4 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d0de      	beq.n	8002fb2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8002ff4:	6951      	ldr	r1, [r2, #20]
 8002ff6:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8002ff8:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ffc:	d5d9      	bpl.n	8002fb2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8002ffe:	e7f7      	b.n	8002ff0 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8003000:	40007000 	.word	0x40007000
 8003004:	20000084 	.word	0x20000084
 8003008:	431bde83 	.word	0x431bde83

0800300c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800300c:	2800      	cmp	r0, #0
 800300e:	f000 81bd 	beq.w	800338c <HAL_RCC_OscConfig+0x380>
{
 8003012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003016:	6803      	ldr	r3, [r0, #0]
 8003018:	07d9      	lsls	r1, r3, #31
{
 800301a:	b082      	sub	sp, #8
 800301c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800301e:	d512      	bpl.n	8003046 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003020:	49a6      	ldr	r1, [pc, #664]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003022:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003024:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003026:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800302a:	2a0c      	cmp	r2, #12
 800302c:	f000 80d0 	beq.w	80031d0 <HAL_RCC_OscConfig+0x1c4>
 8003030:	2a08      	cmp	r2, #8
 8003032:	f040 80d2 	bne.w	80031da <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003036:	4aa1      	ldr	r2, [pc, #644]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003038:	6812      	ldr	r2, [r2, #0]
 800303a:	0392      	lsls	r2, r2, #14
 800303c:	d503      	bpl.n	8003046 <HAL_RCC_OscConfig+0x3a>
 800303e:	6862      	ldr	r2, [r4, #4]
 8003040:	2a00      	cmp	r2, #0
 8003042:	f000 8137 	beq.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003046:	079a      	lsls	r2, r3, #30
 8003048:	d522      	bpl.n	8003090 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800304a:	4a9c      	ldr	r2, [pc, #624]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 800304c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800304e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003050:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003054:	2b0c      	cmp	r3, #12
 8003056:	f000 80f8 	beq.w	800324a <HAL_RCC_OscConfig+0x23e>
 800305a:	2b04      	cmp	r3, #4
 800305c:	f040 80fa 	bne.w	8003254 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003060:	4b96      	ldr	r3, [pc, #600]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	055b      	lsls	r3, r3, #21
 8003066:	d503      	bpl.n	8003070 <HAL_RCC_OscConfig+0x64>
 8003068:	68e3      	ldr	r3, [r4, #12]
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 8122 	beq.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003070:	4a92      	ldr	r2, [pc, #584]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003072:	6920      	ldr	r0, [r4, #16]
 8003074:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003076:	4992      	ldr	r1, [pc, #584]	@ (80032c0 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003078:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800307c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003080:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003082:	6808      	ldr	r0, [r1, #0]
 8003084:	f7fe fcc6 	bl	8001a14 <HAL_InitTick>
 8003088:	2800      	cmp	r0, #0
 800308a:	f040 8113 	bne.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	071a      	lsls	r2, r3, #28
 8003092:	d519      	bpl.n	80030c8 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003094:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003096:	4d89      	ldr	r5, [pc, #548]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80c2 	beq.w	8003222 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 800309e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030aa:	f7fe fcf5 	bl	8001a98 <HAL_GetTick>
 80030ae:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030b0:	e005      	b.n	80030be <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030b2:	f7fe fcf1 	bl	8001a98 <HAL_GetTick>
 80030b6:	1b80      	subs	r0, r0, r6
 80030b8:	2802      	cmp	r0, #2
 80030ba:	f200 8117 	bhi.w	80032ec <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030be:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80030c2:	079b      	lsls	r3, r3, #30
 80030c4:	d5f5      	bpl.n	80030b2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c6:	6823      	ldr	r3, [r4, #0]
 80030c8:	075d      	lsls	r5, r3, #29
 80030ca:	d541      	bpl.n	8003150 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030cc:	4b7b      	ldr	r3, [pc, #492]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 80030ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030d0:	00d0      	lsls	r0, r2, #3
 80030d2:	f100 810f 	bmi.w	80032f4 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030d8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80030dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80030de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e4:	9301      	str	r3, [sp, #4]
 80030e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80030e8:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ea:	4e76      	ldr	r6, [pc, #472]	@ (80032c4 <HAL_RCC_OscConfig+0x2b8>)
 80030ec:	6833      	ldr	r3, [r6, #0]
 80030ee:	05d9      	lsls	r1, r3, #23
 80030f0:	f140 812e 	bpl.w	8003350 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f4:	68a3      	ldr	r3, [r4, #8]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	f000 80fe 	beq.w	80032f8 <HAL_RCC_OscConfig+0x2ec>
 80030fc:	2b05      	cmp	r3, #5
 80030fe:	f000 8184 	beq.w	800340a <HAL_RCC_OscConfig+0x3fe>
 8003102:	4e6e      	ldr	r6, [pc, #440]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003104:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8003108:	f022 0201 	bic.w	r2, r2, #1
 800310c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8003110:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8003114:	f022 0204 	bic.w	r2, r2, #4
 8003118:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800311c:	2b00      	cmp	r3, #0
 800311e:	f040 80f2 	bne.w	8003306 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003122:	f7fe fcb9 	bl	8001a98 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800312a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800312c:	e005      	b.n	800313a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312e:	f7fe fcb3 	bl	8001a98 <HAL_GetTick>
 8003132:	1bc0      	subs	r0, r0, r7
 8003134:	4540      	cmp	r0, r8
 8003136:	f200 80d9 	bhi.w	80032ec <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800313a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800313e:	0799      	lsls	r1, r3, #30
 8003140:	d4f5      	bmi.n	800312e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003142:	b125      	cbz	r5, 800314e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003144:	4a5d      	ldr	r2, [pc, #372]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003146:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800314c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800314e:	6823      	ldr	r3, [r4, #0]
 8003150:	069a      	lsls	r2, r3, #26
 8003152:	d518      	bpl.n	8003186 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003154:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003156:	4d59      	ldr	r5, [pc, #356]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80e5 	beq.w	8003328 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 800315e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316a:	f7fe fc95 	bl	8001a98 <HAL_GetTick>
 800316e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003170:	e005      	b.n	800317e <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003172:	f7fe fc91 	bl	8001a98 <HAL_GetTick>
 8003176:	1b80      	subs	r0, r0, r6
 8003178:	2802      	cmp	r0, #2
 800317a:	f200 80b7 	bhi.w	80032ec <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800317e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003182:	079b      	lsls	r3, r3, #30
 8003184:	d5f5      	bpl.n	8003172 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003186:	69e3      	ldr	r3, [r4, #28]
 8003188:	b1f3      	cbz	r3, 80031c8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800318a:	4d4c      	ldr	r5, [pc, #304]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 800318c:	68aa      	ldr	r2, [r5, #8]
 800318e:	f002 020c 	and.w	r2, r2, #12
 8003192:	2a0c      	cmp	r2, #12
 8003194:	f000 8147 	beq.w	8003426 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003198:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319a:	682b      	ldr	r3, [r5, #0]
 800319c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031a0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031a2:	f000 80f5 	beq.w	8003390 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a6:	f7fe fc77 	bl	8001a98 <HAL_GetTick>
 80031aa:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031ac:	e005      	b.n	80031ba <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ae:	f7fe fc73 	bl	8001a98 <HAL_GetTick>
 80031b2:	1b00      	subs	r0, r0, r4
 80031b4:	2802      	cmp	r0, #2
 80031b6:	f200 8099 	bhi.w	80032ec <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031ba:	682b      	ldr	r3, [r5, #0]
 80031bc:	019b      	lsls	r3, r3, #6
 80031be:	d4f6      	bmi.n	80031ae <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80031c0:	68ea      	ldr	r2, [r5, #12]
 80031c2:	4b41      	ldr	r3, [pc, #260]	@ (80032c8 <HAL_RCC_OscConfig+0x2bc>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 80031c8:	2000      	movs	r0, #0
}
 80031ca:	b002      	add	sp, #8
 80031cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031d0:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031d4:	2903      	cmp	r1, #3
 80031d6:	f43f af2e 	beq.w	8003036 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031da:	6863      	ldr	r3, [r4, #4]
 80031dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e0:	d055      	beq.n	800328e <HAL_RCC_OscConfig+0x282>
 80031e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031e6:	f000 80c4 	beq.w	8003372 <HAL_RCC_OscConfig+0x366>
 80031ea:	4d34      	ldr	r5, [pc, #208]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 80031ec:	682a      	ldr	r2, [r5, #0]
 80031ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80031f2:	602a      	str	r2, [r5, #0]
 80031f4:	682a      	ldr	r2, [r5, #0]
 80031f6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80031fa:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d14b      	bne.n	8003298 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8003200:	f7fe fc4a 	bl	8001a98 <HAL_GetTick>
 8003204:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003206:	e004      	b.n	8003212 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003208:	f7fe fc46 	bl	8001a98 <HAL_GetTick>
 800320c:	1b80      	subs	r0, r0, r6
 800320e:	2864      	cmp	r0, #100	@ 0x64
 8003210:	d86c      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003212:	682b      	ldr	r3, [r5, #0]
 8003214:	0399      	lsls	r1, r3, #14
 8003216:	d4f7      	bmi.n	8003208 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	079a      	lsls	r2, r3, #30
 800321c:	f57f af38 	bpl.w	8003090 <HAL_RCC_OscConfig+0x84>
 8003220:	e713      	b.n	800304a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8003222:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003226:	f023 0301 	bic.w	r3, r3, #1
 800322a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800322e:	f7fe fc33 	bl	8001a98 <HAL_GetTick>
 8003232:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003234:	e004      	b.n	8003240 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003236:	f7fe fc2f 	bl	8001a98 <HAL_GetTick>
 800323a:	1b80      	subs	r0, r0, r6
 800323c:	2802      	cmp	r0, #2
 800323e:	d855      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003240:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003244:	079f      	lsls	r7, r3, #30
 8003246:	d4f6      	bmi.n	8003236 <HAL_RCC_OscConfig+0x22a>
 8003248:	e73d      	b.n	80030c6 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800324a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800324e:	2a02      	cmp	r2, #2
 8003250:	f43f af06 	beq.w	8003060 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003254:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8003256:	4d19      	ldr	r5, [pc, #100]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003258:	2b00      	cmp	r3, #0
 800325a:	d037      	beq.n	80032cc <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 800325c:	682b      	ldr	r3, [r5, #0]
 800325e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003262:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003264:	f7fe fc18 	bl	8001a98 <HAL_GetTick>
 8003268:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800326a:	e004      	b.n	8003276 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326c:	f7fe fc14 	bl	8001a98 <HAL_GetTick>
 8003270:	1b80      	subs	r0, r0, r6
 8003272:	2802      	cmp	r0, #2
 8003274:	d83a      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003276:	682b      	ldr	r3, [r5, #0]
 8003278:	055f      	lsls	r7, r3, #21
 800327a:	d5f7      	bpl.n	800326c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	686b      	ldr	r3, [r5, #4]
 800327e:	6922      	ldr	r2, [r4, #16]
 8003280:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003284:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003288:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	e700      	b.n	8003090 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800328e:	4a0b      	ldr	r2, [pc, #44]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
 8003290:	6813      	ldr	r3, [r2, #0]
 8003292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003296:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003298:	f7fe fbfe 	bl	8001a98 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800329c:	4e07      	ldr	r6, [pc, #28]	@ (80032bc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 800329e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032a0:	e004      	b.n	80032ac <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a2:	f7fe fbf9 	bl	8001a98 <HAL_GetTick>
 80032a6:	1b40      	subs	r0, r0, r5
 80032a8:	2864      	cmp	r0, #100	@ 0x64
 80032aa:	d81f      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ac:	6833      	ldr	r3, [r6, #0]
 80032ae:	039f      	lsls	r7, r3, #14
 80032b0:	d5f7      	bpl.n	80032a2 <HAL_RCC_OscConfig+0x296>
 80032b2:	e7b1      	b.n	8003218 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 80032b4:	2001      	movs	r0, #1
}
 80032b6:	b002      	add	sp, #8
 80032b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032bc:	40021000 	.word	0x40021000
 80032c0:	2000008c 	.word	0x2000008c
 80032c4:	40007000 	.word	0x40007000
 80032c8:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 80032cc:	682b      	ldr	r3, [r5, #0]
 80032ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032d2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80032d4:	f7fe fbe0 	bl	8001a98 <HAL_GetTick>
 80032d8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032da:	682b      	ldr	r3, [r5, #0]
 80032dc:	0559      	lsls	r1, r3, #21
 80032de:	f57f aed6 	bpl.w	800308e <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e2:	f7fe fbd9 	bl	8001a98 <HAL_GetTick>
 80032e6:	1b80      	subs	r0, r0, r6
 80032e8:	2802      	cmp	r0, #2
 80032ea:	d9f6      	bls.n	80032da <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 80032ec:	2003      	movs	r0, #3
}
 80032ee:	b002      	add	sp, #8
 80032f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 80032f4:	2500      	movs	r5, #0
 80032f6:	e6f8      	b.n	80030ea <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032f8:	4a65      	ldr	r2, [pc, #404]	@ (8003490 <HAL_RCC_OscConfig+0x484>)
 80032fa:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8003306:	f7fe fbc7 	bl	8001a98 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800330a:	4f61      	ldr	r7, [pc, #388]	@ (8003490 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 800330c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003312:	e004      	b.n	800331e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003314:	f7fe fbc0 	bl	8001a98 <HAL_GetTick>
 8003318:	1b80      	subs	r0, r0, r6
 800331a:	4540      	cmp	r0, r8
 800331c:	d8e6      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800331e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003322:	079b      	lsls	r3, r3, #30
 8003324:	d5f6      	bpl.n	8003314 <HAL_RCC_OscConfig+0x308>
 8003326:	e70c      	b.n	8003142 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8003328:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800332c:	f023 0301 	bic.w	r3, r3, #1
 8003330:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8003334:	f7fe fbb0 	bl	8001a98 <HAL_GetTick>
 8003338:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800333a:	e004      	b.n	8003346 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800333c:	f7fe fbac 	bl	8001a98 <HAL_GetTick>
 8003340:	1b80      	subs	r0, r0, r6
 8003342:	2802      	cmp	r0, #2
 8003344:	d8d2      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003346:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800334a:	079f      	lsls	r7, r3, #30
 800334c:	d4f6      	bmi.n	800333c <HAL_RCC_OscConfig+0x330>
 800334e:	e71a      	b.n	8003186 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003350:	6833      	ldr	r3, [r6, #0]
 8003352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003356:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003358:	f7fe fb9e 	bl	8001a98 <HAL_GetTick>
 800335c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800335e:	6833      	ldr	r3, [r6, #0]
 8003360:	05da      	lsls	r2, r3, #23
 8003362:	f53f aec7 	bmi.w	80030f4 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003366:	f7fe fb97 	bl	8001a98 <HAL_GetTick>
 800336a:	1bc0      	subs	r0, r0, r7
 800336c:	2802      	cmp	r0, #2
 800336e:	d9f6      	bls.n	800335e <HAL_RCC_OscConfig+0x352>
 8003370:	e7bc      	b.n	80032ec <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003372:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003376:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003388:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800338a:	e785      	b.n	8003298 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 800338c:	2001      	movs	r0, #1
}
 800338e:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8003390:	f7fe fb82 	bl	8001a98 <HAL_GetTick>
 8003394:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003396:	e004      	b.n	80033a2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003398:	f7fe fb7e 	bl	8001a98 <HAL_GetTick>
 800339c:	1b80      	subs	r0, r0, r6
 800339e:	2802      	cmp	r0, #2
 80033a0:	d8a4      	bhi.n	80032ec <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033a2:	682b      	ldr	r3, [r5, #0]
 80033a4:	0199      	lsls	r1, r3, #6
 80033a6:	d4f7      	bmi.n	8003398 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033a8:	68e9      	ldr	r1, [r5, #12]
 80033aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003494 <HAL_RCC_OscConfig+0x488>)
 80033ac:	6a22      	ldr	r2, [r4, #32]
 80033ae:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b0:	4e37      	ldr	r6, [pc, #220]	@ (8003490 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033b2:	400b      	ands	r3, r1
 80033b4:	4313      	orrs	r3, r2
 80033b6:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 80033ba:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80033be:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80033c2:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 80033c6:	3801      	subs	r0, #1
 80033c8:	0849      	lsrs	r1, r1, #1
 80033ca:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80033ce:	3901      	subs	r1, #1
 80033d0:	0852      	lsrs	r2, r2, #1
 80033d2:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80033d6:	3a01      	subs	r2, #1
 80033d8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80033dc:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80033de:	682b      	ldr	r3, [r5, #0]
 80033e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033e4:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033e6:	68eb      	ldr	r3, [r5, #12]
 80033e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033ec:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80033ee:	f7fe fb53 	bl	8001a98 <HAL_GetTick>
 80033f2:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033f4:	e005      	b.n	8003402 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f6:	f7fe fb4f 	bl	8001a98 <HAL_GetTick>
 80033fa:	1b00      	subs	r0, r0, r4
 80033fc:	2802      	cmp	r0, #2
 80033fe:	f63f af75 	bhi.w	80032ec <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003402:	6833      	ldr	r3, [r6, #0]
 8003404:	019a      	lsls	r2, r3, #6
 8003406:	d5f6      	bpl.n	80033f6 <HAL_RCC_OscConfig+0x3ea>
 8003408:	e6de      	b.n	80031c8 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800340a:	4b21      	ldr	r3, [pc, #132]	@ (8003490 <HAL_RCC_OscConfig+0x484>)
 800340c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003410:	f042 0204 	orr.w	r2, r2, #4
 8003414:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8003418:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800341c:	f042 0201 	orr.w	r2, r2, #1
 8003420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003424:	e76f      	b.n	8003306 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003426:	2b01      	cmp	r3, #1
 8003428:	f43f af44 	beq.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 800342c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342e:	6a22      	ldr	r2, [r4, #32]
 8003430:	f003 0103 	and.w	r1, r3, #3
 8003434:	4291      	cmp	r1, r2
 8003436:	f47f af3d 	bne.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800343a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800343c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003440:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003442:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003446:	f47f af35 	bne.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800344a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800344c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003450:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003454:	f47f af2e 	bne.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003458:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800345a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800345e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003462:	f47f af27 	bne.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003466:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003468:	0852      	lsrs	r2, r2, #1
 800346a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800346e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003470:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003474:	f47f af1e 	bne.w	80032b4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003478:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800347a:	0852      	lsrs	r2, r2, #1
 800347c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8003480:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003482:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003486:	bf14      	ite	ne
 8003488:	2001      	movne	r0, #1
 800348a:	2000      	moveq	r0, #0
 800348c:	e69d      	b.n	80031ca <HAL_RCC_OscConfig+0x1be>
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
 8003494:	019f800c 	.word	0x019f800c

08003498 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003498:	4b18      	ldr	r3, [pc, #96]	@ (80034fc <HAL_RCC_GetSysClockFreq+0x64>)
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	f002 020c 	and.w	r2, r2, #12
 80034a0:	2a04      	cmp	r2, #4
 80034a2:	d026      	beq.n	80034f2 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	f002 020c 	and.w	r2, r2, #12
 80034aa:	2a08      	cmp	r2, #8
 80034ac:	d023      	beq.n	80034f6 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	f002 020c 	and.w	r2, r2, #12
 80034b4:	2a0c      	cmp	r2, #12
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80034b8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80034ba:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034bc:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034be:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034c0:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034c2:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80034c6:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034c8:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034cc:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034d0:	bf0c      	ite	eq
 80034d2:	4b0b      	ldreq	r3, [pc, #44]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034d4:	4b0b      	ldrne	r3, [pc, #44]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034d6:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80034dc:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034e0:	4b06      	ldr	r3, [pc, #24]	@ (80034fc <HAL_RCC_GetSysClockFreq+0x64>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80034e8:	3301      	adds	r3, #1
 80034ea:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80034ec:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 80034f0:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80034f2:	4804      	ldr	r0, [pc, #16]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x6c>)
 80034f4:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80034f6:	4802      	ldr	r0, [pc, #8]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x68>)
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000
 8003500:	007a1200 	.word	0x007a1200
 8003504:	00f42400 	.word	0x00f42400

08003508 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003508:	2800      	cmp	r0, #0
 800350a:	f000 80ee 	beq.w	80036ea <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800350e:	4a78      	ldr	r2, [pc, #480]	@ (80036f0 <HAL_RCC_ClockConfig+0x1e8>)
{
 8003510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003514:	6813      	ldr	r3, [r2, #0]
 8003516:	f003 030f 	and.w	r3, r3, #15
 800351a:	428b      	cmp	r3, r1
 800351c:	460d      	mov	r5, r1
 800351e:	4604      	mov	r4, r0
 8003520:	d20c      	bcs.n	800353c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003522:	6813      	ldr	r3, [r2, #0]
 8003524:	f023 030f 	bic.w	r3, r3, #15
 8003528:	430b      	orrs	r3, r1
 800352a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352c:	6813      	ldr	r3, [r2, #0]
 800352e:	f003 030f 	and.w	r3, r3, #15
 8003532:	428b      	cmp	r3, r1
 8003534:	d002      	beq.n	800353c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003536:	2001      	movs	r0, #1
}
 8003538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	07df      	lsls	r7, r3, #31
 8003540:	d569      	bpl.n	8003616 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003542:	6867      	ldr	r7, [r4, #4]
 8003544:	2f03      	cmp	r7, #3
 8003546:	f000 80a0 	beq.w	800368a <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354a:	4b6a      	ldr	r3, [pc, #424]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003550:	f000 8097 	beq.w	8003682 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003554:	055b      	lsls	r3, r3, #21
 8003556:	d5ee      	bpl.n	8003536 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003558:	f7ff ff9e 	bl	8003498 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800355c:	4b66      	ldr	r3, [pc, #408]	@ (80036f8 <HAL_RCC_ClockConfig+0x1f0>)
 800355e:	4298      	cmp	r0, r3
 8003560:	f240 80c0 	bls.w	80036e4 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003564:	4a63      	ldr	r2, [pc, #396]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003566:	6893      	ldr	r3, [r2, #8]
 8003568:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800356c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003570:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003572:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003576:	4e5f      	ldr	r6, [pc, #380]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003578:	68b3      	ldr	r3, [r6, #8]
 800357a:	f023 0303 	bic.w	r3, r3, #3
 800357e:	433b      	orrs	r3, r7
 8003580:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003582:	f7fe fa89 	bl	8001a98 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003586:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800358a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358c:	e004      	b.n	8003598 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358e:	f7fe fa83 	bl	8001a98 <HAL_GetTick>
 8003592:	1bc0      	subs	r0, r0, r7
 8003594:	4540      	cmp	r0, r8
 8003596:	d871      	bhi.n	800367c <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003598:	68b3      	ldr	r3, [r6, #8]
 800359a:	6862      	ldr	r2, [r4, #4]
 800359c:	f003 030c 	and.w	r3, r3, #12
 80035a0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80035a4:	d1f3      	bne.n	800358e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035a6:	6823      	ldr	r3, [r4, #0]
 80035a8:	079f      	lsls	r7, r3, #30
 80035aa:	d436      	bmi.n	800361a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80035ac:	f1b9 0f00 	cmp.w	r9, #0
 80035b0:	d003      	beq.n	80035ba <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80035b2:	68b3      	ldr	r3, [r6, #8]
 80035b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035b8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035ba:	4e4d      	ldr	r6, [pc, #308]	@ (80036f0 <HAL_RCC_ClockConfig+0x1e8>)
 80035bc:	6833      	ldr	r3, [r6, #0]
 80035be:	f003 030f 	and.w	r3, r3, #15
 80035c2:	42ab      	cmp	r3, r5
 80035c4:	d846      	bhi.n	8003654 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	075a      	lsls	r2, r3, #29
 80035ca:	d506      	bpl.n	80035da <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035cc:	4949      	ldr	r1, [pc, #292]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 80035ce:	68e0      	ldr	r0, [r4, #12]
 80035d0:	688a      	ldr	r2, [r1, #8]
 80035d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80035d6:	4302      	orrs	r2, r0
 80035d8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035da:	071b      	lsls	r3, r3, #28
 80035dc:	d507      	bpl.n	80035ee <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035de:	4a45      	ldr	r2, [pc, #276]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 80035e0:	6921      	ldr	r1, [r4, #16]
 80035e2:	6893      	ldr	r3, [r2, #8]
 80035e4:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80035e8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80035ec:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035ee:	f7ff ff53 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 80035f2:	4a40      	ldr	r2, [pc, #256]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 80035f4:	4c41      	ldr	r4, [pc, #260]	@ (80036fc <HAL_RCC_ClockConfig+0x1f4>)
 80035f6:	6892      	ldr	r2, [r2, #8]
 80035f8:	4941      	ldr	r1, [pc, #260]	@ (8003700 <HAL_RCC_ClockConfig+0x1f8>)
 80035fa:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80035fe:	4603      	mov	r3, r0
 8003600:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8003602:	4840      	ldr	r0, [pc, #256]	@ (8003704 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003604:	f002 021f 	and.w	r2, r2, #31
 8003608:	40d3      	lsrs	r3, r2
 800360a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 800360c:	6800      	ldr	r0, [r0, #0]
}
 800360e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8003612:	f7fe b9ff 	b.w	8001a14 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003616:	079e      	lsls	r6, r3, #30
 8003618:	d5cf      	bpl.n	80035ba <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800361a:	0758      	lsls	r0, r3, #29
 800361c:	d504      	bpl.n	8003628 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800361e:	4935      	ldr	r1, [pc, #212]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003620:	688a      	ldr	r2, [r1, #8]
 8003622:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003626:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003628:	0719      	lsls	r1, r3, #28
 800362a:	d506      	bpl.n	800363a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800362c:	4a31      	ldr	r2, [pc, #196]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 800362e:	6893      	ldr	r3, [r2, #8]
 8003630:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003634:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003638:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800363a:	4a2e      	ldr	r2, [pc, #184]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 800363c:	68a1      	ldr	r1, [r4, #8]
 800363e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003640:	4e2b      	ldr	r6, [pc, #172]	@ (80036f0 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003642:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003646:	430b      	orrs	r3, r1
 8003648:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800364a:	6833      	ldr	r3, [r6, #0]
 800364c:	f003 030f 	and.w	r3, r3, #15
 8003650:	42ab      	cmp	r3, r5
 8003652:	d9b8      	bls.n	80035c6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003654:	6833      	ldr	r3, [r6, #0]
 8003656:	f023 030f 	bic.w	r3, r3, #15
 800365a:	432b      	orrs	r3, r5
 800365c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800365e:	f7fe fa1b 	bl	8001a98 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003662:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003666:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003668:	6833      	ldr	r3, [r6, #0]
 800366a:	f003 030f 	and.w	r3, r3, #15
 800366e:	42ab      	cmp	r3, r5
 8003670:	d0a9      	beq.n	80035c6 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003672:	f7fe fa11 	bl	8001a98 <HAL_GetTick>
 8003676:	1bc0      	subs	r0, r0, r7
 8003678:	4540      	cmp	r0, r8
 800367a:	d9f5      	bls.n	8003668 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 800367c:	2003      	movs	r0, #3
}
 800367e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003682:	039a      	lsls	r2, r3, #14
 8003684:	f53f af68 	bmi.w	8003558 <HAL_RCC_ClockConfig+0x50>
 8003688:	e755      	b.n	8003536 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800368a:	4a1a      	ldr	r2, [pc, #104]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
 800368c:	6811      	ldr	r1, [r2, #0]
 800368e:	0188      	lsls	r0, r1, #6
 8003690:	f57f af51 	bpl.w	8003536 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003694:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003696:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003698:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 800369a:	4e17      	ldr	r6, [pc, #92]	@ (80036f8 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800369c:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80036a0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036a2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036a6:	bf0c      	ite	eq
 80036a8:	4817      	ldreq	r0, [pc, #92]	@ (8003708 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036aa:	4818      	ldrne	r0, [pc, #96]	@ (800370c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036ac:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036ae:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036b2:	4810      	ldr	r0, [pc, #64]	@ (80036f4 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036b4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80036b8:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036bc:	68c1      	ldr	r1, [r0, #12]
 80036be:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80036c2:	3101      	adds	r1, #1
 80036c4:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80036c6:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80036ca:	42b2      	cmp	r2, r6
 80036cc:	d90a      	bls.n	80036e4 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80036ce:	6882      	ldr	r2, [r0, #8]
 80036d0:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 80036d4:	f43f af46 	beq.w	8003564 <HAL_RCC_ClockConfig+0x5c>
 80036d8:	0799      	lsls	r1, r3, #30
 80036da:	d503      	bpl.n	80036e4 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80036dc:	68a3      	ldr	r3, [r4, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f43f af40 	beq.w	8003564 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80036e4:	f04f 0900 	mov.w	r9, #0
 80036e8:	e745      	b.n	8003576 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 80036ea:	2001      	movs	r0, #1
}
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	40022000 	.word	0x40022000
 80036f4:	40021000 	.word	0x40021000
 80036f8:	04c4b400 	.word	0x04c4b400
 80036fc:	080055b8 	.word	0x080055b8
 8003700:	20000084 	.word	0x20000084
 8003704:	2000008c 	.word	0x2000008c
 8003708:	007a1200 	.word	0x007a1200
 800370c:	00f42400 	.word	0x00f42400

08003710 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8003710:	4b01      	ldr	r3, [pc, #4]	@ (8003718 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8003712:	6818      	ldr	r0, [r3, #0]
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	20000084 	.word	0x20000084

0800371c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800371c:	4b05      	ldr	r3, [pc, #20]	@ (8003734 <HAL_RCC_GetPCLK1Freq+0x18>)
 800371e:	4a06      	ldr	r2, [pc, #24]	@ (8003738 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003720:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003722:	4906      	ldr	r1, [pc, #24]	@ (800373c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003724:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003728:	6808      	ldr	r0, [r1, #0]
 800372a:	5cd3      	ldrb	r3, [r2, r3]
 800372c:	f003 031f 	and.w	r3, r3, #31
}
 8003730:	40d8      	lsrs	r0, r3
 8003732:	4770      	bx	lr
 8003734:	40021000 	.word	0x40021000
 8003738:	080055b0 	.word	0x080055b0
 800373c:	20000084 	.word	0x20000084

08003740 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003740:	4b05      	ldr	r3, [pc, #20]	@ (8003758 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003742:	4a06      	ldr	r2, [pc, #24]	@ (800375c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003744:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003746:	4906      	ldr	r1, [pc, #24]	@ (8003760 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003748:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800374c:	6808      	ldr	r0, [r1, #0]
 800374e:	5cd3      	ldrb	r3, [r2, r3]
 8003750:	f003 031f 	and.w	r3, r3, #31
}
 8003754:	40d8      	lsrs	r0, r3
 8003756:	4770      	bx	lr
 8003758:	40021000 	.word	0x40021000
 800375c:	080055b0 	.word	0x080055b0
 8003760:	20000084 	.word	0x20000084

08003764 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003768:	6803      	ldr	r3, [r0, #0]
{
 800376a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800376c:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 8003770:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003772:	d052      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003774:	4ba1      	ldr	r3, [pc, #644]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003776:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003778:	00d5      	lsls	r5, r2, #3
 800377a:	f140 8108 	bpl.w	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    FlagStatus       pwrclkchanged = RESET;
 800377e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003780:	4d9f      	ldr	r5, [pc, #636]	@ (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003782:	682b      	ldr	r3, [r5, #0]
 8003784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003788:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800378a:	f7fe f985 	bl	8001a98 <HAL_GetTick>
 800378e:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003790:	e005      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003792:	f7fe f981 	bl	8001a98 <HAL_GetTick>
 8003796:	1b83      	subs	r3, r0, r6
 8003798:	2b02      	cmp	r3, #2
 800379a:	f200 8103 	bhi.w	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800379e:	682b      	ldr	r3, [r5, #0]
 80037a0:	05d8      	lsls	r0, r3, #23
 80037a2:	d5f6      	bpl.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037a4:	4d95      	ldr	r5, [pc, #596]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037a6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037a8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037ac:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80037b0:	d026      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d024      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037b6:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037ba:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80037be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c2:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037c6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80037ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ce:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037d2:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037d6:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80037d8:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037dc:	d510      	bpl.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037de:	f7fe f95b 	bl	8001a98 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e2:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80037e6:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037e8:	e005      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	f7fe f955 	bl	8001a98 <HAL_GetTick>
 80037ee:	1b80      	subs	r0, r0, r6
 80037f0:	4540      	cmp	r0, r8
 80037f2:	f200 80d7 	bhi.w	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x240>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037f6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80037fa:	079b      	lsls	r3, r3, #30
 80037fc:	d5f5      	bpl.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037fe:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003800:	497e      	ldr	r1, [pc, #504]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003802:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8003806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003810:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003812:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8003814:	2f00      	cmp	r7, #0
 8003816:	f040 80ca 	bne.w	80039ae <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800381a:	07de      	lsls	r6, r3, #31
 800381c:	d508      	bpl.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800381e:	4977      	ldr	r1, [pc, #476]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003820:	6865      	ldr	r5, [r4, #4]
 8003822:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003826:	f022 0203 	bic.w	r2, r2, #3
 800382a:	432a      	orrs	r2, r5
 800382c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003830:	079d      	lsls	r5, r3, #30
 8003832:	d508      	bpl.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003834:	4971      	ldr	r1, [pc, #452]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003836:	68a5      	ldr	r5, [r4, #8]
 8003838:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800383c:	f022 020c 	bic.w	r2, r2, #12
 8003840:	432a      	orrs	r2, r5
 8003842:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003846:	0759      	lsls	r1, r3, #29
 8003848:	d508      	bpl.n	800385c <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800384a:	496c      	ldr	r1, [pc, #432]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800384c:	68e5      	ldr	r5, [r4, #12]
 800384e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003852:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8003856:	432a      	orrs	r2, r5
 8003858:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800385c:	071a      	lsls	r2, r3, #28
 800385e:	d508      	bpl.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003860:	4966      	ldr	r1, [pc, #408]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003862:	6925      	ldr	r5, [r4, #16]
 8003864:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003868:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800386c:	432a      	orrs	r2, r5
 800386e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003872:	069f      	lsls	r7, r3, #26
 8003874:	d508      	bpl.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003876:	4961      	ldr	r1, [pc, #388]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003878:	6965      	ldr	r5, [r4, #20]
 800387a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800387e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003882:	432a      	orrs	r2, r5
 8003884:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003888:	065e      	lsls	r6, r3, #25
 800388a:	d508      	bpl.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800388c:	495b      	ldr	r1, [pc, #364]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800388e:	69a5      	ldr	r5, [r4, #24]
 8003890:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003894:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003898:	432a      	orrs	r2, r5
 800389a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800389e:	061d      	lsls	r5, r3, #24
 80038a0:	d508      	bpl.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038a2:	4956      	ldr	r1, [pc, #344]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80038a4:	69e5      	ldr	r5, [r4, #28]
 80038a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80038aa:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80038ae:	432a      	orrs	r2, r5
 80038b0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038b4:	05d9      	lsls	r1, r3, #23
 80038b6:	d508      	bpl.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038b8:	4950      	ldr	r1, [pc, #320]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80038ba:	6a25      	ldr	r5, [r4, #32]
 80038bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80038c0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80038c4:	432a      	orrs	r2, r5
 80038c6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038ca:	059a      	lsls	r2, r3, #22
 80038cc:	d508      	bpl.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038ce:	494b      	ldr	r1, [pc, #300]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80038d0:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80038d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80038d6:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 80038da:	432a      	orrs	r2, r5
 80038dc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80038e0:	055f      	lsls	r7, r3, #21
 80038e2:	d50b      	bpl.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038e4:	4945      	ldr	r1, [pc, #276]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80038e6:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80038e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80038ec:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80038f0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80038f2:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038f6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80038fa:	d05e      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80038fc:	051e      	lsls	r6, r3, #20
 80038fe:	d50b      	bpl.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003900:	493e      	ldr	r1, [pc, #248]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003902:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8003904:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003908:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800390c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800390e:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003912:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003916:	d055      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003918:	04dd      	lsls	r5, r3, #19
 800391a:	d50b      	bpl.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800391c:	4937      	ldr	r1, [pc, #220]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800391e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8003920:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003924:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003928:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800392a:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800392e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003932:	d04c      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x26a>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003934:	0499      	lsls	r1, r3, #18
 8003936:	d50b      	bpl.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003938:	4930      	ldr	r1, [pc, #192]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800393a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 800393c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003940:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003944:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003946:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800394a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800394e:	d043      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003950:	045a      	lsls	r2, r3, #17
 8003952:	d50b      	bpl.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003954:	4929      	ldr	r1, [pc, #164]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003956:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003958:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800395c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003960:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003962:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003966:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800396a:	d03a      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800396c:	041b      	lsls	r3, r3, #16
 800396e:	d50b      	bpl.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003970:	4a22      	ldr	r2, [pc, #136]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003972:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003974:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003978:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800397c:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800397e:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003982:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003986:	d031      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x288>
  }

#endif /* QUADSPI */

  return status;
}
 8003988:	b002      	add	sp, #8
 800398a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003990:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003994:	659a      	str	r2, [r3, #88]	@ 0x58
 8003996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800399c:	9301      	str	r3, [sp, #4]
 800399e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80039a0:	2701      	movs	r7, #1
 80039a2:	e6ed      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039a4:	6823      	ldr	r3, [r4, #0]
        status = ret;
 80039a6:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 80039a8:	2f00      	cmp	r7, #0
 80039aa:	f43f af36 	beq.w	800381a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ae:	4913      	ldr	r1, [pc, #76]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80039b0:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80039b2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80039b6:	658a      	str	r2, [r1, #88]	@ 0x58
 80039b8:	e72f      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039ba:	68ca      	ldr	r2, [r1, #12]
 80039bc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039c0:	60ca      	str	r2, [r1, #12]
 80039c2:	e79b      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c4:	68ca      	ldr	r2, [r1, #12]
 80039c6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039ca:	60ca      	str	r2, [r1, #12]
 80039cc:	e7a4      	b.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039ce:	68ca      	ldr	r2, [r1, #12]
 80039d0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039d4:	60ca      	str	r2, [r1, #12]
 80039d6:	e7ad      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039d8:	68ca      	ldr	r2, [r1, #12]
 80039da:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039de:	60ca      	str	r2, [r1, #12]
 80039e0:	e7b6      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039e2:	68ca      	ldr	r2, [r1, #12]
 80039e4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039e8:	60ca      	str	r2, [r1, #12]
 80039ea:	e7bf      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80039ec:	68d3      	ldr	r3, [r2, #12]
 80039ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f2:	60d3      	str	r3, [r2, #12]
}
 80039f4:	b002      	add	sp, #8
 80039f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039fa:	bf00      	nop
 80039fc:	40021000 	.word	0x40021000
 8003a00:	40007000 	.word	0x40007000

08003a04 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a04:	2800      	cmp	r0, #0
 8003a06:	d075      	beq.n	8003af4 <HAL_TIM_Base_Init+0xf0>
{
 8003a08:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a0a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003a0e:	4604      	mov	r4, r0
 8003a10:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d068      	beq.n	8003aea <HAL_TIM_Base_Init+0xe6>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a18:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a1a:	4e37      	ldr	r6, [pc, #220]	@ (8003af8 <HAL_TIM_Base_Init+0xf4>)

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a1c:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a1e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a20:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8003a22:	2202      	movs	r2, #2
 8003a24:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a28:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8003a2a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a2c:	d04c      	beq.n	8003ac8 <HAL_TIM_Base_Init+0xc4>
 8003a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a32:	d017      	beq.n	8003a64 <HAL_TIM_Base_Init+0x60>
 8003a34:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8003a38:	42b3      	cmp	r3, r6
 8003a3a:	d013      	beq.n	8003a64 <HAL_TIM_Base_Init+0x60>
 8003a3c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a40:	42b3      	cmp	r3, r6
 8003a42:	d00f      	beq.n	8003a64 <HAL_TIM_Base_Init+0x60>
 8003a44:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8003a48:	42b3      	cmp	r3, r6
 8003a4a:	d03d      	beq.n	8003ac8 <HAL_TIM_Base_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a4c:	4e2b      	ldr	r6, [pc, #172]	@ (8003afc <HAL_TIM_Base_Init+0xf8>)
 8003a4e:	42b3      	cmp	r3, r6
 8003a50:	d03e      	beq.n	8003ad0 <HAL_TIM_Base_Init+0xcc>
 8003a52:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a56:	42b3      	cmp	r3, r6
 8003a58:	d03a      	beq.n	8003ad0 <HAL_TIM_Base_Init+0xcc>
 8003a5a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a5e:	42b3      	cmp	r3, r6
 8003a60:	d108      	bne.n	8003a74 <HAL_TIM_Base_Init+0x70>
 8003a62:	e035      	b.n	8003ad0 <HAL_TIM_Base_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8003a64:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a66:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a6a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a6c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a6e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a72:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a78:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003a7a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a7c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a7e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a80:	2201      	movs	r2, #1
 8003a82:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	07d2      	lsls	r2, r2, #31
 8003a88:	d503      	bpl.n	8003a92 <HAL_TIM_Base_Init+0x8e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a8a:	691a      	ldr	r2, [r3, #16]
 8003a8c:	f022 0201 	bic.w	r2, r2, #1
 8003a90:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a92:	2301      	movs	r3, #1
 8003a94:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a98:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003a9c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003aa0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003aa4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003aa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003ab4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003ab8:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003abc:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003ac0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003ac4:	2000      	movs	r0, #0
}
 8003ac6:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8003ac8:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aca:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ace:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ad0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ad2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ad6:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ad8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003adc:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003ade:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ae0:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ae2:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003ae4:	6962      	ldr	r2, [r4, #20]
 8003ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ae8:	e7ca      	b.n	8003a80 <HAL_TIM_Base_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8003aea:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003aee:	f7fd fe75 	bl	80017dc <HAL_TIM_Base_MspInit>
 8003af2:	e791      	b.n	8003a18 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 8003af4:	2001      	movs	r0, #1
}
 8003af6:	4770      	bx	lr
 8003af8:	40012c00 	.word	0x40012c00
 8003afc:	40014000 	.word	0x40014000

08003b00 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003b00:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d11f      	bne.n	8003b48 <HAL_TIM_Base_Start+0x48>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b08:	6803      	ldr	r3, [r0, #0]
 8003b0a:	4a15      	ldr	r2, [pc, #84]	@ (8003b60 <HAL_TIM_Base_Start+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b0e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b14:	d01a      	beq.n	8003b4c <HAL_TIM_Base_Start+0x4c>
 8003b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b1a:	d017      	beq.n	8003b4c <HAL_TIM_Base_Start+0x4c>
 8003b1c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d013      	beq.n	8003b4c <HAL_TIM_Base_Start+0x4c>
 8003b24:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d00f      	beq.n	8003b4c <HAL_TIM_Base_Start+0x4c>
 8003b2c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d00b      	beq.n	8003b4c <HAL_TIM_Base_Start+0x4c>
 8003b34:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d007      	beq.n	8003b4c <HAL_TIM_Base_Start+0x4c>
      __HAL_TIM_ENABLE(htim);
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003b44:	2000      	movs	r0, #0
 8003b46:	4770      	bx	lr
    return HAL_ERROR;
 8003b48:	2001      	movs	r0, #1
}
 8003b4a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b4c:	6899      	ldr	r1, [r3, #8]
 8003b4e:	4a05      	ldr	r2, [pc, #20]	@ (8003b64 <HAL_TIM_Base_Start+0x64>)
 8003b50:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b52:	2a06      	cmp	r2, #6
 8003b54:	d0f6      	beq.n	8003b44 <HAL_TIM_Base_Start+0x44>
 8003b56:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003b5a:	d1ef      	bne.n	8003b3c <HAL_TIM_Base_Start+0x3c>
 8003b5c:	e7f2      	b.n	8003b44 <HAL_TIM_Base_Start+0x44>
 8003b5e:	bf00      	nop
 8003b60:	40012c00 	.word	0x40012c00
 8003b64:	00010007 	.word	0x00010007

08003b68 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003b68:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d122      	bne.n	8003bb6 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b70:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b72:	4916      	ldr	r1, [pc, #88]	@ (8003bcc <HAL_TIM_Base_Start_IT+0x64>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003b74:	2202      	movs	r2, #2
 8003b76:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b7a:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b7c:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b84:	d019      	beq.n	8003bba <HAL_TIM_Base_Start_IT+0x52>
 8003b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8a:	d016      	beq.n	8003bba <HAL_TIM_Base_Start_IT+0x52>
 8003b8c:	4a10      	ldr	r2, [pc, #64]	@ (8003bd0 <HAL_TIM_Base_Start_IT+0x68>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d013      	beq.n	8003bba <HAL_TIM_Base_Start_IT+0x52>
 8003b92:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d00f      	beq.n	8003bba <HAL_TIM_Base_Start_IT+0x52>
 8003b9a:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00b      	beq.n	8003bba <HAL_TIM_Base_Start_IT+0x52>
 8003ba2:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d007      	beq.n	8003bba <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	f042 0201 	orr.w	r2, r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	4770      	bx	lr
    return HAL_ERROR;
 8003bb6:	2001      	movs	r0, #1
}
 8003bb8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bba:	6899      	ldr	r1, [r3, #8]
 8003bbc:	4a05      	ldr	r2, [pc, #20]	@ (8003bd4 <HAL_TIM_Base_Start_IT+0x6c>)
 8003bbe:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc0:	2a06      	cmp	r2, #6
 8003bc2:	d0f6      	beq.n	8003bb2 <HAL_TIM_Base_Start_IT+0x4a>
 8003bc4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003bc8:	d1ef      	bne.n	8003baa <HAL_TIM_Base_Start_IT+0x42>
 8003bca:	e7f2      	b.n	8003bb2 <HAL_TIM_Base_Start_IT+0x4a>
 8003bcc:	40012c00 	.word	0x40012c00
 8003bd0:	40000400 	.word	0x40000400
 8003bd4:	00010007 	.word	0x00010007

08003bd8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003bd8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	f000 8086 	beq.w	8003cee <HAL_TIM_ConfigClockSource+0x116>
 8003be2:	4602      	mov	r2, r0
{
 8003be4:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8003be6:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8003be8:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003bea:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8003bee:	2001      	movs	r0, #1
 8003bf0:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003bf4:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bf6:	4b5c      	ldr	r3, [pc, #368]	@ (8003d68 <HAL_TIM_ConfigClockSource+0x190>)
 8003bf8:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8003bfa:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003bfc:	680b      	ldr	r3, [r1, #0]
 8003bfe:	2b70      	cmp	r3, #112	@ 0x70
 8003c00:	f000 80a1 	beq.w	8003d46 <HAL_TIM_ConfigClockSource+0x16e>
 8003c04:	d827      	bhi.n	8003c56 <HAL_TIM_ConfigClockSource+0x7e>
 8003c06:	2b50      	cmp	r3, #80	@ 0x50
 8003c08:	d073      	beq.n	8003cf2 <HAL_TIM_ConfigClockSource+0x11a>
 8003c0a:	d93c      	bls.n	8003c86 <HAL_TIM_ConfigClockSource+0xae>
 8003c0c:	2b60      	cmp	r3, #96	@ 0x60
 8003c0e:	d11a      	bne.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c10:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 8003c12:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8003c14:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c16:	6a21      	ldr	r1, [r4, #32]
 8003c18:	f021 0110 	bic.w	r1, r1, #16
 8003c1c:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c1e:	69a1      	ldr	r1, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c20:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c24:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c28:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c2c:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c30:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8003c32:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c34:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c36:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c3e:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c42:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003c44:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003c46:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8003c48:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003c4a:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003c4e:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8003c52:	bc30      	pop	{r4, r5}
 8003c54:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003c56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c5a:	d064      	beq.n	8003d26 <HAL_TIM_ConfigClockSource+0x14e>
 8003c5c:	d936      	bls.n	8003ccc <HAL_TIM_ConfigClockSource+0xf4>
 8003c5e:	4943      	ldr	r1, [pc, #268]	@ (8003d6c <HAL_TIM_ConfigClockSource+0x194>)
 8003c60:	428b      	cmp	r3, r1
 8003c62:	d006      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
 8003c64:	d92b      	bls.n	8003cbe <HAL_TIM_ConfigClockSource+0xe6>
 8003c66:	4942      	ldr	r1, [pc, #264]	@ (8003d70 <HAL_TIM_ConfigClockSource+0x198>)
 8003c68:	428b      	cmp	r3, r1
 8003c6a:	d002      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
 8003c6c:	3130      	adds	r1, #48	@ 0x30
 8003c6e:	428b      	cmp	r3, r1
 8003c70:	d1e9      	bne.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 8003c72:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c74:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8003c78:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c7c:	4319      	orrs	r1, r3
 8003c7e:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8003c82:	60a1      	str	r1, [r4, #8]
}
 8003c84:	e025      	b.n	8003cd2 <HAL_TIM_ConfigClockSource+0xfa>
  switch (sClockSourceConfig->ClockSource)
 8003c86:	2b40      	cmp	r3, #64	@ 0x40
 8003c88:	d125      	bne.n	8003cd6 <HAL_TIM_ConfigClockSource+0xfe>
                               sClockSourceConfig->ClockPolarity,
 8003c8a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003c8c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8003c8e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c90:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003c94:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c96:	6a23      	ldr	r3, [r4, #32]
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c9e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ca0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ca4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003ca8:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003caa:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003cac:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cae:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cb6:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8003cba:	60a3      	str	r3, [r4, #8]
}
 8003cbc:	e009      	b.n	8003cd2 <HAL_TIM_ConfigClockSource+0xfa>
  switch (sClockSourceConfig->ClockSource)
 8003cbe:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003cc2:	d0d6      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
 8003cc4:	3910      	subs	r1, #16
 8003cc6:	428b      	cmp	r3, r1
 8003cc8:	d0d3      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
 8003cca:	e7bc      	b.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
 8003ccc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cd0:	d1b9      	bne.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	e7b7      	b.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8003cd6:	d8b6      	bhi.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
 8003cd8:	2b20      	cmp	r3, #32
 8003cda:	d0ca      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
 8003cdc:	d903      	bls.n	8003ce6 <HAL_TIM_ConfigClockSource+0x10e>
 8003cde:	2b30      	cmp	r3, #48	@ 0x30
 8003ce0:	d0c7      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8003ce2:	2001      	movs	r0, #1
 8003ce4:	e7af      	b.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8003ce6:	f033 0110 	bics.w	r1, r3, #16
 8003cea:	d1ac      	bne.n	8003c46 <HAL_TIM_ConfigClockSource+0x6e>
 8003cec:	e7c1      	b.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 8003cee:	2002      	movs	r0, #2
}
 8003cf0:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8003cf2:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003cf4:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8003cf6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cf8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003cfc:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cfe:	6a23      	ldr	r3, [r4, #32]
 8003d00:	f023 0301 	bic.w	r3, r3, #1
 8003d04:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d06:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d0c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003d10:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003d12:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003d14:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d16:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d1e:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8003d22:	60a3      	str	r3, [r4, #8]
}
 8003d24:	e7d5      	b.n	8003cd2 <HAL_TIM_ConfigClockSource+0xfa>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d26:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003d2a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d2c:	432b      	orrs	r3, r5
 8003d2e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d30:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d34:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003d38:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d3a:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d3c:	68a3      	ldr	r3, [r4, #8]
 8003d3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d42:	60a3      	str	r3, [r4, #8]
      break;
 8003d44:	e7c5      	b.n	8003cd2 <HAL_TIM_ConfigClockSource+0xfa>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d46:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003d4a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d4c:	432b      	orrs	r3, r5
 8003d4e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d50:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d54:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003d58:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003d5a:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003d5c:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d5e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003d62:	60a3      	str	r3, [r4, #8]
      break;
 8003d64:	e7b5      	b.n	8003cd2 <HAL_TIM_ConfigClockSource+0xfa>
 8003d66:	bf00      	nop
 8003d68:	ffce0088 	.word	0xffce0088
 8003d6c:	00100030 	.word	0x00100030
 8003d70:	00100040 	.word	0x00100040

08003d74 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop

08003d78 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop

08003d7c <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop

08003d80 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop

08003d84 <HAL_TIM_IRQHandler>:
{
 8003d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003d86:	6803      	ldr	r3, [r0, #0]
 8003d88:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d8a:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d8c:	07a1      	lsls	r1, r4, #30
{
 8003d8e:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d90:	d501      	bpl.n	8003d96 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d92:	07b2      	lsls	r2, r6, #30
 8003d94:	d46e      	bmi.n	8003e74 <HAL_TIM_IRQHandler+0xf0>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d96:	0760      	lsls	r0, r4, #29
 8003d98:	d501      	bpl.n	8003d9e <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d9a:	0771      	lsls	r1, r6, #29
 8003d9c:	d457      	bmi.n	8003e4e <HAL_TIM_IRQHandler+0xca>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d9e:	0722      	lsls	r2, r4, #28
 8003da0:	d501      	bpl.n	8003da6 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003da2:	0733      	lsls	r3, r6, #28
 8003da4:	d440      	bmi.n	8003e28 <HAL_TIM_IRQHandler+0xa4>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003da6:	06e1      	lsls	r1, r4, #27
 8003da8:	d501      	bpl.n	8003dae <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003daa:	06f2      	lsls	r2, r6, #27
 8003dac:	d428      	bmi.n	8003e00 <HAL_TIM_IRQHandler+0x7c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003dae:	07e3      	lsls	r3, r4, #31
 8003db0:	d501      	bpl.n	8003db6 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003db2:	07f7      	lsls	r7, r6, #31
 8003db4:	d47c      	bmi.n	8003eb0 <HAL_TIM_IRQHandler+0x12c>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003db6:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003dba:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dbe:	d069      	beq.n	8003e94 <HAL_TIM_IRQHandler+0x110>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dc0:	0630      	lsls	r0, r6, #24
 8003dc2:	d47d      	bmi.n	8003ec0 <HAL_TIM_IRQHandler+0x13c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003dc4:	0662      	lsls	r2, r4, #25
 8003dc6:	d502      	bpl.n	8003dce <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003dc8:	0673      	lsls	r3, r6, #25
 8003dca:	f100 808b 	bmi.w	8003ee4 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dce:	06a7      	lsls	r7, r4, #26
 8003dd0:	d502      	bpl.n	8003dd8 <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dd2:	06b0      	lsls	r0, r6, #26
 8003dd4:	f100 808e 	bmi.w	8003ef4 <HAL_TIM_IRQHandler+0x170>
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003dd8:	02e1      	lsls	r1, r4, #11
 8003dda:	d502      	bpl.n	8003de2 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003ddc:	02f2      	lsls	r2, r6, #11
 8003dde:	f100 8091 	bmi.w	8003f04 <HAL_TIM_IRQHandler+0x180>
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003de2:	02a3      	lsls	r3, r4, #10
 8003de4:	d502      	bpl.n	8003dec <HAL_TIM_IRQHandler+0x68>
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003de6:	02b7      	lsls	r7, r6, #10
 8003de8:	f100 8094 	bmi.w	8003f14 <HAL_TIM_IRQHandler+0x190>
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003dec:	0260      	lsls	r0, r4, #9
 8003dee:	d502      	bpl.n	8003df6 <HAL_TIM_IRQHandler+0x72>
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003df0:	0271      	lsls	r1, r6, #9
 8003df2:	f100 8097 	bmi.w	8003f24 <HAL_TIM_IRQHandler+0x1a0>
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003df6:	0222      	lsls	r2, r4, #8
 8003df8:	d501      	bpl.n	8003dfe <HAL_TIM_IRQHandler+0x7a>
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003dfa:	0233      	lsls	r3, r6, #8
 8003dfc:	d44f      	bmi.n	8003e9e <HAL_TIM_IRQHandler+0x11a>
}
 8003dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e00:	682b      	ldr	r3, [r5, #0]
 8003e02:	f06f 0210 	mvn.w	r2, #16
 8003e06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e08:	2208      	movs	r2, #8
 8003e0a:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003e12:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e14:	f040 8097 	bne.w	8003f46 <HAL_TIM_IRQHandler+0x1c2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e18:	f7ff ffac 	bl	8003d74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	f7ff ffad 	bl	8003d7c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e22:	2300      	movs	r3, #0
 8003e24:	772b      	strb	r3, [r5, #28]
 8003e26:	e7c2      	b.n	8003dae <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e28:	682b      	ldr	r3, [r5, #0]
 8003e2a:	f06f 0208 	mvn.w	r2, #8
 8003e2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e30:	2204      	movs	r2, #4
 8003e32:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	079f      	lsls	r7, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8003e38:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e3a:	f040 8081 	bne.w	8003f40 <HAL_TIM_IRQHandler+0x1bc>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e3e:	f7ff ff99 	bl	8003d74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e42:	4628      	mov	r0, r5
 8003e44:	f7ff ff9a 	bl	8003d7c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	772b      	strb	r3, [r5, #28]
 8003e4c:	e7ab      	b.n	8003da6 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e4e:	682b      	ldr	r3, [r5, #0]
 8003e50:	f06f 0204 	mvn.w	r2, #4
 8003e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e56:	2202      	movs	r2, #2
 8003e58:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003e60:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e62:	d16a      	bne.n	8003f3a <HAL_TIM_IRQHandler+0x1b6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e64:	f7ff ff86 	bl	8003d74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e68:	4628      	mov	r0, r5
 8003e6a:	f7ff ff87 	bl	8003d7c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	772b      	strb	r3, [r5, #28]
 8003e72:	e794      	b.n	8003d9e <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e74:	f06f 0202 	mvn.w	r2, #2
 8003e78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	079f      	lsls	r7, r3, #30
 8003e82:	d157      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x1b0>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e84:	f7ff ff76 	bl	8003d74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e88:	4628      	mov	r0, r5
 8003e8a:	f7ff ff77 	bl	8003d7c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	772b      	strb	r3, [r5, #28]
 8003e92:	e780      	b.n	8003d96 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e94:	2f00      	cmp	r7, #0
 8003e96:	d095      	beq.n	8003dc4 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e98:	0631      	lsls	r1, r6, #24
 8003e9a:	d41b      	bmi.n	8003ed4 <HAL_TIM_IRQHandler+0x150>
 8003e9c:	e792      	b.n	8003dc4 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003e9e:	682b      	ldr	r3, [r5, #0]
 8003ea0:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003ea4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003ea6:	4628      	mov	r0, r5
}
 8003ea8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003eac:	f000 b8ac 	b.w	8004008 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	f06f 0201 	mvn.w	r2, #1
 8003eb6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003eb8:	4628      	mov	r0, r5
 8003eba:	f7fc ffd5 	bl	8000e68 <HAL_TIM_PeriodElapsedCallback>
 8003ebe:	e77a      	b.n	8003db6 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003ec0:	682b      	ldr	r3, [r5, #0]
 8003ec2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003ec6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003ec8:	4628      	mov	r0, r5
 8003eca:	f000 f893 	bl	8003ff4 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003ece:	2f00      	cmp	r7, #0
 8003ed0:	f43f af78 	beq.w	8003dc4 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ed4:	682b      	ldr	r3, [r5, #0]
 8003ed6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003eda:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003edc:	4628      	mov	r0, r5
 8003ede:	f000 f88b 	bl	8003ff8 <HAL_TIMEx_Break2Callback>
 8003ee2:	e76f      	b.n	8003dc4 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ee4:	682b      	ldr	r3, [r5, #0]
 8003ee6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003eea:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003eec:	4628      	mov	r0, r5
 8003eee:	f7ff ff47 	bl	8003d80 <HAL_TIM_TriggerCallback>
 8003ef2:	e76c      	b.n	8003dce <HAL_TIM_IRQHandler+0x4a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ef4:	682b      	ldr	r3, [r5, #0]
 8003ef6:	f06f 0220 	mvn.w	r2, #32
 8003efa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003efc:	4628      	mov	r0, r5
 8003efe:	f000 f877 	bl	8003ff0 <HAL_TIMEx_CommutCallback>
 8003f02:	e769      	b.n	8003dd8 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003f0a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	f000 f875 	bl	8003ffc <HAL_TIMEx_EncoderIndexCallback>
 8003f12:	e766      	b.n	8003de2 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003f14:	682b      	ldr	r3, [r5, #0]
 8003f16:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003f1a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	f000 f86f 	bl	8004000 <HAL_TIMEx_DirectionChangeCallback>
 8003f22:	e763      	b.n	8003dec <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003f24:	682b      	ldr	r3, [r5, #0]
 8003f26:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003f2a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	f000 f869 	bl	8004004 <HAL_TIMEx_IndexErrorCallback>
 8003f32:	e760      	b.n	8003df6 <HAL_TIM_IRQHandler+0x72>
          HAL_TIM_IC_CaptureCallback(htim);
 8003f34:	f7ff ff20 	bl	8003d78 <HAL_TIM_IC_CaptureCallback>
 8003f38:	e7a9      	b.n	8003e8e <HAL_TIM_IRQHandler+0x10a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003f3a:	f7ff ff1d 	bl	8003d78 <HAL_TIM_IC_CaptureCallback>
 8003f3e:	e796      	b.n	8003e6e <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 8003f40:	f7ff ff1a 	bl	8003d78 <HAL_TIM_IC_CaptureCallback>
 8003f44:	e780      	b.n	8003e48 <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 8003f46:	f7ff ff17 	bl	8003d78 <HAL_TIM_IC_CaptureCallback>
 8003f4a:	e76a      	b.n	8003e22 <HAL_TIM_IRQHandler+0x9e>

08003f4c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f4c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d046      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8003f54:	b470      	push	{r4, r5, r6}
 8003f56:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f58:	4e23      	ldr	r6, [pc, #140]	@ (8003fe8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8003f5a:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f62:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8003f64:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f66:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003f68:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f6a:	d024      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8003f6c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8003f70:	42b0      	cmp	r0, r6
 8003f72:	d02b      	beq.n	8003fcc <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f74:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003f78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f7c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8003f82:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f84:	d00a      	beq.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003f86:	4b19      	ldr	r3, [pc, #100]	@ (8003fec <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8003f88:	4298      	cmp	r0, r3
 8003f8a:	d007      	beq.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003f8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f90:	4298      	cmp	r0, r3
 8003f92:	d003      	beq.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003f94:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8003f98:	4298      	cmp	r0, r3
 8003f9a:	d104      	bne.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f9c:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f9e:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fa2:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fa4:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8003fa6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003fae:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8003fb2:	bc70      	pop	{r4, r5, r6}
 8003fb4:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fb6:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003fb8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fbc:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fbe:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fc6:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8003fc8:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fca:	e7e7      	b.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fcc:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003fce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fd2:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fd4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fdc:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 8003fde:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fe0:	e7dc      	b.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 8003fe2:	2002      	movs	r0, #2
}
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40012c00 	.word	0x40012c00
 8003fec:	40000400 	.word	0x40000400

08003ff0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop

08003ff4 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop

08003ff8 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop

08003ffc <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop

08004000 <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop

08004004 <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop

08004008 <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop

0800400c <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800400c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004010:	2b21      	cmp	r3, #33	@ 0x21
 8004012:	d000      	beq.n	8004016 <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004014:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8004016:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800401a:	6802      	ldr	r2, [r0, #0]
    if (huart->TxXferCount == 0U)
 800401c:	b29b      	uxth	r3, r3
 800401e:	b983      	cbnz	r3, 8004042 <UART_TxISR_16BIT+0x36>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004020:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004024:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004028:	e842 3100 	strex	r1, r3, [r2]
 800402c:	2900      	cmp	r1, #0
 800402e:	d1f7      	bne.n	8004020 <UART_TxISR_16BIT+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004030:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004038:	e842 3100 	strex	r1, r3, [r2]
 800403c:	2900      	cmp	r1, #0
 800403e:	d1f7      	bne.n	8004030 <UART_TxISR_16BIT+0x24>
 8004040:	4770      	bx	lr
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004042:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8004044:	f831 3b02 	ldrh.w	r3, [r1], #2
 8004048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800404c:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800404e:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
      huart->pTxBuffPtr += 2U;
 8004052:	6501      	str	r1, [r0, #80]	@ 0x50
      huart->TxXferCount--;
 8004054:	3b01      	subs	r3, #1
 8004056:	b29b      	uxth	r3, r3
 8004058:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
}
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop

08004060 <UART_TxISR_16BIT_FIFOEN>:
{
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004060:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004064:	2b21      	cmp	r3, #33	@ 0x21
 8004066:	d000      	beq.n	800406a <UART_TxISR_16BIT_FIFOEN+0xa>
 8004068:	4770      	bx	lr
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800406a:	f8b0 306a 	ldrh.w	r3, [r0, #106]	@ 0x6a
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0fa      	beq.n	8004068 <UART_TxISR_16BIT_FIFOEN+0x8>
{
 8004072:	b410      	push	{r4}
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004074:	6801      	ldr	r1, [r0, #0]
      if (huart->TxXferCount == 0U)
 8004076:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800407a:	3b01      	subs	r3, #1
      if (huart->TxXferCount == 0U)
 800407c:	b292      	uxth	r2, r2
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800407e:	b29b      	uxth	r3, r3
      if (huart->TxXferCount == 0U)
 8004080:	b1a2      	cbz	r2, 80040ac <UART_TxISR_16BIT_FIFOEN+0x4c>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004082:	69ca      	ldr	r2, [r1, #28]
 8004084:	0612      	lsls	r2, r2, #24
 8004086:	d50c      	bpl.n	80040a2 <UART_TxISR_16BIT_FIFOEN+0x42>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004088:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 800408a:	f834 2b02 	ldrh.w	r2, [r4], #2
 800408e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004092:	628a      	str	r2, [r1, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
        huart->TxXferCount--;
 8004094:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
        huart->pTxBuffPtr += 2U;
 8004098:	6504      	str	r4, [r0, #80]	@ 0x50
        huart->TxXferCount--;
 800409a:	3a01      	subs	r2, #1
 800409c:	b292      	uxth	r2, r2
 800409e:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e7      	bne.n	8004076 <UART_TxISR_16BIT_FIFOEN+0x16>
      {
        /* Nothing to do */
      }
    }
  }
}
 80040a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040aa:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ac:	f101 0308 	add.w	r3, r1, #8
 80040b0:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80040b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b8:	f101 0008 	add.w	r0, r1, #8
 80040bc:	e840 3200 	strex	r2, r3, [r0]
 80040c0:	2a00      	cmp	r2, #0
 80040c2:	d1f3      	bne.n	80040ac <UART_TxISR_16BIT_FIFOEN+0x4c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c4:	e851 3f00 	ldrex	r3, [r1]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80040c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040cc:	e841 3200 	strex	r2, r3, [r1]
 80040d0:	2a00      	cmp	r2, #0
 80040d2:	d0e8      	beq.n	80040a6 <UART_TxISR_16BIT_FIFOEN+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	e851 3f00 	ldrex	r3, [r1]
 80040d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040dc:	e841 3200 	strex	r2, r3, [r1]
 80040e0:	2a00      	cmp	r2, #0
 80040e2:	d1ef      	bne.n	80040c4 <UART_TxISR_16BIT_FIFOEN+0x64>
 80040e4:	e7df      	b.n	80040a6 <UART_TxISR_16BIT_FIFOEN+0x46>
 80040e6:	bf00      	nop

080040e8 <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040e8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80040ec:	2b21      	cmp	r3, #33	@ 0x21
 80040ee:	d000      	beq.n	80040f2 <UART_TxISR_8BIT+0xa>
}
 80040f0:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 80040f2:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80040f6:	6802      	ldr	r2, [r0, #0]
    if (huart->TxXferCount == 0U)
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	b983      	cbnz	r3, 800411e <UART_TxISR_8BIT+0x36>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004100:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004104:	e842 3100 	strex	r1, r3, [r2]
 8004108:	2900      	cmp	r1, #0
 800410a:	d1f7      	bne.n	80040fc <UART_TxISR_8BIT+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410c:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	e842 3100 	strex	r1, r3, [r2]
 8004118:	2900      	cmp	r1, #0
 800411a:	d1f7      	bne.n	800410c <UART_TxISR_8BIT+0x24>
 800411c:	4770      	bx	lr
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800411e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8004120:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004124:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8004126:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
      huart->pTxBuffPtr++;
 800412a:	6501      	str	r1, [r0, #80]	@ 0x50
      huart->TxXferCount--;
 800412c:	3b01      	subs	r3, #1
 800412e:	b29b      	uxth	r3, r3
 8004130:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
}
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop

08004138 <UART_TxISR_8BIT_FIFOEN>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004138:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800413c:	2b21      	cmp	r3, #33	@ 0x21
 800413e:	d000      	beq.n	8004142 <UART_TxISR_8BIT_FIFOEN+0xa>
 8004140:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004142:	f8b0 306a 	ldrh.w	r3, [r0, #106]	@ 0x6a
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0fa      	beq.n	8004140 <UART_TxISR_8BIT_FIFOEN+0x8>
{
 800414a:	b410      	push	{r4}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800414c:	6801      	ldr	r1, [r0, #0]
      if (huart->TxXferCount == 0U)
 800414e:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004152:	3b01      	subs	r3, #1
      if (huart->TxXferCount == 0U)
 8004154:	b292      	uxth	r2, r2
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004156:	b29b      	uxth	r3, r3
      if (huart->TxXferCount == 0U)
 8004158:	b192      	cbz	r2, 8004180 <UART_TxISR_8BIT_FIFOEN+0x48>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800415a:	69ca      	ldr	r2, [r1, #28]
 800415c:	0612      	lsls	r2, r2, #24
 800415e:	d50a      	bpl.n	8004176 <UART_TxISR_8BIT_FIFOEN+0x3e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004160:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8004162:	f814 2b01 	ldrb.w	r2, [r4], #1
 8004166:	628a      	str	r2, [r1, #40]	@ 0x28
        huart->TxXferCount--;
 8004168:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
        huart->pTxBuffPtr++;
 800416c:	6504      	str	r4, [r0, #80]	@ 0x50
        huart->TxXferCount--;
 800416e:	3a01      	subs	r2, #1
 8004170:	b292      	uxth	r2, r2
 8004172:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1e9      	bne.n	800414e <UART_TxISR_8BIT_FIFOEN+0x16>
}
 800417a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800417e:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	f101 0308 	add.w	r3, r1, #8
 8004184:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004188:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418c:	f101 0008 	add.w	r0, r1, #8
 8004190:	e840 3200 	strex	r2, r3, [r0]
 8004194:	2a00      	cmp	r2, #0
 8004196:	d1f3      	bne.n	8004180 <UART_TxISR_8BIT_FIFOEN+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	e851 3f00 	ldrex	r3, [r1]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800419c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a0:	e841 3200 	strex	r2, r3, [r1]
 80041a4:	2a00      	cmp	r2, #0
 80041a6:	d0e8      	beq.n	800417a <UART_TxISR_8BIT_FIFOEN+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a8:	e851 3f00 	ldrex	r3, [r1]
 80041ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b0:	e841 3200 	strex	r2, r3, [r1]
 80041b4:	2a00      	cmp	r2, #0
 80041b6:	d1ef      	bne.n	8004198 <UART_TxISR_8BIT_FIFOEN+0x60>
 80041b8:	e7df      	b.n	800417a <UART_TxISR_8BIT_FIFOEN+0x42>
 80041ba:	bf00      	nop

080041bc <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80041bc:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80041c0:	2b20      	cmp	r3, #32
 80041c2:	d126      	bne.n	8004212 <HAL_UART_Transmit_IT+0x56>
    if ((pData == NULL) || (Size == 0U))
 80041c4:	b101      	cbz	r1, 80041c8 <HAL_UART_Transmit_IT+0xc>
 80041c6:	b90a      	cbnz	r2, 80041cc <HAL_UART_Transmit_IT+0x10>
      return HAL_ERROR;
 80041c8:	2001      	movs	r0, #1
}
 80041ca:	4770      	bx	lr
{
 80041cc:	b410      	push	{r4}
    huart->TxXferCount = Size;
 80041ce:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
    huart->TxXferSize  = Size;
 80041d2:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80041d6:	6e42      	ldr	r2, [r0, #100]	@ 0x64
    huart->pTxBuffPtr  = pData;
 80041d8:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041da:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041dc:	2400      	movs	r4, #0
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80041de:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e2:	f8c0 4090 	str.w	r4, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041e6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ea:	6883      	ldr	r3, [r0, #8]
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80041ec:	d013      	beq.n	8004216 <HAL_UART_Transmit_IT+0x5a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041f2:	d023      	beq.n	800423c <HAL_UART_Transmit_IT+0x80>
        huart->TxISR = UART_TxISR_8BIT;
 80041f4:	4b18      	ldr	r3, [pc, #96]	@ (8004258 <HAL_UART_Transmit_IT+0x9c>)
 80041f6:	6802      	ldr	r2, [r0, #0]
 80041f8:	6783      	str	r3, [r0, #120]	@ 0x78
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fa:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80041fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004202:	e842 3100 	strex	r1, r3, [r2]
 8004206:	2900      	cmp	r1, #0
 8004208:	d1f7      	bne.n	80041fa <HAL_UART_Transmit_IT+0x3e>
    return HAL_OK;
 800420a:	2000      	movs	r0, #0
}
 800420c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004210:	4770      	bx	lr
    return HAL_BUSY;
 8004212:	2002      	movs	r0, #2
 8004214:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800421a:	d016      	beq.n	800424a <HAL_UART_Transmit_IT+0x8e>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800421c:	4b0f      	ldr	r3, [pc, #60]	@ (800425c <HAL_UART_Transmit_IT+0xa0>)
 800421e:	6802      	ldr	r2, [r0, #0]
 8004220:	6783      	str	r3, [r0, #120]	@ 0x78
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004222:	f102 0308 	add.w	r3, r2, #8
 8004226:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800422a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422e:	f102 0008 	add.w	r0, r2, #8
 8004232:	e840 3100 	strex	r1, r3, [r0]
 8004236:	2900      	cmp	r1, #0
 8004238:	d1f3      	bne.n	8004222 <HAL_UART_Transmit_IT+0x66>
 800423a:	e7e6      	b.n	800420a <HAL_UART_Transmit_IT+0x4e>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800423c:	6901      	ldr	r1, [r0, #16]
        huart->TxISR = UART_TxISR_16BIT;
 800423e:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <HAL_UART_Transmit_IT+0x9c>)
 8004240:	4a07      	ldr	r2, [pc, #28]	@ (8004260 <HAL_UART_Transmit_IT+0xa4>)
 8004242:	2900      	cmp	r1, #0
 8004244:	bf08      	it	eq
 8004246:	4613      	moveq	r3, r2
 8004248:	e7d5      	b.n	80041f6 <HAL_UART_Transmit_IT+0x3a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800424a:	6901      	ldr	r1, [r0, #16]
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800424c:	4b03      	ldr	r3, [pc, #12]	@ (800425c <HAL_UART_Transmit_IT+0xa0>)
 800424e:	4a05      	ldr	r2, [pc, #20]	@ (8004264 <HAL_UART_Transmit_IT+0xa8>)
 8004250:	42a1      	cmp	r1, r4
 8004252:	bf08      	it	eq
 8004254:	4613      	moveq	r3, r2
 8004256:	e7e2      	b.n	800421e <HAL_UART_Transmit_IT+0x62>
 8004258:	080040e9 	.word	0x080040e9
 800425c:	08004139 	.word	0x08004139
 8004260:	0800400d 	.word	0x0800400d
 8004264:	08004061 	.word	0x08004061

08004268 <HAL_UART_Transmit_DMA>:
{
 8004268:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 800426a:	f8d0 6088 	ldr.w	r6, [r0, #136]	@ 0x88
 800426e:	2e20      	cmp	r6, #32
 8004270:	d124      	bne.n	80042bc <HAL_UART_Transmit_DMA+0x54>
    if ((pData == NULL) || (Size == 0U))
 8004272:	4604      	mov	r4, r0
 8004274:	b301      	cbz	r1, 80042b8 <HAL_UART_Transmit_DMA+0x50>
 8004276:	4613      	mov	r3, r2
 8004278:	b1f2      	cbz	r2, 80042b8 <HAL_UART_Transmit_DMA+0x50>
    huart->TxXferCount = Size;
 800427a:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800427e:	2200      	movs	r2, #0
    huart->pTxBuffPtr  = pData;
 8004280:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004282:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    huart->TxXferSize  = Size;
 8004286:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    if (huart->hdmatx != NULL)
 800428a:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800428c:	2521      	movs	r5, #33	@ 0x21
 800428e:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004292:	6825      	ldr	r5, [r4, #0]
    if (huart->hdmatx != NULL)
 8004294:	b1a8      	cbz	r0, 80042c2 <HAL_UART_Transmit_DMA+0x5a>
      huart->hdmatx->XferAbortCallback = NULL;
 8004296:	6382      	str	r2, [r0, #56]	@ 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004298:	f105 0228 	add.w	r2, r5, #40	@ 0x28
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800429c:	4d11      	ldr	r5, [pc, #68]	@ (80042e4 <HAL_UART_Transmit_DMA+0x7c>)
 800429e:	62c5      	str	r5, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80042a0:	4d11      	ldr	r5, [pc, #68]	@ (80042e8 <HAL_UART_Transmit_DMA+0x80>)
 80042a2:	6305      	str	r5, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80042a4:	4d11      	ldr	r5, [pc, #68]	@ (80042ec <HAL_UART_Transmit_DMA+0x84>)
 80042a6:	6345      	str	r5, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80042a8:	f7fe fc0e 	bl	8002ac8 <HAL_DMA_Start_IT>
 80042ac:	b140      	cbz	r0, 80042c0 <HAL_UART_Transmit_DMA+0x58>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80042ae:	2310      	movs	r3, #16
 80042b0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 80042b4:	f8c4 6088 	str.w	r6, [r4, #136]	@ 0x88
      return HAL_ERROR;
 80042b8:	2001      	movs	r0, #1
}
 80042ba:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80042bc:	2002      	movs	r0, #2
}
 80042be:	bd70      	pop	{r4, r5, r6, pc}
 80042c0:	6825      	ldr	r5, [r4, #0]
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80042c2:	2340      	movs	r3, #64	@ 0x40
 80042c4:	622b      	str	r3, [r5, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	f105 0308 	add.w	r3, r5, #8
 80042ca:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80042ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d2:	f105 0108 	add.w	r1, r5, #8
 80042d6:	e841 3200 	strex	r2, r3, [r1]
 80042da:	2a00      	cmp	r2, #0
 80042dc:	d1f3      	bne.n	80042c6 <HAL_UART_Transmit_DMA+0x5e>
    return HAL_OK;
 80042de:	2000      	movs	r0, #0
}
 80042e0:	bd70      	pop	{r4, r5, r6, pc}
 80042e2:	bf00      	nop
 80042e4:	080042f1 	.word	0x080042f1
 80042e8:	08004339 	.word	0x08004339
 80042ec:	08004349 	.word	0x08004349

080042f0 <UART_DMATransmitCplt>:
{
 80042f0:	b508      	push	{r3, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80042f2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042f4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f013 0320 	ands.w	r3, r3, #32
 80042fc:	d117      	bne.n	800432e <UART_DMATransmitCplt+0x3e>
    huart->TxXferCount = 0U;
 80042fe:	6802      	ldr	r2, [r0, #0]
 8004300:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004304:	f102 0308 	add.w	r3, r2, #8
 8004308:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800430c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004310:	f102 0008 	add.w	r0, r2, #8
 8004314:	e840 3100 	strex	r1, r3, [r0]
 8004318:	2900      	cmp	r1, #0
 800431a:	d1f3      	bne.n	8004304 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004320:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004324:	e842 3100 	strex	r1, r3, [r2]
 8004328:	2900      	cmp	r1, #0
 800432a:	d1f7      	bne.n	800431c <UART_DMATransmitCplt+0x2c>
}
 800432c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800432e:	f7fc fcff 	bl	8000d30 <HAL_UART_TxCpltCallback>
}
 8004332:	bd08      	pop	{r3, pc}

08004334 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop

08004338 <UART_DMATxHalfCplt>:
{
 8004338:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800433a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800433c:	f7ff fffa 	bl	8004334 <HAL_UART_TxHalfCpltCallback>
}
 8004340:	bd08      	pop	{r3, pc}
 8004342:	bf00      	nop

08004344 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop

08004348 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004348:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800434a:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800434c:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
{
 8004350:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004352:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	0612      	lsls	r2, r2, #24
 800435a:	d501      	bpl.n	8004360 <UART_DMAError+0x18>
 800435c:	2921      	cmp	r1, #33	@ 0x21
 800435e:	d00d      	beq.n	800437c <UART_DMAError+0x34>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	0652      	lsls	r2, r2, #25
 8004364:	d501      	bpl.n	800436a <UART_DMAError+0x22>
 8004366:	2c22      	cmp	r4, #34	@ 0x22
 8004368:	d023      	beq.n	80043b2 <UART_DMAError+0x6a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800436a:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 800436e:	f043 0310 	orr.w	r3, r3, #16
 8004372:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  HAL_UART_ErrorCallback(huart);
 8004376:	f7ff ffe5 	bl	8004344 <HAL_UART_ErrorCallback>
}
 800437a:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 800437c:	2200      	movs	r2, #0
 800437e:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004382:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004386:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800438a:	e843 2100 	strex	r1, r2, [r3]
 800438e:	2900      	cmp	r1, #0
 8004390:	d1f7      	bne.n	8004382 <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004392:	f103 0208 	add.w	r2, r3, #8
 8004396:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800439a:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439e:	f103 0c08 	add.w	ip, r3, #8
 80043a2:	e84c 2100 	strex	r1, r2, [ip]
 80043a6:	2900      	cmp	r1, #0
 80043a8:	d1f3      	bne.n	8004392 <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 80043aa:	2220      	movs	r2, #32
 80043ac:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
}
 80043b0:	e7d6      	b.n	8004360 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 80043b2:	2200      	movs	r2, #0
 80043b4:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043bc:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c0:	e843 2100 	strex	r1, r2, [r3]
 80043c4:	2900      	cmp	r1, #0
 80043c6:	d1f7      	bne.n	80043b8 <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80043c8:	4c13      	ldr	r4, [pc, #76]	@ (8004418 <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ca:	f103 0208 	add.w	r2, r3, #8
 80043ce:	e852 2f00 	ldrex	r2, [r2]
 80043d2:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	f103 0c08 	add.w	ip, r3, #8
 80043d8:	e84c 2100 	strex	r1, r2, [ip]
 80043dc:	2900      	cmp	r1, #0
 80043de:	d1f4      	bne.n	80043ca <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e0:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80043e2:	2a01      	cmp	r2, #1
 80043e4:	d006      	beq.n	80043f4 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e6:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80043e8:	2220      	movs	r2, #32
 80043ea:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->RxISR = NULL;
 80043ee:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f0:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 80043f2:	e7ba      	b.n	800436a <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fc:	e843 2100 	strex	r1, r2, [r3]
 8004400:	2900      	cmp	r1, #0
 8004402:	d0f0      	beq.n	80043e6 <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004404:	e853 2f00 	ldrex	r2, [r3]
 8004408:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440c:	e843 2100 	strex	r1, r2, [r3]
 8004410:	2900      	cmp	r1, #0
 8004412:	d1ef      	bne.n	80043f4 <UART_DMAError+0xac>
 8004414:	e7e7      	b.n	80043e6 <UART_DMAError+0x9e>
 8004416:	bf00      	nop
 8004418:	effffffe 	.word	0xeffffffe

0800441c <UART_DMAAbortOnError>:
{
 800441c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800441e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8004426:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 800442a:	f7ff ff8b 	bl	8004344 <HAL_UART_ErrorCallback>
}
 800442e:	bd08      	pop	{r3, pc}

08004430 <HAL_UARTEx_RxEventCallback>:
}
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop

08004434 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004434:	6803      	ldr	r3, [r0, #0]
 8004436:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004438:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800443a:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  if (errorflags == 0U)
 800443e:	ea12 0f0c 	tst.w	r2, ip
{
 8004442:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004444:	689d      	ldr	r5, [r3, #8]
{
 8004446:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8004448:	d145      	bne.n	80044d6 <HAL_UART_IRQHandler+0xa2>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800444a:	0696      	lsls	r6, r2, #26
 800444c:	d507      	bpl.n	800445e <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800444e:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004452:	f005 5e80 	and.w	lr, r5, #268435456	@ 0x10000000
 8004456:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800445a:	f040 8106 	bne.w	800466a <HAL_UART_IRQHandler+0x236>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800445e:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8004460:	2801      	cmp	r0, #1
 8004462:	f000 80d3 	beq.w	800460c <HAL_UART_IRQHandler+0x1d8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004466:	02d6      	lsls	r6, r2, #11
 8004468:	d41d      	bmi.n	80044a6 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800446a:	0616      	lsls	r6, r2, #24
 800446c:	d506      	bpl.n	800447c <HAL_UART_IRQHandler+0x48>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800446e:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004472:	f001 0080 	and.w	r0, r1, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004476:	4328      	orrs	r0, r5
 8004478:	f040 80fe 	bne.w	8004678 <HAL_UART_IRQHandler+0x244>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800447c:	0650      	lsls	r0, r2, #25
 800447e:	d51c      	bpl.n	80044ba <HAL_UART_IRQHandler+0x86>
 8004480:	064e      	lsls	r6, r1, #25
 8004482:	d51a      	bpl.n	80044ba <HAL_UART_IRQHandler+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004484:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004488:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448c:	e843 2100 	strex	r1, r2, [r3]
 8004490:	2900      	cmp	r1, #0
 8004492:	d1f7      	bne.n	8004484 <HAL_UART_IRQHandler+0x50>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004494:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004496:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004498:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 800449c:	67a3      	str	r3, [r4, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800449e:	4620      	mov	r0, r4
 80044a0:	f7fc fc46 	bl	8000d30 <HAL_UART_TxCpltCallback>
}
 80044a4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80044a6:	0268      	lsls	r0, r5, #9
 80044a8:	d5df      	bpl.n	800446a <HAL_UART_IRQHandler+0x36>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80044aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80044ae:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80044b0:	621a      	str	r2, [r3, #32]
}
 80044b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80044b6:	f000 bf9b 	b.w	80053f0 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80044ba:	0215      	lsls	r5, r2, #8
 80044bc:	d502      	bpl.n	80044c4 <HAL_UART_IRQHandler+0x90>
 80044be:	0048      	lsls	r0, r1, #1
 80044c0:	f100 80ff 	bmi.w	80046c2 <HAL_UART_IRQHandler+0x28e>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80044c4:	01d3      	lsls	r3, r2, #7
 80044c6:	d5ed      	bpl.n	80044a4 <HAL_UART_IRQHandler+0x70>
 80044c8:	2900      	cmp	r1, #0
 80044ca:	daeb      	bge.n	80044a4 <HAL_UART_IRQHandler+0x70>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80044cc:	4620      	mov	r0, r4
}
 80044ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80044d2:	f000 bf8f 	b.w	80053f4 <HAL_UARTEx_RxFifoFullCallback>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80044d6:	48b4      	ldr	r0, [pc, #720]	@ (80047a8 <HAL_UART_IRQHandler+0x374>)
 80044d8:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80044dc:	48b3      	ldr	r0, [pc, #716]	@ (80047ac <HAL_UART_IRQHandler+0x378>)
 80044de:	4008      	ands	r0, r1
 80044e0:	ea50 000c 	orrs.w	r0, r0, ip
 80044e4:	d0bb      	beq.n	800445e <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80044e6:	07d6      	lsls	r6, r2, #31
 80044e8:	d509      	bpl.n	80044fe <HAL_UART_IRQHandler+0xca>
 80044ea:	05c8      	lsls	r0, r1, #23
 80044ec:	d507      	bpl.n	80044fe <HAL_UART_IRQHandler+0xca>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80044ee:	2001      	movs	r0, #1
 80044f0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044f2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80044f6:	f040 0001 	orr.w	r0, r0, #1
 80044fa:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044fe:	0796      	lsls	r6, r2, #30
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004500:	f002 0004 	and.w	r0, r2, #4
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004504:	f140 80aa 	bpl.w	800465c <HAL_UART_IRQHandler+0x228>
 8004508:	07ee      	lsls	r6, r5, #31
 800450a:	d510      	bpl.n	800452e <HAL_UART_IRQHandler+0xfa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800450c:	2602      	movs	r6, #2
 800450e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004510:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8004514:	f046 0604 	orr.w	r6, r6, #4
 8004518:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800451c:	b138      	cbz	r0, 800452e <HAL_UART_IRQHandler+0xfa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800451e:	2004      	movs	r0, #4
 8004520:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004522:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8004526:	f040 0002 	orr.w	r0, r0, #2
 800452a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 800452e:	0716      	lsls	r6, r2, #28
 8004530:	d50c      	bpl.n	800454c <HAL_UART_IRQHandler+0x118>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004532:	f001 0020 	and.w	r0, r1, #32
 8004536:	ea50 000c 	orrs.w	r0, r0, ip
 800453a:	d007      	beq.n	800454c <HAL_UART_IRQHandler+0x118>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800453c:	2008      	movs	r0, #8
 800453e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004540:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8004544:	f040 0008 	orr.w	r0, r0, #8
 8004548:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800454c:	0510      	lsls	r0, r2, #20
 800454e:	d50a      	bpl.n	8004566 <HAL_UART_IRQHandler+0x132>
 8004550:	014e      	lsls	r6, r1, #5
 8004552:	d508      	bpl.n	8004566 <HAL_UART_IRQHandler+0x132>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004554:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004558:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800455a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800455e:	f040 0020 	orr.w	r0, r0, #32
 8004562:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004566:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800456a:	2800      	cmp	r0, #0
 800456c:	d09a      	beq.n	80044a4 <HAL_UART_IRQHandler+0x70>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800456e:	0690      	lsls	r0, r2, #26
 8004570:	d506      	bpl.n	8004580 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004572:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004576:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 800457a:	4329      	orrs	r1, r5
 800457c:	f040 8095 	bne.w	80046aa <HAL_UART_IRQHandler+0x276>
      errorcode = huart->ErrorCode;
 8004580:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004584:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004586:	f001 0128 	and.w	r1, r1, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800458a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800458e:	ea52 0501 	orrs.w	r5, r2, r1
 8004592:	f000 80cc 	beq.w	800472e <HAL_UART_IRQHandler+0x2fa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004596:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800459a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459e:	e843 2100 	strex	r1, r2, [r3]
 80045a2:	2900      	cmp	r1, #0
 80045a4:	d1f7      	bne.n	8004596 <HAL_UART_IRQHandler+0x162>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045a6:	4882      	ldr	r0, [pc, #520]	@ (80047b0 <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a8:	f103 0208 	add.w	r2, r3, #8
 80045ac:	e852 2f00 	ldrex	r2, [r2]
 80045b0:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b2:	f103 0508 	add.w	r5, r3, #8
 80045b6:	e845 2100 	strex	r1, r2, [r5]
 80045ba:	2900      	cmp	r1, #0
 80045bc:	d1f4      	bne.n	80045a8 <HAL_UART_IRQHandler+0x174>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045be:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80045c0:	2a01      	cmp	r2, #1
 80045c2:	d061      	beq.n	8004688 <HAL_UART_IRQHandler+0x254>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80045c6:	2120      	movs	r1, #32
 80045c8:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045cc:	66e2      	str	r2, [r4, #108]	@ 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ce:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 80045d0:	6762      	str	r2, [r4, #116]	@ 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d2:	064a      	lsls	r2, r1, #25
 80045d4:	d571      	bpl.n	80046ba <HAL_UART_IRQHandler+0x286>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d6:	f103 0208 	add.w	r2, r3, #8
 80045da:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e2:	f103 0008 	add.w	r0, r3, #8
 80045e6:	e840 2100 	strex	r1, r2, [r0]
 80045ea:	2900      	cmp	r1, #0
 80045ec:	d1f3      	bne.n	80045d6 <HAL_UART_IRQHandler+0x1a2>
          if (huart->hdmarx != NULL)
 80045ee:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80045f2:	2800      	cmp	r0, #0
 80045f4:	d061      	beq.n	80046ba <HAL_UART_IRQHandler+0x286>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045f6:	4b6f      	ldr	r3, [pc, #444]	@ (80047b4 <HAL_UART_IRQHandler+0x380>)
 80045f8:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045fa:	f7fe faf7 	bl	8002bec <HAL_DMA_Abort_IT>
 80045fe:	2800      	cmp	r0, #0
 8004600:	f43f af50 	beq.w	80044a4 <HAL_UART_IRQHandler+0x70>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004604:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8004608:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800460a:	e032      	b.n	8004672 <HAL_UART_IRQHandler+0x23e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800460c:	06d6      	lsls	r6, r2, #27
 800460e:	f57f af2a 	bpl.w	8004466 <HAL_UART_IRQHandler+0x32>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004612:	06c8      	lsls	r0, r1, #27
 8004614:	f57f af27 	bpl.w	8004466 <HAL_UART_IRQHandler+0x32>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004618:	2210      	movs	r2, #16
 800461a:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	0651      	lsls	r1, r2, #25
 8004620:	f140 808b 	bpl.w	800473a <HAL_UART_IRQHandler+0x306>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004624:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8004628:	6801      	ldr	r1, [r0, #0]
 800462a:	684a      	ldr	r2, [r1, #4]
 800462c:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800462e:	2a00      	cmp	r2, #0
 8004630:	f43f af38 	beq.w	80044a4 <HAL_UART_IRQHandler+0x70>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004634:	f8b4 505c 	ldrh.w	r5, [r4, #92]	@ 0x5c
 8004638:	4295      	cmp	r5, r2
 800463a:	f67f af33 	bls.w	80044a4 <HAL_UART_IRQHandler+0x70>
        huart->RxXferCount = nb_remaining_rx_data;
 800463e:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004642:	680a      	ldr	r2, [r1, #0]
 8004644:	0692      	lsls	r2, r2, #26
 8004646:	d541      	bpl.n	80046cc <HAL_UART_IRQHandler+0x298>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004648:	2302      	movs	r3, #2
 800464a:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800464c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8004650:	1ae9      	subs	r1, r5, r3
 8004652:	4620      	mov	r0, r4
 8004654:	b289      	uxth	r1, r1
 8004656:	f7ff feeb 	bl	8004430 <HAL_UARTEx_RxEventCallback>
}
 800465a:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800465c:	2800      	cmp	r0, #0
 800465e:	f43f af66 	beq.w	800452e <HAL_UART_IRQHandler+0xfa>
 8004662:	07e8      	lsls	r0, r5, #31
 8004664:	f53f af5b 	bmi.w	800451e <HAL_UART_IRQHandler+0xea>
 8004668:	e761      	b.n	800452e <HAL_UART_IRQHandler+0xfa>
      if (huart->RxISR != NULL)
 800466a:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800466c:	2b00      	cmp	r3, #0
 800466e:	f43f af19 	beq.w	80044a4 <HAL_UART_IRQHandler+0x70>
}
 8004672:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004676:	4718      	bx	r3
    if (huart->TxISR != NULL)
 8004678:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800467a:	2b00      	cmp	r3, #0
 800467c:	f43f af12 	beq.w	80044a4 <HAL_UART_IRQHandler+0x70>
      huart->TxISR(huart);
 8004680:	4620      	mov	r0, r4
}
 8004682:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8004686:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004688:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	e843 2100 	strex	r1, r2, [r3]
 8004694:	2900      	cmp	r1, #0
 8004696:	d095      	beq.n	80045c4 <HAL_UART_IRQHandler+0x190>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004698:	e853 2f00 	ldrex	r2, [r3]
 800469c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a0:	e843 2100 	strex	r1, r2, [r3]
 80046a4:	2900      	cmp	r1, #0
 80046a6:	d1ef      	bne.n	8004688 <HAL_UART_IRQHandler+0x254>
 80046a8:	e78c      	b.n	80045c4 <HAL_UART_IRQHandler+0x190>
        if (huart->RxISR != NULL)
 80046aa:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 80046ac:	2a00      	cmp	r2, #0
 80046ae:	f43f af67 	beq.w	8004580 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 80046b2:	4620      	mov	r0, r4
 80046b4:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	e762      	b.n	8004580 <HAL_UART_IRQHandler+0x14c>
            HAL_UART_ErrorCallback(huart);
 80046ba:	4620      	mov	r0, r4
 80046bc:	f7ff fe42 	bl	8004344 <HAL_UART_ErrorCallback>
}
 80046c0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80046c2:	4620      	mov	r0, r4
}
 80046c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80046c8:	f000 be96 	b.w	80053f8 <HAL_UARTEx_TxFifoEmptyCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046cc:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d4:	e843 2100 	strex	r1, r2, [r3]
 80046d8:	2900      	cmp	r1, #0
 80046da:	d1f7      	bne.n	80046cc <HAL_UART_IRQHandler+0x298>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046dc:	f103 0208 	add.w	r2, r3, #8
 80046e0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e8:	f103 0508 	add.w	r5, r3, #8
 80046ec:	e845 2100 	strex	r1, r2, [r5]
 80046f0:	2900      	cmp	r1, #0
 80046f2:	d1f3      	bne.n	80046dc <HAL_UART_IRQHandler+0x2a8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f4:	f103 0208 	add.w	r2, r3, #8
 80046f8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004700:	f103 0508 	add.w	r5, r3, #8
 8004704:	e845 2100 	strex	r1, r2, [r5]
 8004708:	2900      	cmp	r1, #0
 800470a:	d1f3      	bne.n	80046f4 <HAL_UART_IRQHandler+0x2c0>
          huart->RxState = HAL_UART_STATE_READY;
 800470c:	2220      	movs	r2, #32
 800470e:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004712:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004718:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471c:	e843 2100 	strex	r1, r2, [r3]
 8004720:	2900      	cmp	r1, #0
 8004722:	d1f7      	bne.n	8004714 <HAL_UART_IRQHandler+0x2e0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004724:	f7fe fa28 	bl	8002b78 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004728:	f8b4 505c 	ldrh.w	r5, [r4, #92]	@ 0x5c
 800472c:	e78c      	b.n	8004648 <HAL_UART_IRQHandler+0x214>
        HAL_UART_ErrorCallback(huart);
 800472e:	4620      	mov	r0, r4
 8004730:	f7ff fe08 	bl	8004344 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004734:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 8004738:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800473a:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 800473e:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004742:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 8004746:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004748:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800474a:	2a00      	cmp	r2, #0
 800474c:	f43f aeaa 	beq.w	80044a4 <HAL_UART_IRQHandler+0x70>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004750:	1a41      	subs	r1, r0, r1
 8004752:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8004754:	2900      	cmp	r1, #0
 8004756:	f43f aea5 	beq.w	80044a4 <HAL_UART_IRQHandler+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800475e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004762:	e843 2000 	strex	r0, r2, [r3]
 8004766:	2800      	cmp	r0, #0
 8004768:	d1f7      	bne.n	800475a <HAL_UART_IRQHandler+0x326>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800476a:	4d11      	ldr	r5, [pc, #68]	@ (80047b0 <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476c:	f103 0208 	add.w	r2, r3, #8
 8004770:	e852 2f00 	ldrex	r2, [r2]
 8004774:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004776:	f103 0608 	add.w	r6, r3, #8
 800477a:	e846 2000 	strex	r0, r2, [r6]
 800477e:	2800      	cmp	r0, #0
 8004780:	d1f4      	bne.n	800476c <HAL_UART_IRQHandler+0x338>
        huart->RxState = HAL_UART_STATE_READY;
 8004782:	2220      	movs	r2, #32
 8004784:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8004788:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800478a:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800478c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004790:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004794:	e843 2000 	strex	r0, r2, [r3]
 8004798:	2800      	cmp	r0, #0
 800479a:	d1f7      	bne.n	800478c <HAL_UART_IRQHandler+0x358>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800479c:	2302      	movs	r3, #2
 800479e:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047a0:	4620      	mov	r0, r4
 80047a2:	f7ff fe45 	bl	8004430 <HAL_UARTEx_RxEventCallback>
}
 80047a6:	bd70      	pop	{r4, r5, r6, pc}
 80047a8:	10000001 	.word	0x10000001
 80047ac:	04000120 	.word	0x04000120
 80047b0:	effffffe 	.word	0xeffffffe
 80047b4:	0800441d 	.word	0x0800441d

080047b8 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 80047b8:	b510      	push	{r4, lr}
 80047ba:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047bc:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047c0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c4:	e843 2100 	strex	r1, r2, [r3]
 80047c8:	2900      	cmp	r1, #0
 80047ca:	d1f7      	bne.n	80047bc <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047cc:	f103 0208 	add.w	r2, r3, #8
 80047d0:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d8:	f103 0408 	add.w	r4, r3, #8
 80047dc:	e844 2100 	strex	r1, r2, [r4]
 80047e0:	2900      	cmp	r1, #0
 80047e2:	d1f3      	bne.n	80047cc <UART_RxISR_16BIT.part.0+0x14>
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80047e4:	4a1a      	ldr	r2, [pc, #104]	@ (8004850 <UART_RxISR_16BIT.part.0+0x98>)
      huart->RxISR = NULL;
 80047e6:	6741      	str	r1, [r0, #116]	@ 0x74
      huart->RxState = HAL_UART_STATE_READY;
 80047e8:	2420      	movs	r4, #32
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80047ea:	4293      	cmp	r3, r2
      huart->RxState = HAL_UART_STATE_READY;
 80047ec:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047f0:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80047f2:	d002      	beq.n	80047fa <UART_RxISR_16BIT.part.0+0x42>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	0211      	lsls	r1, r2, #8
 80047f8:	d416      	bmi.n	8004828 <UART_RxISR_16BIT.part.0+0x70>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047fa:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80047fc:	2a01      	cmp	r2, #1
 80047fe:	d124      	bne.n	800484a <UART_RxISR_16BIT.part.0+0x92>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004800:	2200      	movs	r2, #0
 8004802:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004804:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004808:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480c:	e843 2100 	strex	r1, r2, [r3]
 8004810:	2900      	cmp	r1, #0
 8004812:	d1f7      	bne.n	8004804 <UART_RxISR_16BIT.part.0+0x4c>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004814:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004816:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800481a:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800481c:	bf44      	itt	mi
 800481e:	2210      	movmi	r2, #16
 8004820:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004822:	f7ff fe05 	bl	8004430 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004826:	bd10      	pop	{r4, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004828:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800482c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004830:	e843 2100 	strex	r1, r2, [r3]
 8004834:	2900      	cmp	r1, #0
 8004836:	d0e0      	beq.n	80047fa <UART_RxISR_16BIT.part.0+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	e853 2f00 	ldrex	r2, [r3]
 800483c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004840:	e843 2100 	strex	r1, r2, [r3]
 8004844:	2900      	cmp	r1, #0
 8004846:	d1ef      	bne.n	8004828 <UART_RxISR_16BIT.part.0+0x70>
 8004848:	e7d7      	b.n	80047fa <UART_RxISR_16BIT.part.0+0x42>
        HAL_UART_RxCpltCallback(huart);
 800484a:	f7fc f879 	bl	8000940 <HAL_UART_RxCpltCallback>
}
 800484e:	bd10      	pop	{r4, pc}
 8004850:	40008000 	.word	0x40008000

08004854 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004854:	b410      	push	{r4}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004856:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 800485a:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800485e:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004860:	2c22      	cmp	r4, #34	@ 0x22
 8004862:	d006      	beq.n	8004872 <UART_RxISR_16BIT+0x1e>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004864:	6993      	ldr	r3, [r2, #24]
 8004866:	f043 0308 	orr.w	r3, r3, #8
 800486a:	6193      	str	r3, [r2, #24]
  }
}
 800486c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004870:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004872:	6a52      	ldr	r2, [r2, #36]	@ 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8004874:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 8004876:	4011      	ands	r1, r2
 8004878:	f824 1b02 	strh.w	r1, [r4], #2
    huart->RxXferCount--;
 800487c:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr += 2U;
 8004880:	6584      	str	r4, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8004882:	3a01      	subs	r2, #1
 8004884:	b292      	uxth	r2, r2
 8004886:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 800488a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800488e:	b29b      	uxth	r3, r3
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1eb      	bne.n	800486c <UART_RxISR_16BIT+0x18>
}
 8004894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004898:	f7ff bf8e 	b.w	80047b8 <UART_RxISR_16BIT.part.0>

0800489c <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800489c:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 80048a0:	f8b0 c060 	ldrh.w	ip, [r0, #96]	@ 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80048a4:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048a6:	2922      	cmp	r1, #34	@ 0x22
 80048a8:	d004      	beq.n	80048b4 <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80048aa:	6993      	ldr	r3, [r2, #24]
 80048ac:	f043 0308 	orr.w	r3, r3, #8
 80048b0:	6193      	str	r3, [r2, #24]
}
 80048b2:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80048b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80048b6:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 80048b8:	ea02 020c 	and.w	r2, r2, ip
 80048bc:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 80048be:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr++;
 80048c2:	6d81      	ldr	r1, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80048c4:	3a01      	subs	r2, #1
 80048c6:	b292      	uxth	r2, r2
 80048c8:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 80048cc:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr++;
 80048d0:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 80048d2:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 80048d4:	6581      	str	r1, [r0, #88]	@ 0x58
    if (huart->RxXferCount == 0U)
 80048d6:	2a00      	cmp	r2, #0
 80048d8:	d1eb      	bne.n	80048b2 <UART_RxISR_8BIT+0x16>
 80048da:	f7ff bf6d 	b.w	80047b8 <UART_RxISR_16BIT.part.0>
 80048de:	bf00      	nop

080048e0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80048e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80048e4:	6802      	ldr	r2, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 80048e6:	f8b0 b060 	ldrh.w	fp, [r0, #96]	@ 0x60
{
 80048ea:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80048ec:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80048ee:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80048f0:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048f2:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 80048f6:	2922      	cmp	r1, #34	@ 0x22
 80048f8:	d006      	beq.n	8004908 <UART_RxISR_8BIT_FIFOEN+0x28>
 80048fa:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80048fc:	6992      	ldr	r2, [r2, #24]
 80048fe:	f042 0208 	orr.w	r2, r2, #8
 8004902:	619a      	str	r2, [r3, #24]
  }
}
 8004904:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004908:	f8b4 3068 	ldrh.w	r3, [r4, #104]	@ 0x68
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 80cf 	beq.w	8004ab0 <UART_RxISR_8BIT_FIFOEN+0x1d0>
 8004912:	0680      	lsls	r0, r0, #26
 8004914:	f140 8083 	bpl.w	8004a1e <UART_RxISR_8BIT_FIFOEN+0x13e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004918:	f8df a1a0 	ldr.w	sl, [pc, #416]	@ 8004abc <UART_RxISR_8BIT_FIFOEN+0x1dc>
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800491c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8004ac0 <UART_RxISR_8BIT_FIFOEN+0x1e0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004920:	f407 7780 	and.w	r7, r7, #256	@ 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004924:	f006 0601 	and.w	r6, r6, #1
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004928:	fa5f fb8b 	uxtb.w	fp, fp
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800492c:	f04f 0900 	mov.w	r9, #0
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004930:	6a52      	ldr	r2, [r2, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004932:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004934:	ea0b 0202 	and.w	r2, fp, r2
 8004938:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 800493a:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800493e:	6823      	ldr	r3, [r4, #0]
      huart->pRxBuffPtr++;
 8004940:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8004942:	3901      	subs	r1, #1
 8004944:	b289      	uxth	r1, r1
 8004946:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800494a:	69dd      	ldr	r5, [r3, #28]
      huart->pRxBuffPtr++;
 800494c:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800494e:	0769      	lsls	r1, r5, #29
      huart->pRxBuffPtr++;
 8004950:	65a2      	str	r2, [r4, #88]	@ 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004952:	d01b      	beq.n	800498c <UART_RxISR_8BIT_FIFOEN+0xac>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004954:	07ea      	lsls	r2, r5, #31
 8004956:	d508      	bpl.n	800496a <UART_RxISR_8BIT_FIFOEN+0x8a>
 8004958:	b13f      	cbz	r7, 800496a <UART_RxISR_8BIT_FIFOEN+0x8a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800495a:	2201      	movs	r2, #1
 800495c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800495e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8004962:	f042 0201 	orr.w	r2, r2, #1
 8004966:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800496a:	07a8      	lsls	r0, r5, #30
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800496c:	f005 0204 	and.w	r2, r5, #4
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004970:	d514      	bpl.n	800499c <UART_RxISR_8BIT_FIFOEN+0xbc>
 8004972:	b146      	cbz	r6, 8004986 <UART_RxISR_8BIT_FIFOEN+0xa6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004974:	2102      	movs	r1, #2
 8004976:	6219      	str	r1, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004978:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 800497c:	f041 0104 	orr.w	r1, r1, #4
 8004980:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004984:	b972      	cbnz	r2, 80049a4 <UART_RxISR_8BIT_FIFOEN+0xc4>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004986:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800498a:	b9bb      	cbnz	r3, 80049bc <UART_RxISR_8BIT_FIFOEN+0xdc>
      if (huart->RxXferCount == 0U)
 800498c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8004990:	b29b      	uxth	r3, r3
 8004992:	b1eb      	cbz	r3, 80049d0 <UART_RxISR_8BIT_FIFOEN+0xf0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004994:	06ab      	lsls	r3, r5, #26
 8004996:	d542      	bpl.n	8004a1e <UART_RxISR_8BIT_FIFOEN+0x13e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004998:	6822      	ldr	r2, [r4, #0]
 800499a:	e7c9      	b.n	8004930 <UART_RxISR_8BIT_FIFOEN+0x50>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800499c:	2a00      	cmp	r2, #0
 800499e:	d0f2      	beq.n	8004986 <UART_RxISR_8BIT_FIFOEN+0xa6>
 80049a0:	2e00      	cmp	r6, #0
 80049a2:	d0f0      	beq.n	8004986 <UART_RxISR_8BIT_FIFOEN+0xa6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049a4:	2204      	movs	r2, #4
 80049a6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049a8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80049ac:	f043 0302 	orr.w	r3, r3, #2
 80049b0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049b4:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d0e7      	beq.n	800498c <UART_RxISR_8BIT_FIFOEN+0xac>
          HAL_UART_ErrorCallback(huart);
 80049bc:	4620      	mov	r0, r4
 80049be:	f7ff fcc1 	bl	8004344 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	f8c4 9090 	str.w	r9, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 80049c6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1e1      	bne.n	8004994 <UART_RxISR_8BIT_FIFOEN+0xb4>
 80049d0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049da:	e843 2100 	strex	r1, r2, [r3]
 80049de:	2900      	cmp	r1, #0
 80049e0:	d1f7      	bne.n	80049d2 <UART_RxISR_8BIT_FIFOEN+0xf2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e2:	f103 0208 	add.w	r2, r3, #8
 80049e6:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80049ea:	ea02 020a 	and.w	r2, r2, sl
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ee:	f103 0008 	add.w	r0, r3, #8
 80049f2:	e840 2100 	strex	r1, r2, [r0]
 80049f6:	2900      	cmp	r1, #0
 80049f8:	d1f3      	bne.n	80049e2 <UART_RxISR_8BIT_FIFOEN+0x102>
        huart->RxState = HAL_UART_STATE_READY;
 80049fa:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049fc:	4543      	cmp	r3, r8
        huart->RxState = HAL_UART_STATE_READY;
 80049fe:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8004a02:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a04:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a06:	d002      	beq.n	8004a0e <UART_RxISR_8BIT_FIFOEN+0x12e>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	0211      	lsls	r1, r2, #8
 8004a0c:	d42a      	bmi.n	8004a64 <UART_RxISR_8BIT_FIFOEN+0x184>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a0e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8004a10:	2a01      	cmp	r2, #1
 8004a12:	d038      	beq.n	8004a86 <UART_RxISR_8BIT_FIFOEN+0x1a6>
          HAL_UART_RxCpltCallback(huart);
 8004a14:	4620      	mov	r0, r4
 8004a16:	f7fb ff93 	bl	8000940 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004a1a:	06ab      	lsls	r3, r5, #26
 8004a1c:	d4bc      	bmi.n	8004998 <UART_RxISR_8BIT_FIFOEN+0xb8>
    rxdatacount = huart->RxXferCount;
 8004a1e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8004a22:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f43f af6d 	beq.w	8004904 <UART_RxISR_8BIT_FIFOEN+0x24>
 8004a2a:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	f67f af68 	bls.w	8004904 <UART_RxISR_8BIT_FIFOEN+0x24>
 8004a34:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a36:	f103 0208 	add.w	r2, r3, #8
 8004a3a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004a3e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a42:	f103 0008 	add.w	r0, r3, #8
 8004a46:	e840 2100 	strex	r1, r2, [r0]
 8004a4a:	2900      	cmp	r1, #0
 8004a4c:	d1f3      	bne.n	8004a36 <UART_RxISR_8BIT_FIFOEN+0x156>
      huart->RxISR = UART_RxISR_8BIT;
 8004a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8004ab8 <UART_RxISR_8BIT_FIFOEN+0x1d8>)
 8004a50:	6762      	str	r2, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a52:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004a56:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5a:	e843 2100 	strex	r1, r2, [r3]
 8004a5e:	2900      	cmp	r1, #0
 8004a60:	d1f7      	bne.n	8004a52 <UART_RxISR_8BIT_FIFOEN+0x172>
 8004a62:	e74f      	b.n	8004904 <UART_RxISR_8BIT_FIFOEN+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a64:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a68:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6c:	e843 2100 	strex	r1, r2, [r3]
 8004a70:	2900      	cmp	r1, #0
 8004a72:	d0cc      	beq.n	8004a0e <UART_RxISR_8BIT_FIFOEN+0x12e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	e853 2f00 	ldrex	r2, [r3]
 8004a78:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7c:	e843 2100 	strex	r1, r2, [r3]
 8004a80:	2900      	cmp	r1, #0
 8004a82:	d1ef      	bne.n	8004a64 <UART_RxISR_8BIT_FIFOEN+0x184>
 8004a84:	e7c3      	b.n	8004a0e <UART_RxISR_8BIT_FIFOEN+0x12e>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a86:	2200      	movs	r2, #0
 8004a88:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a8e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a92:	e843 2100 	strex	r1, r2, [r3]
 8004a96:	2900      	cmp	r1, #0
 8004a98:	d1f7      	bne.n	8004a8a <UART_RxISR_8BIT_FIFOEN+0x1aa>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a9a:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a9c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004aa0:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004aa2:	bf44      	itt	mi
 8004aa4:	2210      	movmi	r2, #16
 8004aa6:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	f7ff fcc1 	bl	8004430 <HAL_UARTEx_RxEventCallback>
 8004aae:	e771      	b.n	8004994 <UART_RxISR_8BIT_FIFOEN+0xb4>
    rxdatacount = huart->RxXferCount;
 8004ab0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004ab4:	e726      	b.n	8004904 <UART_RxISR_8BIT_FIFOEN+0x24>
 8004ab6:	bf00      	nop
 8004ab8:	0800489d 	.word	0x0800489d
 8004abc:	effffffe 	.word	0xeffffffe
 8004ac0:	40008000 	.word	0x40008000

08004ac4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004ac4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004ac8:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8004aca:	f8b0 a060 	ldrh.w	sl, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004ace:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004ad0:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004ad2:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ad4:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8004ad8:	2a22      	cmp	r2, #34	@ 0x22
 8004ada:	d005      	beq.n	8004ae8 <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004adc:	699a      	ldr	r2, [r3, #24]
 8004ade:	f042 0208 	orr.w	r2, r2, #8
 8004ae2:	619a      	str	r2, [r3, #24]
  }
}
 8004ae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ae8:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
 8004aec:	4683      	mov	fp, r0
 8004aee:	2a00      	cmp	r2, #0
 8004af0:	f000 80d4 	beq.w	8004c9c <UART_RxISR_16BIT_FIFOEN+0x1d8>
 8004af4:	0688      	lsls	r0, r1, #26
 8004af6:	f140 8085 	bpl.w	8004c04 <UART_RxISR_16BIT_FIFOEN+0x140>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004afa:	f8df 91b0 	ldr.w	r9, [pc, #432]	@ 8004cac <UART_RxISR_16BIT_FIFOEN+0x1e8>
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004afe:	4f69      	ldr	r7, [pc, #420]	@ (8004ca4 <UART_RxISR_16BIT_FIFOEN+0x1e0>)
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b00:	f406 7680 	and.w	r6, r6, #256	@ 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b04:	f005 0501 	and.w	r5, r5, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b08:	f04f 0800 	mov.w	r8, #0
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8004b0e:	f8db 1058 	ldr.w	r1, [fp, #88]	@ 0x58
 8004b12:	ea0a 0202 	and.w	r2, sl, r2
 8004b16:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 8004b1a:	f8bb 205e 	ldrh.w	r2, [fp, #94]	@ 0x5e
      huart->pRxBuffPtr += 2U;
 8004b1e:	f8cb 1058 	str.w	r1, [fp, #88]	@ 0x58
      huart->RxXferCount--;
 8004b22:	3a01      	subs	r2, #1
 8004b24:	b292      	uxth	r2, r2
 8004b26:	f8ab 205e 	strh.w	r2, [fp, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004b2a:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004b2c:	0761      	lsls	r1, r4, #29
 8004b2e:	d01b      	beq.n	8004b68 <UART_RxISR_16BIT_FIFOEN+0xa4>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b30:	07e2      	lsls	r2, r4, #31
 8004b32:	d508      	bpl.n	8004b46 <UART_RxISR_16BIT_FIFOEN+0x82>
 8004b34:	b13e      	cbz	r6, 8004b46 <UART_RxISR_16BIT_FIFOEN+0x82>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b36:	2201      	movs	r2, #1
 8004b38:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b3a:	f8db 2090 	ldr.w	r2, [fp, #144]	@ 0x90
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	f8cb 2090 	str.w	r2, [fp, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b46:	07a0      	lsls	r0, r4, #30
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b48:	f004 0204 	and.w	r2, r4, #4
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b4c:	d515      	bpl.n	8004b7a <UART_RxISR_16BIT_FIFOEN+0xb6>
 8004b4e:	b145      	cbz	r5, 8004b62 <UART_RxISR_16BIT_FIFOEN+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b50:	2102      	movs	r1, #2
 8004b52:	6219      	str	r1, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b54:	f8db 1090 	ldr.w	r1, [fp, #144]	@ 0x90
 8004b58:	f041 0104 	orr.w	r1, r1, #4
 8004b5c:	f8cb 1090 	str.w	r1, [fp, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b60:	b97a      	cbnz	r2, 8004b82 <UART_RxISR_16BIT_FIFOEN+0xbe>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b62:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8004b66:	b9c3      	cbnz	r3, 8004b9a <UART_RxISR_16BIT_FIFOEN+0xd6>
      if (huart->RxXferCount == 0U)
 8004b68:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	b1f3      	cbz	r3, 8004bae <UART_RxISR_16BIT_FIFOEN+0xea>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004b70:	06a3      	lsls	r3, r4, #26
 8004b72:	d547      	bpl.n	8004c04 <UART_RxISR_16BIT_FIFOEN+0x140>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b74:	f8db 3000 	ldr.w	r3, [fp]
 8004b78:	e7c8      	b.n	8004b0c <UART_RxISR_16BIT_FIFOEN+0x48>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b7a:	2a00      	cmp	r2, #0
 8004b7c:	d0f1      	beq.n	8004b62 <UART_RxISR_16BIT_FIFOEN+0x9e>
 8004b7e:	2d00      	cmp	r5, #0
 8004b80:	d0ef      	beq.n	8004b62 <UART_RxISR_16BIT_FIFOEN+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b82:	2204      	movs	r2, #4
 8004b84:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b86:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8004b8a:	f043 0302 	orr.w	r3, r3, #2
 8004b8e:	f8cb 3090 	str.w	r3, [fp, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b92:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0e6      	beq.n	8004b68 <UART_RxISR_16BIT_FIFOEN+0xa4>
          HAL_UART_ErrorCallback(huart);
 8004b9a:	4658      	mov	r0, fp
 8004b9c:	f7ff fbd2 	bl	8004344 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba0:	f8cb 8090 	str.w	r8, [fp, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8004ba4:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e0      	bne.n	8004b70 <UART_RxISR_16BIT_FIFOEN+0xac>
 8004bae:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bb6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bba:	e843 2100 	strex	r1, r2, [r3]
 8004bbe:	2900      	cmp	r1, #0
 8004bc0:	d1f7      	bne.n	8004bb2 <UART_RxISR_16BIT_FIFOEN+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	f103 0208 	add.w	r2, r3, #8
 8004bc6:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bca:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bce:	f103 0008 	add.w	r0, r3, #8
 8004bd2:	e840 2100 	strex	r1, r2, [r0]
 8004bd6:	2900      	cmp	r1, #0
 8004bd8:	d1f3      	bne.n	8004bc2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        huart->RxState = HAL_UART_STATE_READY;
 8004bda:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bdc:	42bb      	cmp	r3, r7
        huart->RxState = HAL_UART_STATE_READY;
 8004bde:	f8cb 208c 	str.w	r2, [fp, #140]	@ 0x8c
        huart->RxISR = NULL;
 8004be2:	f8cb 1074 	str.w	r1, [fp, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004be6:	f8cb 1070 	str.w	r1, [fp, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bea:	d002      	beq.n	8004bf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	0211      	lsls	r1, r2, #8
 8004bf0:	d42d      	bmi.n	8004c4e <UART_RxISR_16BIT_FIFOEN+0x18a>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bf2:	f8db 206c 	ldr.w	r2, [fp, #108]	@ 0x6c
 8004bf6:	2a01      	cmp	r2, #1
 8004bf8:	d03a      	beq.n	8004c70 <UART_RxISR_16BIT_FIFOEN+0x1ac>
          HAL_UART_RxCpltCallback(huart);
 8004bfa:	4658      	mov	r0, fp
 8004bfc:	f7fb fea0 	bl	8000940 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004c00:	06a3      	lsls	r3, r4, #26
 8004c02:	d4b7      	bmi.n	8004b74 <UART_RxISR_16BIT_FIFOEN+0xb0>
    rxdatacount = huart->RxXferCount;
 8004c04:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8004c08:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f43f af6a 	beq.w	8004ae4 <UART_RxISR_16BIT_FIFOEN+0x20>
 8004c10:	f8bb 2068 	ldrh.w	r2, [fp, #104]	@ 0x68
 8004c14:	429a      	cmp	r2, r3
 8004c16:	f67f af65 	bls.w	8004ae4 <UART_RxISR_16BIT_FIFOEN+0x20>
 8004c1a:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1e:	f103 0208 	add.w	r2, r3, #8
 8004c22:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004c26:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2a:	f103 0008 	add.w	r0, r3, #8
 8004c2e:	e840 2100 	strex	r1, r2, [r0]
 8004c32:	2900      	cmp	r1, #0
 8004c34:	d1f3      	bne.n	8004c1e <UART_RxISR_16BIT_FIFOEN+0x15a>
      huart->RxISR = UART_RxISR_16BIT;
 8004c36:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca8 <UART_RxISR_16BIT_FIFOEN+0x1e4>)
 8004c38:	f8cb 2074 	str.w	r2, [fp, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004c40:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c44:	e843 2100 	strex	r1, r2, [r3]
 8004c48:	2900      	cmp	r1, #0
 8004c4a:	d1f7      	bne.n	8004c3c <UART_RxISR_16BIT_FIFOEN+0x178>
 8004c4c:	e74a      	b.n	8004ae4 <UART_RxISR_16BIT_FIFOEN+0x20>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4e:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004c52:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	e843 2100 	strex	r1, r2, [r3]
 8004c5a:	2900      	cmp	r1, #0
 8004c5c:	d0c9      	beq.n	8004bf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5e:	e853 2f00 	ldrex	r2, [r3]
 8004c62:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c66:	e843 2100 	strex	r1, r2, [r3]
 8004c6a:	2900      	cmp	r1, #0
 8004c6c:	d1ef      	bne.n	8004c4e <UART_RxISR_16BIT_FIFOEN+0x18a>
 8004c6e:	e7c0      	b.n	8004bf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c70:	2200      	movs	r2, #0
 8004c72:	f8cb 206c 	str.w	r2, [fp, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c7a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7e:	e843 2100 	strex	r1, r2, [r3]
 8004c82:	2900      	cmp	r1, #0
 8004c84:	d1f7      	bne.n	8004c76 <UART_RxISR_16BIT_FIFOEN+0x1b2>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c86:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c88:	f8bb 105c 	ldrh.w	r1, [fp, #92]	@ 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c8c:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c8e:	bf44      	itt	mi
 8004c90:	2210      	movmi	r2, #16
 8004c92:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c94:	4658      	mov	r0, fp
 8004c96:	f7ff fbcb 	bl	8004430 <HAL_UARTEx_RxEventCallback>
 8004c9a:	e769      	b.n	8004b70 <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 8004c9c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004ca0:	e720      	b.n	8004ae4 <UART_RxISR_16BIT_FIFOEN+0x20>
 8004ca2:	bf00      	nop
 8004ca4:	40008000 	.word	0x40008000
 8004ca8:	08004855 	.word	0x08004855
 8004cac:	effffffe 	.word	0xeffffffe

08004cb0 <UART_SetConfig>:
{
 8004cb0:	b570      	push	{r4, r5, r6, lr}
 8004cb2:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8004cb4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cb6:	6882      	ldr	r2, [r0, #8]
 8004cb8:	6900      	ldr	r0, [r0, #16]
 8004cba:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cbc:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cbe:	4302      	orrs	r2, r0
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cc4:	4995      	ldr	r1, [pc, #596]	@ (8004f1c <UART_SetConfig+0x26c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cc6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cc8:	4029      	ands	r1, r5
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cd2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd4:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8004cd8:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cda:	4991      	ldr	r1, [pc, #580]	@ (8004f20 <UART_SetConfig+0x270>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cdc:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cde:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce0:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ce2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce4:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8004ce8:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cec:	f000 80bb 	beq.w	8004e66 <UART_SetConfig+0x1b6>
    tmpreg |= huart->Init.OneBitSampling;
 8004cf0:	6a26      	ldr	r6, [r4, #32]
 8004cf2:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cfa:	f022 020f 	bic.w	r2, r2, #15
 8004cfe:	432a      	orrs	r2, r5
 8004d00:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d02:	4a88      	ldr	r2, [pc, #544]	@ (8004f24 <UART_SetConfig+0x274>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d035      	beq.n	8004d74 <UART_SetConfig+0xc4>
 8004d08:	4a87      	ldr	r2, [pc, #540]	@ (8004f28 <UART_SetConfig+0x278>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d00e      	beq.n	8004d2c <UART_SetConfig+0x7c>
 8004d0e:	4a87      	ldr	r2, [pc, #540]	@ (8004f2c <UART_SetConfig+0x27c>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	f000 8098 	beq.w	8004e46 <UART_SetConfig+0x196>
 8004d16:	4a86      	ldr	r2, [pc, #536]	@ (8004f30 <UART_SetConfig+0x280>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d03f      	beq.n	8004d9c <UART_SetConfig+0xec>
        ret = HAL_ERROR;
 8004d1c:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004d1e:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8004d20:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8004d24:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8004d28:	66a2      	str	r2, [r4, #104]	@ 0x68
}
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d2c:	4b81      	ldr	r3, [pc, #516]	@ (8004f34 <UART_SetConfig+0x284>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d32:	f003 030c 	and.w	r3, r3, #12
 8004d36:	2b0c      	cmp	r3, #12
 8004d38:	d8f0      	bhi.n	8004d1c <UART_SetConfig+0x6c>
 8004d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d40 <UART_SetConfig+0x90>)
 8004d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d40:	08004e3b 	.word	0x08004e3b
 8004d44:	08004d1d 	.word	0x08004d1d
 8004d48:	08004d1d 	.word	0x08004d1d
 8004d4c:	08004d1d 	.word	0x08004d1d
 8004d50:	08004db5 	.word	0x08004db5
 8004d54:	08004d1d 	.word	0x08004d1d
 8004d58:	08004d1d 	.word	0x08004d1d
 8004d5c:	08004d1d 	.word	0x08004d1d
 8004d60:	08004dfd 	.word	0x08004dfd
 8004d64:	08004d1d 	.word	0x08004d1d
 8004d68:	08004d1d 	.word	0x08004d1d
 8004d6c:	08004d1d 	.word	0x08004d1d
 8004d70:	08004dcd 	.word	0x08004dcd
 8004d74:	4b6f      	ldr	r3, [pc, #444]	@ (8004f34 <UART_SetConfig+0x284>)
 8004d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d7a:	f003 0303 	and.w	r3, r3, #3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d03c      	beq.n	8004dfc <UART_SetConfig+0x14c>
 8004d82:	2b03      	cmp	r3, #3
 8004d84:	d022      	beq.n	8004dcc <UART_SetConfig+0x11c>
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d014      	beq.n	8004db4 <UART_SetConfig+0x104>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d8a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004d8e:	f000 80bc 	beq.w	8004f0a <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d92:	f7fe fcd5 	bl	8003740 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8004d96:	b9a8      	cbnz	r0, 8004dc4 <UART_SetConfig+0x114>
        pclk = (uint32_t) HSI_VALUE;
 8004d98:	2000      	movs	r0, #0
 8004d9a:	e7c0      	b.n	8004d1e <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d9c:	4b65      	ldr	r3, [pc, #404]	@ (8004f34 <UART_SetConfig+0x284>)
 8004d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004da6:	2b80      	cmp	r3, #128	@ 0x80
 8004da8:	d028      	beq.n	8004dfc <UART_SetConfig+0x14c>
 8004daa:	d859      	bhi.n	8004e60 <UART_SetConfig+0x1b0>
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d044      	beq.n	8004e3a <UART_SetConfig+0x18a>
 8004db0:	2b40      	cmp	r3, #64	@ 0x40
 8004db2:	d1b3      	bne.n	8004d1c <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004db4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004db8:	f000 80aa 	beq.w	8004f10 <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8004dbc:	f7fe fb6c 	bl	8003498 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	d0e9      	beq.n	8004d98 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dc4:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004dc6:	e006      	b.n	8004dd6 <UART_SetConfig+0x126>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dc8:	2b30      	cmp	r3, #48	@ 0x30
 8004dca:	d1a7      	bne.n	8004d1c <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dcc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004dd0:	d018      	beq.n	8004e04 <UART_SetConfig+0x154>
        pclk = (uint32_t) LSE_VALUE;
 8004dd2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dd6:	6863      	ldr	r3, [r4, #4]
 8004dd8:	4a57      	ldr	r2, [pc, #348]	@ (8004f38 <UART_SetConfig+0x288>)
 8004dda:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8004dde:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004de2:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004de6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004dea:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dee:	f1a0 0310 	sub.w	r3, r0, #16
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d892      	bhi.n	8004d1c <UART_SetConfig+0x6c>
          huart->Instance->BRR = usartdiv;
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	60d8      	str	r0, [r3, #12]
 8004dfa:	e7cd      	b.n	8004d98 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dfc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8004e00:	484e      	ldr	r0, [pc, #312]	@ (8004f3c <UART_SetConfig+0x28c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e02:	d1e8      	bne.n	8004dd6 <UART_SetConfig+0x126>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e04:	6862      	ldr	r2, [r4, #4]
 8004e06:	4b4c      	ldr	r3, [pc, #304]	@ (8004f38 <UART_SetConfig+0x288>)
 8004e08:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8004e0c:	fbb0 f0f1 	udiv	r0, r0, r1
 8004e10:	0853      	lsrs	r3, r2, #1
 8004e12:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e16:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e1a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e1e:	f1a3 0210 	sub.w	r2, r3, #16
 8004e22:	428a      	cmp	r2, r1
 8004e24:	f63f af7a 	bhi.w	8004d1c <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e28:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8004e2c:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e2e:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e30:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60cb      	str	r3, [r1, #12]
 8004e38:	e7ae      	b.n	8004d98 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e3a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004e3e:	d05d      	beq.n	8004efc <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e40:	f7fe fc6c 	bl	800371c <HAL_RCC_GetPCLK1Freq>
        break;
 8004e44:	e7a7      	b.n	8004d96 <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e46:	4b3b      	ldr	r3, [pc, #236]	@ (8004f34 <UART_SetConfig+0x284>)
 8004e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e50:	2b20      	cmp	r3, #32
 8004e52:	d0d3      	beq.n	8004dfc <UART_SetConfig+0x14c>
 8004e54:	d8b8      	bhi.n	8004dc8 <UART_SetConfig+0x118>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0ef      	beq.n	8004e3a <UART_SetConfig+0x18a>
 8004e5a:	2b10      	cmp	r3, #16
 8004e5c:	d0aa      	beq.n	8004db4 <UART_SetConfig+0x104>
 8004e5e:	e75d      	b.n	8004d1c <UART_SetConfig+0x6c>
 8004e60:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e62:	d0b3      	beq.n	8004dcc <UART_SetConfig+0x11c>
 8004e64:	e75a      	b.n	8004d1c <UART_SetConfig+0x6c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e66:	4311      	orrs	r1, r2
 8004e68:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e6c:	4931      	ldr	r1, [pc, #196]	@ (8004f34 <UART_SetConfig+0x284>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e6e:	f022 020f 	bic.w	r2, r2, #15
 8004e72:	432a      	orrs	r2, r5
 8004e74:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e76:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004e7a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004e7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e82:	d048      	beq.n	8004f16 <UART_SetConfig+0x266>
 8004e84:	d833      	bhi.n	8004eee <UART_SetConfig+0x23e>
 8004e86:	b37b      	cbz	r3, 8004ee8 <UART_SetConfig+0x238>
 8004e88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e8c:	f47f af46 	bne.w	8004d1c <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e90:	f7fe fb02 	bl	8003498 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004e94:	2800      	cmp	r0, #0
 8004e96:	f43f af7f 	beq.w	8004d98 <UART_SetConfig+0xe8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004e9a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004e9c:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004e9e:	4b26      	ldr	r3, [pc, #152]	@ (8004f38 <UART_SetConfig+0x288>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ea0:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004ea4:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8004ea8:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004eac:	4299      	cmp	r1, r3
 8004eae:	f63f af35 	bhi.w	8004d1c <UART_SetConfig+0x6c>
 8004eb2:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8004eb6:	f63f af31 	bhi.w	8004d1c <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004eba:	2300      	movs	r3, #0
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	f7fb fab9 	bl	8000434 <__aeabi_uldivmod>
 8004ec2:	0872      	lsrs	r2, r6, #1
 8004ec4:	0203      	lsls	r3, r0, #8
 8004ec6:	0209      	lsls	r1, r1, #8
 8004ec8:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004ecc:	1898      	adds	r0, r3, r2
 8004ece:	f141 0100 	adc.w	r1, r1, #0
 8004ed2:	4632      	mov	r2, r6
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	f7fb faad 	bl	8000434 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004eda:	4b19      	ldr	r3, [pc, #100]	@ (8004f40 <UART_SetConfig+0x290>)
 8004edc:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	f63f af1b 	bhi.w	8004d1c <UART_SetConfig+0x6c>
 8004ee6:	e786      	b.n	8004df6 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ee8:	f7fe fc18 	bl	800371c <HAL_RCC_GetPCLK1Freq>
        break;
 8004eec:	e7d2      	b.n	8004e94 <UART_SetConfig+0x1e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004eee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ef2:	f47f af13 	bne.w	8004d1c <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8004ef6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004efa:	e7cf      	b.n	8004e9c <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004efc:	f7fe fc0e 	bl	800371c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004f00:	2800      	cmp	r0, #0
 8004f02:	f43f af49 	beq.w	8004d98 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f06:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004f08:	e77c      	b.n	8004e04 <UART_SetConfig+0x154>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f0a:	f7fe fc19 	bl	8003740 <HAL_RCC_GetPCLK2Freq>
        break;
 8004f0e:	e7f7      	b.n	8004f00 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetSysClockFreq();
 8004f10:	f7fe fac2 	bl	8003498 <HAL_RCC_GetSysClockFreq>
        break;
 8004f14:	e7f4      	b.n	8004f00 <UART_SetConfig+0x250>
        pclk = (uint32_t) HSI_VALUE;
 8004f16:	4809      	ldr	r0, [pc, #36]	@ (8004f3c <UART_SetConfig+0x28c>)
 8004f18:	e7c0      	b.n	8004e9c <UART_SetConfig+0x1ec>
 8004f1a:	bf00      	nop
 8004f1c:	cfff69f3 	.word	0xcfff69f3
 8004f20:	40008000 	.word	0x40008000
 8004f24:	40013800 	.word	0x40013800
 8004f28:	40004400 	.word	0x40004400
 8004f2c:	40004800 	.word	0x40004800
 8004f30:	40004c00 	.word	0x40004c00
 8004f34:	40021000 	.word	0x40021000
 8004f38:	080055c8 	.word	0x080055c8
 8004f3c:	00f42400 	.word	0x00f42400
 8004f40:	000ffcff 	.word	0x000ffcff

08004f44 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f44:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004f46:	071a      	lsls	r2, r3, #28
{
 8004f48:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f4a:	d506      	bpl.n	8004f5a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f4c:	6801      	ldr	r1, [r0, #0]
 8004f4e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004f50:	684a      	ldr	r2, [r1, #4]
 8004f52:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f56:	4322      	orrs	r2, r4
 8004f58:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f5a:	07dc      	lsls	r4, r3, #31
 8004f5c:	d506      	bpl.n	8004f6c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f5e:	6801      	ldr	r1, [r0, #0]
 8004f60:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004f62:	684a      	ldr	r2, [r1, #4]
 8004f64:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004f68:	4322      	orrs	r2, r4
 8004f6a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f6c:	0799      	lsls	r1, r3, #30
 8004f6e:	d506      	bpl.n	8004f7e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f70:	6801      	ldr	r1, [r0, #0]
 8004f72:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004f74:	684a      	ldr	r2, [r1, #4]
 8004f76:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004f7a:	4322      	orrs	r2, r4
 8004f7c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f7e:	075a      	lsls	r2, r3, #29
 8004f80:	d506      	bpl.n	8004f90 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f82:	6801      	ldr	r1, [r0, #0]
 8004f84:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004f86:	684a      	ldr	r2, [r1, #4]
 8004f88:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004f8c:	4322      	orrs	r2, r4
 8004f8e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f90:	06dc      	lsls	r4, r3, #27
 8004f92:	d506      	bpl.n	8004fa2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f94:	6801      	ldr	r1, [r0, #0]
 8004f96:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004f98:	688a      	ldr	r2, [r1, #8]
 8004f9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f9e:	4322      	orrs	r2, r4
 8004fa0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fa2:	0699      	lsls	r1, r3, #26
 8004fa4:	d506      	bpl.n	8004fb4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fa6:	6801      	ldr	r1, [r0, #0]
 8004fa8:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004faa:	688a      	ldr	r2, [r1, #8]
 8004fac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fb0:	4322      	orrs	r2, r4
 8004fb2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fb4:	065a      	lsls	r2, r3, #25
 8004fb6:	d509      	bpl.n	8004fcc <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fb8:	6801      	ldr	r1, [r0, #0]
 8004fba:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004fbc:	684a      	ldr	r2, [r1, #4]
 8004fbe:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004fc2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fc4:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fc8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fca:	d00b      	beq.n	8004fe4 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fcc:	061b      	lsls	r3, r3, #24
 8004fce:	d506      	bpl.n	8004fde <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fd0:	6802      	ldr	r2, [r0, #0]
 8004fd2:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004fd4:	6853      	ldr	r3, [r2, #4]
 8004fd6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	6053      	str	r3, [r2, #4]
}
 8004fde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fe2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fe4:	684a      	ldr	r2, [r1, #4]
 8004fe6:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8004fe8:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8004fec:	4322      	orrs	r2, r4
 8004fee:	604a      	str	r2, [r1, #4]
 8004ff0:	e7ec      	b.n	8004fcc <UART_AdvFeatureConfig+0x88>
 8004ff2:	bf00      	nop

08004ff4 <UART_CheckIdleState>:
{
 8004ff4:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff6:	2300      	movs	r3, #0
{
 8004ff8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ffa:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004ffe:	f7fc fd4b 	bl	8001a98 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005002:	6822      	ldr	r2, [r4, #0]
 8005004:	6813      	ldr	r3, [r2, #0]
 8005006:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8005008:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800500a:	d40f      	bmi.n	800502c <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800500c:	6813      	ldr	r3, [r2, #0]
 800500e:	0759      	lsls	r1, r3, #29
 8005010:	d431      	bmi.n	8005076 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005012:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8005014:	2220      	movs	r2, #32
 8005016:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  return HAL_OK;
 800501a:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 800501c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005020:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005022:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8005024:	2300      	movs	r3, #0
 8005026:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800502a:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800502c:	69d3      	ldr	r3, [r2, #28]
 800502e:	0298      	lsls	r0, r3, #10
 8005030:	d4ec      	bmi.n	800500c <UART_CheckIdleState+0x18>
 8005032:	e00c      	b.n	800504e <UART_CheckIdleState+0x5a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005034:	6819      	ldr	r1, [r3, #0]
 8005036:	0749      	lsls	r1, r1, #29
 8005038:	461a      	mov	r2, r3
 800503a:	d505      	bpl.n	8005048 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800503c:	69d9      	ldr	r1, [r3, #28]
 800503e:	0708      	lsls	r0, r1, #28
 8005040:	d44a      	bmi.n	80050d8 <UART_CheckIdleState+0xe4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005042:	69d9      	ldr	r1, [r3, #28]
 8005044:	0509      	lsls	r1, r1, #20
 8005046:	d475      	bmi.n	8005134 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	0298      	lsls	r0, r3, #10
 800504c:	d4de      	bmi.n	800500c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800504e:	f7fc fd23 	bl	8001a98 <HAL_GetTick>
 8005052:	1b43      	subs	r3, r0, r5
 8005054:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005058:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800505a:	d3eb      	bcc.n	8005034 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005060:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005064:	e843 2100 	strex	r1, r2, [r3]
 8005068:	2900      	cmp	r1, #0
 800506a:	d1f7      	bne.n	800505c <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 800506c:	2320      	movs	r3, #32
 800506e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8005072:	2003      	movs	r0, #3
 8005074:	e7d6      	b.n	8005024 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005076:	69d3      	ldr	r3, [r2, #28]
 8005078:	025b      	lsls	r3, r3, #9
 800507a:	d4ca      	bmi.n	8005012 <UART_CheckIdleState+0x1e>
 800507c:	e00d      	b.n	800509a <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	0750      	lsls	r0, r2, #29
 8005082:	d507      	bpl.n	8005094 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005084:	69da      	ldr	r2, [r3, #28]
 8005086:	0711      	lsls	r1, r2, #28
 8005088:	f100 8082 	bmi.w	8005190 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800508c:	69da      	ldr	r2, [r3, #28]
 800508e:	0512      	lsls	r2, r2, #20
 8005090:	f100 80ac 	bmi.w	80051ec <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	025b      	lsls	r3, r3, #9
 8005098:	d4bb      	bmi.n	8005012 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509a:	f7fc fcfd 	bl	8001a98 <HAL_GetTick>
 800509e:	1b43      	subs	r3, r0, r5
 80050a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050a4:	6823      	ldr	r3, [r4, #0]
 80050a6:	d3ea      	bcc.n	800507e <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050ac:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b0:	e843 2100 	strex	r1, r2, [r3]
 80050b4:	2900      	cmp	r1, #0
 80050b6:	d1f7      	bne.n	80050a8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b8:	f103 0208 	add.w	r2, r3, #8
 80050bc:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c4:	f103 0008 	add.w	r0, r3, #8
 80050c8:	e840 2100 	strex	r1, r2, [r0]
 80050cc:	2900      	cmp	r1, #0
 80050ce:	d1f3      	bne.n	80050b8 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 80050d0:	2320      	movs	r3, #32
 80050d2:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 80050d6:	e7cc      	b.n	8005072 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050d8:	2208      	movs	r2, #8
 80050da:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050dc:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050e0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e4:	e843 2100 	strex	r1, r2, [r3]
 80050e8:	2900      	cmp	r1, #0
 80050ea:	d1f7      	bne.n	80050dc <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80050ec:	4856      	ldr	r0, [pc, #344]	@ (8005248 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	f103 0208 	add.w	r2, r3, #8
 80050f2:	e852 2f00 	ldrex	r2, [r2]
 80050f6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f8:	f103 0508 	add.w	r5, r3, #8
 80050fc:	e845 2100 	strex	r1, r2, [r5]
 8005100:	2900      	cmp	r1, #0
 8005102:	d1f4      	bne.n	80050ee <UART_CheckIdleState+0xfa>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005104:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8005106:	2a01      	cmp	r2, #1
 8005108:	d00b      	beq.n	8005122 <UART_CheckIdleState+0x12e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800510a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800510c:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800510e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8005110:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8005114:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005116:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8005118:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800511c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8005120:	e79c      	b.n	800505c <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005122:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005126:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512a:	e843 2100 	strex	r1, r2, [r3]
 800512e:	2900      	cmp	r1, #0
 8005130:	d1f7      	bne.n	8005122 <UART_CheckIdleState+0x12e>
 8005132:	e7ea      	b.n	800510a <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005134:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005138:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800513e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005142:	e843 2100 	strex	r1, r2, [r3]
 8005146:	2900      	cmp	r1, #0
 8005148:	d1f7      	bne.n	800513a <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800514a:	483f      	ldr	r0, [pc, #252]	@ (8005248 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514c:	f103 0208 	add.w	r2, r3, #8
 8005150:	e852 2f00 	ldrex	r2, [r2]
 8005154:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005156:	f103 0508 	add.w	r5, r3, #8
 800515a:	e845 2100 	strex	r1, r2, [r5]
 800515e:	2900      	cmp	r1, #0
 8005160:	d1f4      	bne.n	800514c <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005162:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8005164:	2a01      	cmp	r2, #1
 8005166:	d00a      	beq.n	800517e <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005168:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800516a:	2120      	movs	r1, #32
 800516c:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8005170:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005172:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8005174:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005178:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 800517c:	e76e      	b.n	800505c <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005182:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005186:	e843 2100 	strex	r1, r2, [r3]
 800518a:	2900      	cmp	r1, #0
 800518c:	d1f7      	bne.n	800517e <UART_CheckIdleState+0x18a>
 800518e:	e7eb      	b.n	8005168 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005190:	2208      	movs	r2, #8
 8005192:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005194:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005198:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800519c:	e843 2100 	strex	r1, r2, [r3]
 80051a0:	2900      	cmp	r1, #0
 80051a2:	d1f7      	bne.n	8005194 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051a4:	4828      	ldr	r0, [pc, #160]	@ (8005248 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a6:	f103 0208 	add.w	r2, r3, #8
 80051aa:	e852 2f00 	ldrex	r2, [r2]
 80051ae:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b0:	f103 0508 	add.w	r5, r3, #8
 80051b4:	e845 2100 	strex	r1, r2, [r5]
 80051b8:	2900      	cmp	r1, #0
 80051ba:	d1f4      	bne.n	80051a6 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051bc:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80051be:	2a01      	cmp	r2, #1
 80051c0:	d00b      	beq.n	80051da <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80051c4:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051c6:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80051c8:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80051cc:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ce:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80051d0:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051d4:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 80051d8:	e766      	b.n	80050a8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051da:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051de:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e2:	e843 2100 	strex	r1, r2, [r3]
 80051e6:	2900      	cmp	r1, #0
 80051e8:	d1f7      	bne.n	80051da <UART_CheckIdleState+0x1e6>
 80051ea:	e7ea      	b.n	80051c2 <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051f0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051f6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	e843 2100 	strex	r1, r2, [r3]
 80051fe:	2900      	cmp	r1, #0
 8005200:	d1f7      	bne.n	80051f2 <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005202:	4811      	ldr	r0, [pc, #68]	@ (8005248 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	f103 0208 	add.w	r2, r3, #8
 8005208:	e852 2f00 	ldrex	r2, [r2]
 800520c:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520e:	f103 0508 	add.w	r5, r3, #8
 8005212:	e845 2100 	strex	r1, r2, [r5]
 8005216:	2900      	cmp	r1, #0
 8005218:	d1f4      	bne.n	8005204 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800521a:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800521c:	2a01      	cmp	r2, #1
 800521e:	d00a      	beq.n	8005236 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005220:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005222:	2120      	movs	r1, #32
 8005224:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8005228:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800522a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 800522c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005230:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8005234:	e738      	b.n	80050a8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005236:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800523a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523e:	e843 2100 	strex	r1, r2, [r3]
 8005242:	2900      	cmp	r1, #0
 8005244:	d1f7      	bne.n	8005236 <UART_CheckIdleState+0x242>
 8005246:	e7eb      	b.n	8005220 <UART_CheckIdleState+0x22c>
 8005248:	effffffe 	.word	0xeffffffe

0800524c <HAL_UART_Init>:
  if (huart == NULL)
 800524c:	b380      	cbz	r0, 80052b0 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800524e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8005252:	b510      	push	{r4, lr}
 8005254:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005256:	b333      	cbz	r3, 80052a6 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8005258:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800525a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 800525c:	2324      	movs	r3, #36	@ 0x24
 800525e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8005262:	6813      	ldr	r3, [r2, #0]
 8005264:	f023 0301 	bic.w	r3, r3, #1
 8005268:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800526a:	b9c1      	cbnz	r1, 800529e <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800526c:	4620      	mov	r0, r4
 800526e:	f7ff fd1f 	bl	8004cb0 <UART_SetConfig>
 8005272:	2801      	cmp	r0, #1
 8005274:	d011      	beq.n	800529a <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800527e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005280:	689a      	ldr	r2, [r3, #8]
 8005282:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005286:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800528e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005290:	601a      	str	r2, [r3, #0]
}
 8005292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8005296:	f7ff bead 	b.w	8004ff4 <UART_CheckIdleState>
}
 800529a:	2001      	movs	r0, #1
 800529c:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800529e:	4620      	mov	r0, r4
 80052a0:	f7ff fe50 	bl	8004f44 <UART_AdvFeatureConfig>
 80052a4:	e7e2      	b.n	800526c <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80052a6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80052aa:	f7fc fae5 	bl	8001878 <HAL_UART_MspInit>
 80052ae:	e7d3      	b.n	8005258 <HAL_UART_Init+0xc>
}
 80052b0:	2001      	movs	r0, #1
 80052b2:	4770      	bx	lr

080052b4 <UART_Start_Receive_IT>:
{
 80052b4:	b430      	push	{r4, r5}
  UART_MASK_COMPUTATION(huart);
 80052b6:	6884      	ldr	r4, [r0, #8]
  huart->pRxBuffPtr  = pData;
 80052b8:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxISR       = NULL;
 80052ba:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 80052bc:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
  huart->RxXferSize  = Size;
 80052c0:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80052c4:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80052c8:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 80052ca:	d04f      	beq.n	800536c <UART_Start_Receive_IT+0xb8>
 80052cc:	bb84      	cbnz	r4, 8005330 <UART_Start_Receive_IT+0x7c>
 80052ce:	6903      	ldr	r3, [r0, #16]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	bf14      	ite	ne
 80052d4:	237f      	movne	r3, #127	@ 0x7f
 80052d6:	23ff      	moveq	r3, #255	@ 0xff
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052d8:	2122      	movs	r1, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052da:	2400      	movs	r4, #0
 80052dc:	f8c0 4090 	str.w	r4, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052e0:	f8c0 108c 	str.w	r1, [r0, #140]	@ 0x8c
 80052e4:	6801      	ldr	r1, [r0, #0]
  UART_MASK_COMPUTATION(huart);
 80052e6:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ea:	f101 0308 	add.w	r3, r1, #8
 80052ee:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f2:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	f101 0508 	add.w	r5, r1, #8
 80052fa:	e845 3400 	strex	r4, r3, [r5]
 80052fe:	2c00      	cmp	r4, #0
 8005300:	d1f3      	bne.n	80052ea <UART_Start_Receive_IT+0x36>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005302:	6e43      	ldr	r3, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005304:	6885      	ldr	r5, [r0, #8]
 8005306:	6904      	ldr	r4, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005308:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800530c:	d035      	beq.n	800537a <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800530e:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005312:	d016      	beq.n	8005342 <UART_Start_Receive_IT+0x8e>
 8005314:	4b32      	ldr	r3, [pc, #200]	@ (80053e0 <UART_Start_Receive_IT+0x12c>)
 8005316:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005318:	b1bc      	cbz	r4, 800534a <UART_Start_Receive_IT+0x96>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531a:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800531e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005322:	e841 3200 	strex	r2, r3, [r1]
 8005326:	2a00      	cmp	r2, #0
 8005328:	d1f7      	bne.n	800531a <UART_Start_Receive_IT+0x66>
}
 800532a:	2000      	movs	r0, #0
 800532c:	bc30      	pop	{r4, r5}
 800532e:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8005330:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 8005334:	d1d0      	bne.n	80052d8 <UART_Start_Receive_IT+0x24>
 8005336:	6903      	ldr	r3, [r0, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	bf14      	ite	ne
 800533c:	233f      	movne	r3, #63	@ 0x3f
 800533e:	237f      	moveq	r3, #127	@ 0x7f
 8005340:	e7ca      	b.n	80052d8 <UART_Start_Receive_IT+0x24>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005342:	2c00      	cmp	r4, #0
 8005344:	d146      	bne.n	80053d4 <UART_Start_Receive_IT+0x120>
 8005346:	4b27      	ldr	r3, [pc, #156]	@ (80053e4 <UART_Start_Receive_IT+0x130>)
 8005348:	6743      	str	r3, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534a:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800534e:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005352:	e841 3200 	strex	r2, r3, [r1]
 8005356:	2a00      	cmp	r2, #0
 8005358:	d0e7      	beq.n	800532a <UART_Start_Receive_IT+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535a:	e851 3f00 	ldrex	r3, [r1]
 800535e:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	e841 3200 	strex	r2, r3, [r1]
 8005366:	2a00      	cmp	r2, #0
 8005368:	d1ef      	bne.n	800534a <UART_Start_Receive_IT+0x96>
 800536a:	e7de      	b.n	800532a <UART_Start_Receive_IT+0x76>
  UART_MASK_COMPUTATION(huart);
 800536c:	6901      	ldr	r1, [r0, #16]
 800536e:	2900      	cmp	r1, #0
 8005370:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8005374:	bf18      	it	ne
 8005376:	23ff      	movne	r3, #255	@ 0xff
 8005378:	e7ae      	b.n	80052d8 <UART_Start_Receive_IT+0x24>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800537a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 800537e:	4293      	cmp	r3, r2
 8005380:	d8c5      	bhi.n	800530e <UART_Start_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005382:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005386:	d011      	beq.n	80053ac <UART_Start_Receive_IT+0xf8>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005388:	4b17      	ldr	r3, [pc, #92]	@ (80053e8 <UART_Start_Receive_IT+0x134>)
 800538a:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800538c:	b98c      	cbnz	r4, 80053b2 <UART_Start_Receive_IT+0xfe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538e:	f101 0308 	add.w	r3, r1, #8
 8005392:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539a:	f101 0008 	add.w	r0, r1, #8
 800539e:	e840 3200 	strex	r2, r3, [r0]
 80053a2:	2a00      	cmp	r2, #0
 80053a4:	d1f3      	bne.n	800538e <UART_Start_Receive_IT+0xda>
}
 80053a6:	2000      	movs	r0, #0
 80053a8:	bc30      	pop	{r4, r5}
 80053aa:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ac:	b1ac      	cbz	r4, 80053da <UART_Start_Receive_IT+0x126>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80053ae:	4b0e      	ldr	r3, [pc, #56]	@ (80053e8 <UART_Start_Receive_IT+0x134>)
 80053b0:	6743      	str	r3, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b2:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ba:	e841 3200 	strex	r2, r3, [r1]
 80053be:	2a00      	cmp	r2, #0
 80053c0:	d0e5      	beq.n	800538e <UART_Start_Receive_IT+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c2:	e851 3f00 	ldrex	r3, [r1]
 80053c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	e841 3200 	strex	r2, r3, [r1]
 80053ce:	2a00      	cmp	r2, #0
 80053d0:	d1ef      	bne.n	80053b2 <UART_Start_Receive_IT+0xfe>
 80053d2:	e7dc      	b.n	800538e <UART_Start_Receive_IT+0xda>
 80053d4:	4b02      	ldr	r3, [pc, #8]	@ (80053e0 <UART_Start_Receive_IT+0x12c>)
 80053d6:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80053d8:	e79f      	b.n	800531a <UART_Start_Receive_IT+0x66>
 80053da:	4b04      	ldr	r3, [pc, #16]	@ (80053ec <UART_Start_Receive_IT+0x138>)
 80053dc:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80053de:	e7d6      	b.n	800538e <UART_Start_Receive_IT+0xda>
 80053e0:	0800489d 	.word	0x0800489d
 80053e4:	08004855 	.word	0x08004855
 80053e8:	080048e1 	.word	0x080048e1
 80053ec:	08004ac5 	.word	0x08004ac5

080053f0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop

080053f4 <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop

080053f8 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop

080053fc <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053fc:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005400:	2b01      	cmp	r3, #1
 8005402:	d017      	beq.n	8005434 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005404:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005406:	2324      	movs	r3, #36	@ 0x24
{
 8005408:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800540a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800540e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005410:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005412:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8005414:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005418:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 800541c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800541e:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005420:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005422:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8005426:	2220      	movs	r2, #32
 8005428:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 800542c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8005430:	4618      	mov	r0, r3
}
 8005432:	4770      	bx	lr
  __HAL_LOCK(huart);
 8005434:	2002      	movs	r0, #2
}
 8005436:	4770      	bx	lr

08005438 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005438:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 800543c:	2a01      	cmp	r2, #1
 800543e:	d037      	beq.n	80054b0 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8005440:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005442:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005444:	2024      	movs	r0, #36	@ 0x24
{
 8005446:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8005448:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800544c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800544e:	6810      	ldr	r0, [r2, #0]
 8005450:	f020 0001 	bic.w	r0, r0, #1
 8005454:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005456:	6890      	ldr	r0, [r2, #8]
 8005458:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 800545c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800545e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005460:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005462:	b310      	cbz	r0, 80054aa <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005464:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005466:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8005468:	4d12      	ldr	r5, [pc, #72]	@ (80054b4 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800546a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800546e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005472:	4911      	ldr	r1, [pc, #68]	@ (80054b8 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8005474:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005478:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800547c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8005480:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005484:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005486:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005488:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800548c:	fbb1 f1f5 	udiv	r1, r1, r5
 8005490:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8005494:	2100      	movs	r1, #0
 8005496:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800549a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800549c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800549e:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80054a2:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80054a4:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80054a8:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80054aa:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80054ac:	4608      	mov	r0, r1
 80054ae:	e7ef      	b.n	8005490 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80054b0:	2002      	movs	r0, #2
}
 80054b2:	4770      	bx	lr
 80054b4:	080055e0 	.word	0x080055e0
 80054b8:	080055e8 	.word	0x080055e8

080054bc <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80054bc:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80054c0:	2a01      	cmp	r2, #1
 80054c2:	d037      	beq.n	8005534 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80054c4:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054c6:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80054c8:	2024      	movs	r0, #36	@ 0x24
{
 80054ca:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80054cc:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054d0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80054d2:	6810      	ldr	r0, [r2, #0]
 80054d4:	f020 0001 	bic.w	r0, r0, #1
 80054d8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80054da:	6890      	ldr	r0, [r2, #8]
 80054dc:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80054e0:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80054e2:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80054e4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80054e6:	b310      	cbz	r0, 800552e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054e8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054ea:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80054ec:	4d12      	ldr	r5, [pc, #72]	@ (8005538 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054ee:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054f2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054f6:	4911      	ldr	r1, [pc, #68]	@ (800553c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80054f8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054fc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8005500:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8005504:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005508:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800550a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800550c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005510:	fbb1 f1f5 	udiv	r1, r1, r5
 8005514:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8005518:	2100      	movs	r1, #0
 800551a:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800551e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005520:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8005522:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8005526:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8005528:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 800552c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800552e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8005530:	4608      	mov	r0, r1
 8005532:	e7ef      	b.n	8005514 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8005534:	2002      	movs	r0, #2
}
 8005536:	4770      	bx	lr
 8005538:	080055e0 	.word	0x080055e0
 800553c:	080055e8 	.word	0x080055e8

08005540 <memset>:
 8005540:	4402      	add	r2, r0
 8005542:	4603      	mov	r3, r0
 8005544:	4293      	cmp	r3, r2
 8005546:	d100      	bne.n	800554a <memset+0xa>
 8005548:	4770      	bx	lr
 800554a:	f803 1b01 	strb.w	r1, [r3], #1
 800554e:	e7f9      	b.n	8005544 <memset+0x4>

08005550 <__libc_init_array>:
 8005550:	b570      	push	{r4, r5, r6, lr}
 8005552:	4d0d      	ldr	r5, [pc, #52]	@ (8005588 <__libc_init_array+0x38>)
 8005554:	4c0d      	ldr	r4, [pc, #52]	@ (800558c <__libc_init_array+0x3c>)
 8005556:	1b64      	subs	r4, r4, r5
 8005558:	10a4      	asrs	r4, r4, #2
 800555a:	2600      	movs	r6, #0
 800555c:	42a6      	cmp	r6, r4
 800555e:	d109      	bne.n	8005574 <__libc_init_array+0x24>
 8005560:	4d0b      	ldr	r5, [pc, #44]	@ (8005590 <__libc_init_array+0x40>)
 8005562:	4c0c      	ldr	r4, [pc, #48]	@ (8005594 <__libc_init_array+0x44>)
 8005564:	f000 f818 	bl	8005598 <_init>
 8005568:	1b64      	subs	r4, r4, r5
 800556a:	10a4      	asrs	r4, r4, #2
 800556c:	2600      	movs	r6, #0
 800556e:	42a6      	cmp	r6, r4
 8005570:	d105      	bne.n	800557e <__libc_init_array+0x2e>
 8005572:	bd70      	pop	{r4, r5, r6, pc}
 8005574:	f855 3b04 	ldr.w	r3, [r5], #4
 8005578:	4798      	blx	r3
 800557a:	3601      	adds	r6, #1
 800557c:	e7ee      	b.n	800555c <__libc_init_array+0xc>
 800557e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005582:	4798      	blx	r3
 8005584:	3601      	adds	r6, #1
 8005586:	e7f2      	b.n	800556e <__libc_init_array+0x1e>
 8005588:	080055f8 	.word	0x080055f8
 800558c:	080055f8 	.word	0x080055f8
 8005590:	080055f8 	.word	0x080055f8
 8005594:	080055fc 	.word	0x080055fc

08005598 <_init>:
 8005598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559a:	bf00      	nop
 800559c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559e:	bc08      	pop	{r3}
 80055a0:	469e      	mov	lr, r3
 80055a2:	4770      	bx	lr

080055a4 <_fini>:
 80055a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055a6:	bf00      	nop
 80055a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055aa:	bc08      	pop	{r3}
 80055ac:	469e      	mov	lr, r3
 80055ae:	4770      	bx	lr
