module FlipflopT(CLK, T, Q);

	input CLK, T;
	output reg Q;

	always @(posedge CLK) begin
		if(T) begin
		  Q = ~Q;
		end
	end


endmodule
