 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:22:54 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.15       0.15 f
  U899/Y (INVX8_LVT)                       0.10       0.25 r
  U502/Y (XOR2X1_LVT)                      0.16       0.41 f
  U499/Y (NOR2X0_LVT)                      0.11       0.52 r
  U1012/Y (OA21X1_LVT)                     0.08       0.60 r
  U1011/Y (OR2X1_LVT)                      0.07       0.67 r
  U1002/Y (NAND3X0_LVT)                    0.05       0.72 f
  U1030/Y (NAND3X0_LVT)                    0.06       0.78 r
  U1026/Y (NAND3X0_LVT)                    0.07       0.85 f
  U920/Y (INVX2_LVT)                       0.07       0.93 r
  U530/Y (OAI21X2_LVT)                     0.11       1.04 f
  U1644/Y (AO21X1_LVT)                     0.07       1.10 f
  U1645/Y (XNOR2X2_LVT)                    0.09       1.19 f
  U525/Y (NAND2X0_LVT)                     0.05       1.24 r
  U524/Y (NAND4X0_LVT)                     0.05       1.29 f
  Delay3_out1_reg[55]/D (DFFX1_LVT)        0.00       1.29 f
  data arrival time                                   1.29

  clock clk (rise edge)                    1.38       1.38
  clock network delay (ideal)              0.00       1.38
  Delay3_out1_reg[55]/CLK (DFFX1_LVT)      0.00       1.38 r
  library setup time                      -0.08       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
