// Seed: 3318239655
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  type_9(
      1'h0, id_0
  );
  logic id_5;
  assign id_5 = id_3;
  logic id_6;
  always @(posedge 1 or posedge id_5) begin
    id_4 <= 1;
  end
endmodule
