<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETHERNET SMART BRIDGE: Fpgaipm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETHERNET SMART BRIDGE
   </div>
   <div id="projectbrief">Alberto Carboni, Alessio Ciarci√†, Jacopo Grecuccio, Lorenzo Zaia</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Fpgaipm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Low-level APIs for CPU-FPGA communication in an IP-Manager-based environment.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f4xx_hal.h&quot;</code><br />
<code>#include &quot;stm32f4xx_hal_sram.h&quot;</code><br />
<code>#include &quot;stm32f4xx.h&quot;</code><br />
</div>
<p><a href="Fpgaipm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a096e2090694d6ebf73aff0fc9f3a8ad3"><td class="memItemLeft" align="right" valign="top"><a id="a096e2090694d6ebf73aff0fc9f3a8ad3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_UINT8</b>&#160;&#160;&#160;uint8_t</td></tr>
<tr class="separator:a096e2090694d6ebf73aff0fc9f3a8ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa988bac1cece7d8e64eb1a4a39d3fe1b"><td class="memItemLeft" align="right" valign="top"><a id="aa988bac1cece7d8e64eb1a4a39d3fe1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_UINT16</b>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="separator:aa988bac1cece7d8e64eb1a4a39d3fe1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a9485d2136a0c25cb1b99c76a9140d"><td class="memItemLeft" align="right" valign="top"><a id="ac4a9485d2136a0c25cb1b99c76a9140d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_BOOLEAN</b>&#160;&#160;&#160;int</td></tr>
<tr class="separator:ac4a9485d2136a0c25cb1b99c76a9140d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d019a8b56bb81373e40306352a005a"><td class="memItemLeft" align="right" valign="top"><a id="a48d019a8b56bb81373e40306352a005a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_SEM</b>&#160;&#160;&#160;FPGA_IPM_BOOLEAN</td></tr>
<tr class="separator:a48d019a8b56bb81373e40306352a005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3c5634ab0857d71ab7b5993c4b0a06"><td class="memItemLeft" align="right" valign="top"><a id="a1f3c5634ab0857d71ab7b5993c4b0a06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_CORE</b>&#160;&#160;&#160;FPGA_IPM_UINT8</td></tr>
<tr class="separator:a1f3c5634ab0857d71ab7b5993c4b0a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2bc361f9ed58310919b3d58a6fd6c4"><td class="memItemLeft" align="right" valign="top"><a id="a0a2bc361f9ed58310919b3d58a6fd6c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_ADDRESS</b>&#160;&#160;&#160;FPGA_IPM_UINT8</td></tr>
<tr class="separator:a0a2bc361f9ed58310919b3d58a6fd6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec3b9f6a5dcbec1f45fecfce75f7a1e"><td class="memItemLeft" align="right" valign="top"><a id="a4ec3b9f6a5dcbec1f45fecfce75f7a1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_DATA</b>&#160;&#160;&#160;FPGA_IPM_UINT16</td></tr>
<tr class="separator:a4ec3b9f6a5dcbec1f45fecfce75f7a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1674069c875346dd8302c43d72da7f6"><td class="memItemLeft" align="right" valign="top"><a id="af1674069c875346dd8302c43d72da7f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_OPCODE</b>&#160;&#160;&#160;FPGA_IPM_UINT8</td></tr>
<tr class="separator:af1674069c875346dd8302c43d72da7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3626e363cf0e30539636184e1f4b6a06"><td class="memItemLeft" align="right" valign="top"><a id="a3626e363cf0e30539636184e1f4b6a06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_CORE_MASK</b>&#160;&#160;&#160;0b1111111u</td></tr>
<tr class="separator:a3626e363cf0e30539636184e1f4b6a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee52038744c40bb2d83f4673023e59c0"><td class="memItemLeft" align="right" valign="top"><a id="aee52038744c40bb2d83f4673023e59c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_ADDRESS_MASK</b>&#160;&#160;&#160;0b111111u</td></tr>
<tr class="separator:aee52038744c40bb2d83f4673023e59c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41520b2a6386d474d5cb14f6c225091"><td class="memItemLeft" align="right" valign="top"><a id="ab41520b2a6386d474d5cb14f6c225091"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_OPCODE_MASK</b>&#160;&#160;&#160;0b111111u</td></tr>
<tr class="separator:ab41520b2a6386d474d5cb14f6c225091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4d5dc2826bab7a87a3eb11e7db6fff"><td class="memItemLeft" align="right" valign="top"><a id="acf4d5dc2826bab7a87a3eb11e7db6fff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_OPCODE_OFFSET</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:acf4d5dc2826bab7a87a3eb11e7db6fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78d566f224464ad91d28de31436c07b"><td class="memItemLeft" align="right" valign="top"><a id="ac78d566f224464ad91d28de31436c07b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_BEGIN_TRANSACTION</b>&#160;&#160;&#160;0b0000000010000000u</td></tr>
<tr class="separator:ac78d566f224464ad91d28de31436c07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c937a27235232223dd93cb334d35c"><td class="memItemLeft" align="right" valign="top"><a id="af78c937a27235232223dd93cb334d35c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_ACK</b>&#160;&#160;&#160;0b0000000100000000u</td></tr>
<tr class="separator:af78c937a27235232223dd93cb334d35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cffad0da80aef790201268340f3fc09"><td class="memItemLeft" align="right" valign="top"><a id="a2cffad0da80aef790201268340f3fc09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_INTERRUPT_MODE</b>&#160;&#160;&#160;0b0000001000000000u</td></tr>
<tr class="separator:a2cffad0da80aef790201268340f3fc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef597027b6437db69b84dab0202717b"><td class="memItemLeft" align="right" valign="top"><a id="a8ef597027b6437db69b84dab0202717b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA_IPM_SRAM_BASE_ADDR</b>&#160;&#160;&#160;0x60000000U</td></tr>
<tr class="separator:a8ef597027b6437db69b84dab0202717b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a35f091fb02d1d7e8dd7891b4091a29b8"><td class="memItemLeft" align="right" valign="top">FPGA_IPM_BOOLEAN&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Fpgaipm_8h.html#a35f091fb02d1d7e8dd7891b4091a29b8">FPGA_IPM_init</a> (void)</td></tr>
<tr class="memdesc:a35f091fb02d1d7e8dd7891b4091a29b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialise CPU-FPGA communication environment.  <a href="Fpgaipm_8h.html#a35f091fb02d1d7e8dd7891b4091a29b8">More...</a><br /></td></tr>
<tr class="separator:a35f091fb02d1d7e8dd7891b4091a29b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb5ab87646c9ce5c28cd57ddcb35153"><td class="memItemLeft" align="right" valign="top">FPGA_IPM_BOOLEAN&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Fpgaipm_8h.html#a6eb5ab87646c9ce5c28cd57ddcb35153">FPGA_IPM_open</a> (FPGA_IPM_CORE coreID, FPGA_IPM_OPCODE opcode, FPGA_IPM_BOOLEAN interruptMode, FPGA_IPM_BOOLEAN ack)</td></tr>
<tr class="memdesc:a6eb5ab87646c9ce5c28cd57ddcb35153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opens a transaction with a given IP core.  <a href="Fpgaipm_8h.html#a6eb5ab87646c9ce5c28cd57ddcb35153">More...</a><br /></td></tr>
<tr class="separator:a6eb5ab87646c9ce5c28cd57ddcb35153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8e16d3af94c051613d46c2ea554549"><td class="memItemLeft" align="right" valign="top">FPGA_IPM_BOOLEAN&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Fpgaipm_8h.html#a4d8e16d3af94c051613d46c2ea554549">FPGA_IPM_read</a> (FPGA_IPM_CORE coreID, FPGA_IPM_ADDRESS address, FPGA_IPM_DATA *dataPtr)</td></tr>
<tr class="memdesc:a4d8e16d3af94c051613d46c2ea554549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a 16-bit word from the buffer.  <a href="Fpgaipm_8h.html#a4d8e16d3af94c051613d46c2ea554549">More...</a><br /></td></tr>
<tr class="separator:a4d8e16d3af94c051613d46c2ea554549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade19111dab56f767b6c9f9e8db39e7cb"><td class="memItemLeft" align="right" valign="top">FPGA_IPM_BOOLEAN&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Fpgaipm_8h.html#ade19111dab56f767b6c9f9e8db39e7cb">FPGA_IPM_write</a> (FPGA_IPM_CORE coreID, FPGA_IPM_ADDRESS address, FPGA_IPM_DATA *dataPtr)</td></tr>
<tr class="memdesc:ade19111dab56f767b6c9f9e8db39e7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 16-bit word in the buffer.  <a href="Fpgaipm_8h.html#ade19111dab56f767b6c9f9e8db39e7cb">More...</a><br /></td></tr>
<tr class="separator:ade19111dab56f767b6c9f9e8db39e7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a0f7e77b3ea07746da7ffed9d6649b"><td class="memItemLeft" align="right" valign="top">FPGA_IPM_BOOLEAN&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Fpgaipm_8h.html#a63a0f7e77b3ea07746da7ffed9d6649b">FPGA_IPM_close</a> (FPGA_IPM_CORE coreID)</td></tr>
<tr class="memdesc:a63a0f7e77b3ea07746da7ffed9d6649b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Closes a transaction with a given IP core.  <a href="Fpgaipm_8h.html#a63a0f7e77b3ea07746da7ffed9d6649b">More...</a><br /></td></tr>
<tr class="separator:a63a0f7e77b3ea07746da7ffed9d6649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Low-level APIs for CPU-FPGA communication in an IP-Manager-based environment. </p>
<dl class="section author"><dt>Author</dt><dd>Alessandro Monaco, Simone Machetti, Gianluca Roascio, Flavio Ponzina </dd></dl>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a63a0f7e77b3ea07746da7ffed9d6649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a0f7e77b3ea07746da7ffed9d6649b">&#9670;&nbsp;</a></span>FPGA_IPM_close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPGA_IPM_BOOLEAN FPGA_IPM_close </td>
          <td>(</td>
          <td class="paramtype">FPGA_IPM_CORE&#160;</td>
          <td class="paramname"><em>coreID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Closes a transaction with a given IP core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">coreID</td><td>unique identifier/address of the core </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true (1) on success </dd></dl>

</div>
</div>
<a id="a35f091fb02d1d7e8dd7891b4091a29b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f091fb02d1d7e8dd7891b4091a29b8">&#9670;&nbsp;</a></span>FPGA_IPM_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPGA_IPM_BOOLEAN FPGA_IPM_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialise CPU-FPGA communication environment. </p>
<dl class="section return"><dt>Returns</dt><dd>true (1) on success </dd></dl>
<p>Perform the FPGA CS1 memory initialization sequence</p>
<p>Perform the FPGA CS2 memory initialization sequence</p>
<p>FMC GPIO Configuration PF0 ---&mdash;&gt; FMC_A0 PF1 ---&mdash;&gt; FMC_A1 PF2 ---&mdash;&gt; FMC_A2 PF3 ---&mdash;&gt; FMC_A3 PF4 ---&mdash;&gt; FMC_A4 PF5 ---&mdash;&gt; FMC_A5 PE7 ---&mdash;&gt; FMC_D4 PE8 ---&mdash;&gt; FMC_D5 PE9 ---&mdash;&gt; FMC_D6 PE10 ---&mdash;&gt; FMC_D7 PE11 ---&mdash;&gt; FMC_D8 PE12 ---&mdash;&gt; FMC_D9 PE13 ---&mdash;&gt; FMC_D10 PE14 ---&mdash;&gt; FMC_D11 PE15 ---&mdash;&gt; FMC_D12 PD8 ---&mdash;&gt; FMC_D13 PD9 ---&mdash;&gt; FMC_D14 PD10 ---&mdash;&gt; FMC_D15 PD14 ---&mdash;&gt; FMC_D0 PD15 ---&mdash;&gt; FMC_D1 PD0 ---&mdash;&gt; FMC_D2 PD1 ---&mdash;&gt; FMC_D3 PD4 ---&mdash;&gt; FMC_NOE PD5 ---&mdash;&gt; FMC_NWE PD7 ---&mdash;&gt; FMC_NE1 PG9 ---&mdash;&gt; FMC_NE2</p>

</div>
</div>
<a id="a6eb5ab87646c9ce5c28cd57ddcb35153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb5ab87646c9ce5c28cd57ddcb35153">&#9670;&nbsp;</a></span>FPGA_IPM_open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPGA_IPM_BOOLEAN FPGA_IPM_open </td>
          <td>(</td>
          <td class="paramtype">FPGA_IPM_CORE&#160;</td>
          <td class="paramname"><em>coreID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_OPCODE&#160;</td>
          <td class="paramname"><em>opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_BOOLEAN&#160;</td>
          <td class="paramname"><em>interruptMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_BOOLEAN&#160;</td>
          <td class="paramname"><em>ack</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Opens a transaction with a given IP core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">coreID</td><td>unique identifier/address of the core </td></tr>
    <tr><td class="paramname">opcode</td><td>operative code to be sent to the core </td></tr>
    <tr><td class="paramname">interruptMode</td><td>to be set at 1 if the transaction is in interrupt mode, at 0 if it is in polling mode </td></tr>
    <tr><td class="paramname">ack</td><td>to be set at 1 if the transaction is an acknowledge transaction, at 0 if it is not </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true (1) on success </dd></dl>

</div>
</div>
<a id="a4d8e16d3af94c051613d46c2ea554549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8e16d3af94c051613d46c2ea554549">&#9670;&nbsp;</a></span>FPGA_IPM_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPGA_IPM_BOOLEAN FPGA_IPM_read </td>
          <td>(</td>
          <td class="paramtype">FPGA_IPM_CORE&#160;</td>
          <td class="paramname"><em>coreID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_ADDRESS&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_DATA *&#160;</td>
          <td class="paramname"><em>dataPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads a 16-bit word from the buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">coreID</td><td>unique identifier/address of the core </td></tr>
    <tr><td class="paramname">address</td><td>memory offset within the buffer (from 0x01 (1) to 0x3F (63)) </td></tr>
    <tr><td class="paramname">dataPtr</td><td>pointer to be filled with the data read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true (1) on success </dd></dl>

</div>
</div>
<a id="ade19111dab56f767b6c9f9e8db39e7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade19111dab56f767b6c9f9e8db39e7cb">&#9670;&nbsp;</a></span>FPGA_IPM_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPGA_IPM_BOOLEAN FPGA_IPM_write </td>
          <td>(</td>
          <td class="paramtype">FPGA_IPM_CORE&#160;</td>
          <td class="paramname"><em>coreID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_ADDRESS&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPGA_IPM_DATA *&#160;</td>
          <td class="paramname"><em>dataPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes a 16-bit word in the buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">coreID</td><td>unique identifier/address of the core </td></tr>
    <tr><td class="paramname">address</td><td>memory offset within the buffer (from 0x01 (1) to 0x3F (63)) </td></tr>
    <tr><td class="paramname">dataPtr</td><td>pointer to the data to be written </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true (1) on success </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
