--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr
chip.pcf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
i2c_addr_bits<0>|    1.523(R)|      SLOW  |    0.588(R)|      SLOW  |clk_BUFGP         |   0.000|
i2c_addr_bits<1>|    2.023(R)|      SLOW  |    0.173(R)|      SLOW  |clk_BUFGP         |   0.000|
i2c_addr_bits<2>|    2.349(R)|      SLOW  |   -0.089(R)|      SLOW  |clk_BUFGP         |   0.000|
i2c_scl         |    0.837(R)|      FAST  |    1.635(R)|      SLOW  |clk_BUFGP         |   0.000|
i2c_sda_in      |   -0.140(R)|      FAST  |    2.036(R)|      SLOW  |clk_BUFGP         |   0.000|
i2si_sck        |    0.212(R)|      FAST  |    1.513(R)|      SLOW  |clk_BUFGP         |   0.000|
i2si_sd         |   -0.126(R)|      FAST  |    2.037(R)|      SLOW  |clk_BUFGP         |   0.000|
i2si_ws         |   -0.318(R)|      FAST  |    2.288(R)|      SLOW  |clk_BUFGP         |   0.000|
rst_n           |    5.000(R)|      SLOW  |    1.475(R)|      SLOW  |clk_BUFGP         |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
i2c_sda_out |         9.237(R)|      SLOW  |         4.105(R)|      FAST  |clk_BUFGP         |   0.000|
i2so_sck    |         8.777(R)|      SLOW  |         3.837(R)|      FAST  |clk_BUFGP         |   0.000|
i2so_sd     |         8.887(R)|      SLOW  |         3.868(R)|      FAST  |clk_BUFGP         |   0.000|
i2so_ws     |         9.284(R)|      SLOW  |         4.133(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.998|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 29 20:02:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1220 MB



