# systolic-array
RTL design and simulation of a parameterizable systolic array  
