Classic Timing Analyzer report for Lab5
Tue Oct 13 15:32:06 2015
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.401 ns   ; datab[0] ; output[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To        ;
+-------+-------------------+-----------------+----------+-----------+
; N/A   ; None              ; 15.401 ns       ; datab[0] ; output[6] ;
; N/A   ; None              ; 15.380 ns       ; datab[5] ; output[6] ;
; N/A   ; None              ; 15.360 ns       ; datab[3] ; output[6] ;
; N/A   ; None              ; 15.348 ns       ; datab[2] ; output[6] ;
; N/A   ; None              ; 15.325 ns       ; datab[1] ; output[6] ;
; N/A   ; None              ; 15.079 ns       ; datab[4] ; output[6] ;
; N/A   ; None              ; 14.941 ns       ; dataa[4] ; output[6] ;
; N/A   ; None              ; 14.587 ns       ; datab[0] ; output[7] ;
; N/A   ; None              ; 14.566 ns       ; datab[5] ; output[7] ;
; N/A   ; None              ; 14.546 ns       ; datab[3] ; output[7] ;
; N/A   ; None              ; 14.534 ns       ; datab[2] ; output[7] ;
; N/A   ; None              ; 14.511 ns       ; datab[1] ; output[7] ;
; N/A   ; None              ; 14.498 ns       ; dataa[0] ; output[6] ;
; N/A   ; None              ; 14.419 ns       ; dataa[2] ; output[6] ;
; N/A   ; None              ; 14.397 ns       ; dataa[5] ; output[6] ;
; N/A   ; None              ; 14.265 ns       ; datab[4] ; output[7] ;
; N/A   ; None              ; 14.201 ns       ; dataa[1] ; output[6] ;
; N/A   ; None              ; 14.127 ns       ; dataa[4] ; output[7] ;
; N/A   ; None              ; 14.067 ns       ; dataa[3] ; output[6] ;
; N/A   ; None              ; 14.047 ns       ; datab[6] ; output[6] ;
; N/A   ; None              ; 13.684 ns       ; dataa[0] ; output[7] ;
; N/A   ; None              ; 13.605 ns       ; dataa[2] ; output[7] ;
; N/A   ; None              ; 13.583 ns       ; dataa[5] ; output[7] ;
; N/A   ; None              ; 13.550 ns       ; datab[6] ; output[7] ;
; N/A   ; None              ; 13.521 ns       ; dataa[6] ; output[6] ;
; N/A   ; None              ; 13.387 ns       ; dataa[1] ; output[7] ;
; N/A   ; None              ; 13.253 ns       ; dataa[3] ; output[7] ;
; N/A   ; None              ; 13.023 ns       ; dataa[6] ; output[7] ;
; N/A   ; None              ; 12.573 ns       ; dataa[7] ; output[7] ;
; N/A   ; None              ; 12.536 ns       ; datab[0] ; output[5] ;
; N/A   ; None              ; 12.495 ns       ; datab[3] ; output[5] ;
; N/A   ; None              ; 12.483 ns       ; datab[2] ; output[5] ;
; N/A   ; None              ; 12.460 ns       ; datab[1] ; output[5] ;
; N/A   ; None              ; 12.214 ns       ; datab[4] ; output[5] ;
; N/A   ; None              ; 12.203 ns       ; datab[5] ; output[5] ;
; N/A   ; None              ; 12.076 ns       ; dataa[4] ; output[5] ;
; N/A   ; None              ; 11.685 ns       ; add_sub  ; output[6] ;
; N/A   ; None              ; 11.666 ns       ; datab[0] ; output[3] ;
; N/A   ; None              ; 11.633 ns       ; dataa[0] ; output[5] ;
; N/A   ; None              ; 11.613 ns       ; datab[2] ; output[3] ;
; N/A   ; None              ; 11.590 ns       ; datab[1] ; output[3] ;
; N/A   ; None              ; 11.567 ns       ; datab[0] ; output[4] ;
; N/A   ; None              ; 11.554 ns       ; dataa[2] ; output[5] ;
; N/A   ; None              ; 11.526 ns       ; datab[3] ; output[4] ;
; N/A   ; None              ; 11.514 ns       ; datab[2] ; output[4] ;
; N/A   ; None              ; 11.491 ns       ; datab[1] ; output[4] ;
; N/A   ; None              ; 11.429 ns       ; datab[0] ; output[0] ;
; N/A   ; None              ; 11.336 ns       ; dataa[1] ; output[5] ;
; N/A   ; None              ; 11.321 ns       ; datab[0] ; output[1] ;
; N/A   ; None              ; 11.308 ns       ; datab[3] ; output[3] ;
; N/A   ; None              ; 11.217 ns       ; dataa[5] ; output[5] ;
; N/A   ; None              ; 11.202 ns       ; dataa[3] ; output[5] ;
; N/A   ; None              ; 11.151 ns       ; datab[0] ; output[2] ;
; N/A   ; None              ; 11.075 ns       ; datab[1] ; output[2] ;
; N/A   ; None              ; 10.933 ns       ; datab[1] ; output[1] ;
; N/A   ; None              ; 10.930 ns       ; datab[4] ; output[4] ;
; N/A   ; None              ; 10.871 ns       ; add_sub  ; output[7] ;
; N/A   ; None              ; 10.795 ns       ; dataa[4] ; output[4] ;
; N/A   ; None              ; 10.786 ns       ; datab[2] ; output[2] ;
; N/A   ; None              ; 10.763 ns       ; dataa[0] ; output[3] ;
; N/A   ; None              ; 10.684 ns       ; dataa[2] ; output[3] ;
; N/A   ; None              ; 10.664 ns       ; dataa[0] ; output[4] ;
; N/A   ; None              ; 10.585 ns       ; dataa[2] ; output[4] ;
; N/A   ; None              ; 10.521 ns       ; dataa[0] ; output[0] ;
; N/A   ; None              ; 10.466 ns       ; dataa[1] ; output[3] ;
; N/A   ; None              ; 10.418 ns       ; dataa[0] ; output[1] ;
; N/A   ; None              ; 10.367 ns       ; dataa[1] ; output[4] ;
; N/A   ; None              ; 10.248 ns       ; dataa[0] ; output[2] ;
; N/A   ; None              ; 10.233 ns       ; dataa[3] ; output[4] ;
; N/A   ; None              ; 10.020 ns       ; dataa[3] ; output[3] ;
; N/A   ; None              ; 9.951 ns        ; dataa[1] ; output[2] ;
; N/A   ; None              ; 9.852 ns        ; dataa[2] ; output[2] ;
; N/A   ; None              ; 9.806 ns        ; dataa[1] ; output[1] ;
; N/A   ; None              ; 9.333 ns        ; datab[7] ; output[7] ;
; N/A   ; None              ; 8.820 ns        ; add_sub  ; output[5] ;
; N/A   ; None              ; 7.900 ns        ; add_sub  ; output[3] ;
; N/A   ; None              ; 7.801 ns        ; add_sub  ; output[4] ;
; N/A   ; None              ; 7.663 ns        ; add_sub  ; output[0] ;
; N/A   ; None              ; 7.555 ns        ; add_sub  ; output[1] ;
; N/A   ; None              ; 7.385 ns        ; add_sub  ; output[2] ;
+-------+-------------------+-----------------+----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 13 15:32:06 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "datab[0]" to destination pin "output[6]" is 15.401 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_E12; Fanout = 1; PIN Node = 'datab[0]'
    Info: 2: + IC(5.304 ns) + CELL(0.438 ns) = 6.582 ns; Loc. = LCCOMB_X17_Y32_N22; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~7'
    Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 7.226 ns; Loc. = LCCOMB_X17_Y32_N2; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~3'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.297 ns; Loc. = LCCOMB_X17_Y32_N4; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~5'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.368 ns; Loc. = LCCOMB_X17_Y32_N6; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~7'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.439 ns; Loc. = LCCOMB_X17_Y32_N8; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~9'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.510 ns; Loc. = LCCOMB_X17_Y32_N10; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~11'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.581 ns; Loc. = LCCOMB_X17_Y32_N12; Fanout = 2; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~13'
    Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 7.991 ns; Loc. = LCCOMB_X17_Y32_N14; Fanout = 1; COMB Node = 'my_megafunction:inst|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~14'
    Info: 10: + IC(4.622 ns) + CELL(2.788 ns) = 15.401 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'output[6]'
    Info: Total cell delay = 5.224 ns ( 33.92 % )
    Info: Total interconnect delay = 10.177 ns ( 66.08 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 220 megabytes
    Info: Processing ended: Tue Oct 13 15:32:06 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


