
STM32F103C8T6_BluetoothLE_ECG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080029ac  080029ac  000129ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a10  08002a10  00020140  2**0
                  CONTENTS
  4 .ARM          00000000  08002a10  08002a10  00020140  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a10  08002a10  00020140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a10  08002a10  00012a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a14  08002a14  00012a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000140  20000000  08002a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  20000140  08002b58  00020140  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  08002b58  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001004c  00000000  00000000  00020169  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002262  00000000  00000000  000301b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00008d09  00000000  00000000  00032417  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000cd0  00000000  00000000  0003b120  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000c88  00000000  00000000  0003bdf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00014e7f  00000000  00000000  0003ca78  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000a41f  00000000  00000000  000518f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00075caa  00000000  00000000  0005bd16  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000d19c0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002274  00000000  00000000  000d1a3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000140 	.word	0x20000140
 8000128:	00000000 	.word	0x00000000
 800012c:	08002994 	.word	0x08002994

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000144 	.word	0x20000144
 8000148:	08002994 	.word	0x08002994

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000160:	2400      	movs	r4, #0
 8000162:	9404      	str	r4, [sp, #16]
 8000164:	9405      	str	r4, [sp, #20]
 8000166:	9406      	str	r4, [sp, #24]
 8000168:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800016a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800016e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000172:	699a      	ldr	r2, [r3, #24]
 8000174:	f042 0210 	orr.w	r2, r2, #16
 8000178:	619a      	str	r2, [r3, #24]
 800017a:	699a      	ldr	r2, [r3, #24]
 800017c:	f002 0210 	and.w	r2, r2, #16
 8000180:	9201      	str	r2, [sp, #4]
 8000182:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000184:	699a      	ldr	r2, [r3, #24]
 8000186:	f042 0220 	orr.w	r2, r2, #32
 800018a:	619a      	str	r2, [r3, #24]
 800018c:	699a      	ldr	r2, [r3, #24]
 800018e:	f002 0220 	and.w	r2, r2, #32
 8000192:	9202      	str	r2, [sp, #8]
 8000194:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000196:	699a      	ldr	r2, [r3, #24]
 8000198:	f042 0204 	orr.w	r2, r2, #4
 800019c:	619a      	str	r2, [r3, #24]
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	9303      	str	r3, [sp, #12]
 80001a6:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80001a8:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80001ac:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80001b0:	2201      	movs	r2, #1
 80001b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001b6:	4628      	mov	r0, r5
 80001b8:	f001 fa6b 	bl	8001692 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BluetoothReset_GPIO_Port, BluetoothReset_Pin, GPIO_PIN_RESET);
 80001bc:	4622      	mov	r2, r4
 80001be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001c2:	4628      	mov	r0, r5
 80001c4:	f001 fa65 	bl	8001692 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin BluetoothReset_Pin */
  GPIO_InitStruct.Pin = LED_Pin|BluetoothReset_Pin;
 80001c8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80001cc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ce:	2301      	movs	r3, #1
 80001d0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001d4:	2303      	movs	r3, #3
 80001d6:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80001d8:	a904      	add	r1, sp, #16
 80001da:	4628      	mov	r0, r5
 80001dc:	f001 f941 	bl	8001462 <HAL_GPIO_Init>

}
 80001e0:	b009      	add	sp, #36	; 0x24
 80001e2:	bd30      	pop	{r4, r5, pc}

080001e4 <MX_DMA_Init>:
{
 80001e4:	b500      	push	{lr}
 80001e6:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80001e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80001ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80001f0:	695a      	ldr	r2, [r3, #20]
 80001f2:	f042 0201 	orr.w	r2, r2, #1
 80001f6:	615a      	str	r2, [r3, #20]
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	f003 0301 	and.w	r3, r3, #1
 80001fe:	9301      	str	r3, [sp, #4]
 8000200:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000202:	2200      	movs	r2, #0
 8000204:	4611      	mov	r1, r2
 8000206:	200b      	movs	r0, #11
 8000208:	f000 ff38 	bl	800107c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800020c:	200b      	movs	r0, #11
 800020e:	f000 ff6b 	bl	80010e8 <HAL_NVIC_EnableIRQ>
}
 8000212:	b003      	add	sp, #12
 8000214:	f85d fb04 	ldr.w	pc, [sp], #4

08000218 <MX_USART2_UART_Init>:
{
 8000218:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 800021a:	f240 2014 	movw	r0, #532	; 0x214
 800021e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000222:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8000226:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800022a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800022c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000230:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000232:	2300      	movs	r3, #0
 8000234:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000236:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000238:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800023a:	220c      	movs	r2, #12
 800023c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800023e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000240:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000242:	f002 f98d 	bl	8002560 <HAL_UART_Init>
}
 8000246:	bd08      	pop	{r3, pc}

08000248 <MX_TIM2_Init>:
{
 8000248:	b530      	push	{r4, r5, lr}
 800024a:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800024c:	2500      	movs	r5, #0
 800024e:	9502      	str	r5, [sp, #8]
 8000250:	9503      	str	r5, [sp, #12]
 8000252:	9504      	str	r5, [sp, #16]
 8000254:	9505      	str	r5, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000256:	9500      	str	r5, [sp, #0]
 8000258:	9501      	str	r5, [sp, #4]
  htim2.Instance = TIM2;
 800025a:	f240 14d4 	movw	r4, #468	; 0x1d4
 800025e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000262:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000266:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 1033;
 8000268:	f240 4309 	movw	r3, #1033	; 0x409
 800026c:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800026e:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 1088;
 8000270:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8000274:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000276:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000278:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800027a:	4620      	mov	r0, r4
 800027c:	f001 ffdd 	bl	800223a <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000280:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000284:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000286:	a902      	add	r1, sp, #8
 8000288:	4620      	mov	r0, r4
 800028a:	f001 fffa 	bl	8002282 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800028e:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000290:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000292:	4669      	mov	r1, sp
 8000294:	4620      	mov	r0, r4
 8000296:	f002 f861 	bl	800235c <HAL_TIMEx_MasterConfigSynchronization>
}
 800029a:	b007      	add	sp, #28
 800029c:	bd30      	pop	{r4, r5, pc}

0800029e <MX_ADC1_Init>:
{
 800029e:	b530      	push	{r4, r5, lr}
 80002a0:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80002a2:	2300      	movs	r3, #0
 80002a4:	9301      	str	r3, [sp, #4]
 80002a6:	9302      	str	r3, [sp, #8]
 80002a8:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 80002aa:	f240 1460 	movw	r4, #352	; 0x160
 80002ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80002b2:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 80002b6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80002ba:	6022      	str	r2, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002bc:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002be:	2501      	movs	r5, #1
 80002c0:	7325      	strb	r5, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002c2:	7523      	strb	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002c4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80002c8:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002ca:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002cc:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002ce:	4620      	mov	r0, r4
 80002d0:	f000 fe35 	bl	8000f3e <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_1;
 80002d4:	9501      	str	r5, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002d6:	9502      	str	r5, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80002d8:	2307      	movs	r3, #7
 80002da:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002dc:	a901      	add	r1, sp, #4
 80002de:	4620      	mov	r0, r4
 80002e0:	f000 fbfa 	bl	8000ad8 <HAL_ADC_ConfigChannel>
}
 80002e4:	b005      	add	sp, #20
 80002e6:	bd30      	pop	{r4, r5, pc}

080002e8 <SystemClock_Config>:
{
 80002e8:	b530      	push	{r4, r5, lr}
 80002ea:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ec:	2400      	movs	r4, #0
 80002ee:	940c      	str	r4, [sp, #48]	; 0x30
 80002f0:	940d      	str	r4, [sp, #52]	; 0x34
 80002f2:	940f      	str	r4, [sp, #60]	; 0x3c
 80002f4:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002f6:	9405      	str	r4, [sp, #20]
 80002f8:	9406      	str	r4, [sp, #24]
 80002fa:	9407      	str	r4, [sp, #28]
 80002fc:	9408      	str	r4, [sp, #32]
 80002fe:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000300:	9401      	str	r4, [sp, #4]
 8000302:	9402      	str	r4, [sp, #8]
 8000304:	9403      	str	r4, [sp, #12]
 8000306:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000308:	2201      	movs	r2, #1
 800030a:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800030c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000310:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000312:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000314:	2502      	movs	r5, #2
 8000316:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000318:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800031a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800031e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000320:	a80a      	add	r0, sp, #40	; 0x28
 8000322:	f001 f9d4 	bl	80016ce <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	230f      	movs	r3, #15
 8000328:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032a:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032c:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800032e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000332:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000334:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000336:	4629      	mov	r1, r5
 8000338:	a805      	add	r0, sp, #20
 800033a:	f001 fc82 	bl	8001c42 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800033e:	9501      	str	r5, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000340:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000344:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000346:	a801      	add	r0, sp, #4
 8000348:	f001 fd84 	bl	8001e54 <HAL_RCCEx_PeriphCLKConfig>
}
 800034c:	b015      	add	sp, #84	; 0x54
 800034e:	bd30      	pop	{r4, r5, pc}

08000350 <main>:
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	b0d9      	sub	sp, #356	; 0x164
  HAL_Init();
 8000354:	f000 fac1 	bl	80008da <HAL_Init>
  SystemClock_Config();
 8000358:	f7ff ffc6 	bl	80002e8 <SystemClock_Config>
  MX_GPIO_Init();
 800035c:	f7ff fefe 	bl	800015c <MX_GPIO_Init>
  MX_DMA_Init();
 8000360:	f7ff ff40 	bl	80001e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000364:	f7ff ff58 	bl	8000218 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000368:	f7ff ff6e 	bl	8000248 <MX_TIM2_Init>
  MX_ADC1_Init();
 800036c:	f7ff ff97 	bl	800029e <MX_ADC1_Init>
  HAL_Delay(200);
 8000370:	20c8      	movs	r0, #200	; 0xc8
 8000372:	f000 fad8 	bl	8000926 <HAL_Delay>
  HAL_GPIO_WritePin(BluetoothReset_GPIO_Port, BluetoothReset_Pin, SET);
 8000376:	2201      	movs	r2, #1
 8000378:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800037c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000380:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000384:	f001 f985 	bl	8001692 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8000388:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800038c:	f000 facb 	bl	8000926 <HAL_Delay>
  __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 8000390:	f240 2414 	movw	r4, #532	; 0x214
 8000394:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000398:	6822      	ldr	r2, [r4, #0]
 800039a:	68d3      	ldr	r3, [r2, #12]
 800039c:	f023 0320 	bic.w	r3, r3, #32
 80003a0:	60d3      	str	r3, [r2, #12]
  HAL_ADC_Start_DMA(&hadc1, &ADC_value, 1);
 80003a2:	f240 1560 	movw	r5, #352	; 0x160
 80003a6:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80003aa:	2201      	movs	r2, #1
 80003ac:	f240 2154 	movw	r1, #596	; 0x254
 80003b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80003b4:	4628      	mov	r0, r5
 80003b6:	f000 fcf3 	bl	8000da0 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_IT(&hadc1);
 80003ba:	4628      	mov	r0, r5
 80003bc:	f000 fc6c 	bl	8000c98 <HAL_ADC_Start_IT>
  HAL_UART_Transmit(&huart2, (uint8_t*)"AT+NAMEBlue ECG", strlen("AT+NAMEBlue ECG"), 500);
 80003c0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80003c4:	220f      	movs	r2, #15
 80003c6:	f642 11c0 	movw	r1, #10688	; 0x29c0
 80003ca:	f6c0 0100 	movt	r1, #2048	; 0x800
 80003ce:	4620      	mov	r0, r4
 80003d0:	f002 f8f5 	bl	80025be <HAL_UART_Transmit>
  HAL_Delay(1000);
 80003d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003d8:	f000 faa5 	bl	8000926 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim2);
 80003dc:	f240 10d4 	movw	r0, #468	; 0x1d4
 80003e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003e4:	f001 fe0e 	bl	8002004 <HAL_TIM_Base_Start_IT>
  memset(ADC_Values, 0, sizeof(ADC_Values));
 80003e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003ec:	2100      	movs	r1, #0
 80003ee:	f240 2058 	movw	r0, #600	; 0x258
 80003f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003f6:	f002 fa87 	bl	8002908 <memset>
  for(int i=0; i<4; i++)
 80003fa:	2300      	movs	r3, #0
 80003fc:	2b03      	cmp	r3, #3
 80003fe:	dc65      	bgt.n	80004cc <main+0x17c>
	  ADC_Values[i][64] = '\n';
 8000400:	f240 2158 	movw	r1, #600	; 0x258
 8000404:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000408:	1c5a      	adds	r2, r3, #1
 800040a:	01d2      	lsls	r2, r2, #7
 800040c:	200a      	movs	r0, #10
 800040e:	5288      	strh	r0, [r1, r2]
	  for(int x=0; x<64; x++)
 8000410:	2200      	movs	r2, #0
 8000412:	e002      	b.n	800041a <main+0xca>
		  else if(ADC_Values[i][x] == 10)
 8000414:	290a      	cmp	r1, #10
 8000416:	d017      	beq.n	8000448 <main+0xf8>
	  for(int x=0; x<64; x++)
 8000418:	3201      	adds	r2, #1
 800041a:	2a3f      	cmp	r2, #63	; 0x3f
 800041c:	dc1e      	bgt.n	800045c <main+0x10c>
		  ADC_Values[i][x] = ECG[x+64*i]/2;
 800041e:	eb02 1083 	add.w	r0, r2, r3, lsl #6
 8000422:	f240 0100 	movw	r1, #0
 8000426:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800042a:	5c09      	ldrb	r1, [r1, r0]
 800042c:	0849      	lsrs	r1, r1, #1
 800042e:	f240 2458 	movw	r4, #600	; 0x258
 8000432:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000436:	f824 1010 	strh.w	r1, [r4, r0, lsl #1]
		  if(ADC_Values[i][x] == 0)
 800043a:	2900      	cmp	r1, #0
 800043c:	d1ea      	bne.n	8000414 <main+0xc4>
			  ADC_Values[i][x] = 1;
 800043e:	4621      	mov	r1, r4
 8000440:	2401      	movs	r4, #1
 8000442:	f821 4010 	strh.w	r4, [r1, r0, lsl #1]
 8000446:	e7e7      	b.n	8000418 <main+0xc8>
			  ADC_Values[i][x] = 11;
 8000448:	f240 2158 	movw	r1, #600	; 0x258
 800044c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000450:	eb02 1083 	add.w	r0, r2, r3, lsl #6
 8000454:	240b      	movs	r4, #11
 8000456:	f821 4010 	strh.w	r4, [r1, r0, lsl #1]
 800045a:	e7dd      	b.n	8000418 <main+0xc8>
  for(int i=0; i<4; i++)
 800045c:	3301      	adds	r3, #1
 800045e:	e7cd      	b.n	80003fc <main+0xac>
					itoa(ADC_Values[3][i], &sendBuffer[strlen(sendBuffer)], 10);
 8000460:	f240 2358 	movw	r3, #600	; 0x258
 8000464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000468:	f104 02c0 	add.w	r2, r4, #192	; 0xc0
 800046c:	f833 5012 	ldrh.w	r5, [r3, r2, lsl #1]
 8000470:	4668      	mov	r0, sp
 8000472:	f7ff fe6b 	bl	800014c <strlen>
 8000476:	220a      	movs	r2, #10
 8000478:	eb0d 0100 	add.w	r1, sp, r0
 800047c:	4628      	mov	r0, r5
 800047e:	f002 fa41 	bl	8002904 <itoa>
					sendBuffer[strlen(sendBuffer)] = ',';
 8000482:	4668      	mov	r0, sp
 8000484:	f7ff fe62 	bl	800014c <strlen>
 8000488:	232c      	movs	r3, #44	; 0x2c
 800048a:	f80d 3000 	strb.w	r3, [sp, r0]
				for(int i=0; i<64; i++)
 800048e:	3401      	adds	r4, #1
 8000490:	2c3f      	cmp	r4, #63	; 0x3f
 8000492:	dde5      	ble.n	8000460 <main+0x110>
			sendBuffer[strlen(sendBuffer)-1] = '\n';
 8000494:	4668      	mov	r0, sp
 8000496:	f7ff fe59 	bl	800014c <strlen>
 800049a:	3801      	subs	r0, #1
 800049c:	230a      	movs	r3, #10
 800049e:	f80d 3000 	strb.w	r3, [sp, r0]
			HAL_UART_Transmit(&huart2, (uint8_t*)sendBuffer, strlen(sendBuffer), 200);
 80004a2:	4668      	mov	r0, sp
 80004a4:	f7ff fe52 	bl	800014c <strlen>
 80004a8:	23c8      	movs	r3, #200	; 0xc8
 80004aa:	b282      	uxth	r2, r0
 80004ac:	4669      	mov	r1, sp
 80004ae:	f240 2014 	movw	r0, #532	; 0x214
 80004b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80004b6:	f002 f882 	bl	80025be <HAL_UART_Transmit>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, SET);
 80004ba:	2201      	movs	r2, #1
 80004bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80004c4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80004c8:	f001 f8e3 	bl	8001692 <HAL_GPIO_WritePin>
	  if(send_flag == 1)
 80004cc:	f240 135d 	movw	r3, #349	; 0x15d
 80004d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	2b01      	cmp	r3, #1
 80004d8:	d1f8      	bne.n	80004cc <main+0x17c>
		  send_flag = 0;
 80004da:	f240 135d 	movw	r3, #349	; 0x15d
 80004de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004e2:	2400      	movs	r4, #0
 80004e4:	701c      	strb	r4, [r3, #0]
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, RESET);
 80004e6:	4622      	mov	r2, r4
 80004e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ec:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80004f0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80004f4:	f001 f8cd 	bl	8001692 <HAL_GPIO_WritePin>
		  memset(sendBuffer, 0, sizeof(sendBuffer));
 80004f8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80004fc:	4621      	mov	r1, r4
 80004fe:	4668      	mov	r0, sp
 8000500:	f002 fa02 	bl	8002908 <memset>
			if(stream_index == 0)
 8000504:	f240 135e 	movw	r3, #350	; 0x15e
 8000508:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	b9fb      	cbnz	r3, 8000550 <main+0x200>
				for(int i=0; i<64; i++)
 8000510:	2400      	movs	r4, #0
 8000512:	e7bd      	b.n	8000490 <main+0x140>
					itoa(ADC_Values[stream_index-1][i], &sendBuffer[strlen(sendBuffer)], 10);
 8000514:	f240 135e 	movw	r3, #350	; 0x15e
 8000518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	3b01      	subs	r3, #1
 8000520:	f240 2258 	movw	r2, #600	; 0x258
 8000524:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000528:	eb04 1383 	add.w	r3, r4, r3, lsl #6
 800052c:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8000530:	4668      	mov	r0, sp
 8000532:	f7ff fe0b 	bl	800014c <strlen>
 8000536:	220a      	movs	r2, #10
 8000538:	eb0d 0100 	add.w	r1, sp, r0
 800053c:	4628      	mov	r0, r5
 800053e:	f002 f9e1 	bl	8002904 <itoa>
					sendBuffer[strlen(sendBuffer)] = ',';
 8000542:	4668      	mov	r0, sp
 8000544:	f7ff fe02 	bl	800014c <strlen>
 8000548:	232c      	movs	r3, #44	; 0x2c
 800054a:	f80d 3000 	strb.w	r3, [sp, r0]
				for(int i=0; i<64; i++)
 800054e:	3401      	adds	r4, #1
 8000550:	2c3f      	cmp	r4, #63	; 0x3f
 8000552:	dddf      	ble.n	8000514 <main+0x1c4>
 8000554:	e79e      	b.n	8000494 <main+0x144>

08000556 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000556:	4770      	bx	lr

08000558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000558:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800055a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800055e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000562:	699a      	ldr	r2, [r3, #24]
 8000564:	f042 0201 	orr.w	r2, r2, #1
 8000568:	619a      	str	r2, [r3, #24]
 800056a:	699a      	ldr	r2, [r3, #24]
 800056c:	f002 0201 	and.w	r2, r2, #1
 8000570:	9200      	str	r2, [sp, #0]
 8000572:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000574:	69da      	ldr	r2, [r3, #28]
 8000576:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800057a:	61da      	str	r2, [r3, #28]
 800057c:	69db      	ldr	r3, [r3, #28]
 800057e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000582:	9301      	str	r3, [sp, #4]
 8000584:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000586:	2200      	movs	r2, #0
 8000588:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800058c:	6853      	ldr	r3, [r2, #4]
 800058e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000592:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000596:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000598:	b002      	add	sp, #8
 800059a:	4770      	bx	lr

0800059c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800059c:	b510      	push	{r4, lr}
 800059e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	2300      	movs	r3, #0
 80005a2:	9302      	str	r3, [sp, #8]
 80005a4:	9303      	str	r3, [sp, #12]
 80005a6:	9304      	str	r3, [sp, #16]
 80005a8:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 80005aa:	6802      	ldr	r2, [r0, #0]
 80005ac:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80005b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d001      	beq.n	80005bc <HAL_ADC_MspInit+0x20>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005b8:	b006      	add	sp, #24
 80005ba:	bd10      	pop	{r4, pc}
 80005bc:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005c6:	699a      	ldr	r2, [r3, #24]
 80005c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005cc:	619a      	str	r2, [r3, #24]
 80005ce:	699a      	ldr	r2, [r3, #24]
 80005d0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80005d4:	9200      	str	r2, [sp, #0]
 80005d6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d8:	699a      	ldr	r2, [r3, #24]
 80005da:	f042 0204 	orr.w	r2, r2, #4
 80005de:	619a      	str	r2, [r3, #24]
 80005e0:	699b      	ldr	r3, [r3, #24]
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	9301      	str	r3, [sp, #4]
 80005e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005ea:	2302      	movs	r3, #2
 80005ec:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ee:	2303      	movs	r3, #3
 80005f0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f2:	a902      	add	r1, sp, #8
 80005f4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80005f8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80005fc:	f000 ff31 	bl	8001462 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000600:	f240 1090 	movw	r0, #400	; 0x190
 8000604:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000608:	2308      	movs	r3, #8
 800060a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800060e:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000610:	2300      	movs	r3, #0
 8000612:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000614:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8000616:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000618:	f44f 7200 	mov.w	r2, #512	; 0x200
 800061c:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800061e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000622:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000624:	2220      	movs	r2, #32
 8000626:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000628:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800062a:	f000 fd98 	bl	800115e <HAL_DMA_Init>
 800062e:	b970      	cbnz	r0, 800064e <HAL_ADC_MspInit+0xb2>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000630:	f240 1390 	movw	r3, #400	; 0x190
 8000634:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000638:	6223      	str	r3, [r4, #32]
 800063a:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800063c:	2200      	movs	r2, #0
 800063e:	4611      	mov	r1, r2
 8000640:	2012      	movs	r0, #18
 8000642:	f000 fd1b 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000646:	2012      	movs	r0, #18
 8000648:	f000 fd4e 	bl	80010e8 <HAL_NVIC_EnableIRQ>
}
 800064c:	e7b4      	b.n	80005b8 <HAL_ADC_MspInit+0x1c>
      Error_Handler();
 800064e:	f7ff ff82 	bl	8000556 <Error_Handler>
 8000652:	e7ed      	b.n	8000630 <HAL_ADC_MspInit+0x94>

08000654 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8000654:	6803      	ldr	r3, [r0, #0]
 8000656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800065a:	d000      	beq.n	800065e <HAL_TIM_Base_MspInit+0xa>
 800065c:	4770      	bx	lr
{
 800065e:	b500      	push	{lr}
 8000660:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000662:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000666:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800066a:	69da      	ldr	r2, [r3, #28]
 800066c:	f042 0201 	orr.w	r2, r2, #1
 8000670:	61da      	str	r2, [r3, #28]
 8000672:	69db      	ldr	r3, [r3, #28]
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	9b01      	ldr	r3, [sp, #4]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	4611      	mov	r1, r2
 8000680:	201c      	movs	r0, #28
 8000682:	f000 fcfb 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000686:	201c      	movs	r0, #28
 8000688:	f000 fd2e 	bl	80010e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800068c:	b003      	add	sp, #12
 800068e:	f85d fb04 	ldr.w	pc, [sp], #4

08000692 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	2300      	movs	r3, #0
 8000698:	9302      	str	r3, [sp, #8]
 800069a:	9303      	str	r3, [sp, #12]
 800069c:	9304      	str	r3, [sp, #16]
 800069e:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART2)
 80006a0:	6802      	ldr	r2, [r0, #0]
 80006a2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80006a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d001      	beq.n	80006b2 <HAL_UART_MspInit+0x20>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006ae:	b007      	add	sp, #28
 80006b0:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80006b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006ba:	69da      	ldr	r2, [r3, #28]
 80006bc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006c0:	61da      	str	r2, [r3, #28]
 80006c2:	69da      	ldr	r2, [r3, #28]
 80006c4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80006c8:	9200      	str	r2, [sp, #0]
 80006ca:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006cc:	699a      	ldr	r2, [r3, #24]
 80006ce:	f042 0204 	orr.w	r2, r2, #4
 80006d2:	619a      	str	r2, [r3, #24]
 80006d4:	699b      	ldr	r3, [r3, #24]
 80006d6:	f003 0304 	and.w	r3, r3, #4
 80006da:	9301      	str	r3, [sp, #4]
 80006dc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80006de:	2304      	movs	r3, #4
 80006e0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e2:	2302      	movs	r3, #2
 80006e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e6:	2303      	movs	r3, #3
 80006e8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80006ee:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80006f2:	a902      	add	r1, sp, #8
 80006f4:	4628      	mov	r0, r5
 80006f6:	f000 feb4 	bl	8001462 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006fa:	2308      	movs	r3, #8
 80006fc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006fe:	2400      	movs	r4, #0
 8000700:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	eb0d 0103 	add.w	r1, sp, r3
 8000708:	4628      	mov	r0, r5
 800070a:	f000 feaa 	bl	8001462 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800070e:	4622      	mov	r2, r4
 8000710:	4621      	mov	r1, r4
 8000712:	2026      	movs	r0, #38	; 0x26
 8000714:	f000 fcb2 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000718:	2026      	movs	r0, #38	; 0x26
 800071a:	f000 fce5 	bl	80010e8 <HAL_NVIC_EnableIRQ>
}
 800071e:	e7c6      	b.n	80006ae <HAL_UART_MspInit+0x1c>

08000720 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000720:	4770      	bx	lr

08000722 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000722:	e7fe      	b.n	8000722 <HardFault_Handler>

08000724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000724:	e7fe      	b.n	8000724 <MemManage_Handler>

08000726 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000726:	e7fe      	b.n	8000726 <BusFault_Handler>

08000728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000728:	e7fe      	b.n	8000728 <UsageFault_Handler>

0800072a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800072a:	4770      	bx	lr

0800072c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800072c:	4770      	bx	lr

0800072e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800072e:	4770      	bx	lr

08000730 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000730:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000732:	f000 f8e5 	bl	8000900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000736:	bd08      	pop	{r3, pc}

08000738 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000738:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800073a:	f240 1090 	movw	r0, #400	; 0x190
 800073e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000742:	f000 fdd4 	bl	80012ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000746:	bd08      	pop	{r3, pc}

08000748 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000748:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800074a:	f240 1060 	movw	r0, #352	; 0x160
 800074e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000752:	f000 f92d 	bl	80009b0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000756:	bd08      	pop	{r3, pc}

08000758 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000758:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */
	ADC_Values[stream_index][array_index++] = ADC_value;
 800075a:	f240 2354 	movw	r3, #596	; 0x254
 800075e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000762:	681c      	ldr	r4, [r3, #0]
 8000764:	f240 135e 	movw	r3, #350	; 0x15e
 8000768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800076c:	7818      	ldrb	r0, [r3, #0]
 800076e:	f240 115c 	movw	r1, #348	; 0x15c
 8000772:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000776:	780a      	ldrb	r2, [r1, #0]
 8000778:	1c53      	adds	r3, r2, #1
 800077a:	b2db      	uxtb	r3, r3
 800077c:	700b      	strb	r3, [r1, #0]
 800077e:	f240 2158 	movw	r1, #600	; 0x258
 8000782:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000786:	eb02 1280 	add.w	r2, r2, r0, lsl #6
 800078a:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
	if(array_index == 64)
 800078e:	2b40      	cmp	r3, #64	; 0x40
 8000790:	d00d      	beq.n	80007ae <TIM2_IRQHandler+0x56>
	{
		array_index = 0;
		stream_index++;
		send_flag = 1;
	}
	if(stream_index == 4)
 8000792:	f240 135e 	movw	r3, #350	; 0x15e
 8000796:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	2b04      	cmp	r3, #4
 800079e:	d019      	beq.n	80007d4 <TIM2_IRQHandler+0x7c>
		stream_index = 0;
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80007a0:	f240 10d4 	movw	r0, #468	; 0x1d4
 80007a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80007a8:	f001 fc42 	bl	8002030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80007ac:	bd10      	pop	{r4, pc}
		array_index = 0;
 80007ae:	f240 135c 	movw	r3, #348	; 0x15c
 80007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007b6:	2200      	movs	r2, #0
 80007b8:	701a      	strb	r2, [r3, #0]
		stream_index++;
 80007ba:	f240 135e 	movw	r3, #350	; 0x15e
 80007be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c2:	3001      	adds	r0, #1
 80007c4:	7018      	strb	r0, [r3, #0]
		send_flag = 1;
 80007c6:	f240 135d 	movw	r3, #349	; 0x15d
 80007ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007ce:	2201      	movs	r2, #1
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	e7de      	b.n	8000792 <TIM2_IRQHandler+0x3a>
		stream_index = 0;
 80007d4:	f240 135e 	movw	r3, #350	; 0x15e
 80007d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
 80007e0:	e7de      	b.n	80007a0 <TIM2_IRQHandler+0x48>

080007e2 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80007e2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007e4:	f240 2014 	movw	r0, #532	; 0x214
 80007e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80007ec:	f001 ffb5 	bl	800275a <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007f0:	bd08      	pop	{r3, pc}

080007f2 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80007f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	f042 0201 	orr.w	r2, r2, #1
 8000800:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000802:	6859      	ldr	r1, [r3, #4]
 8000804:	2200      	movs	r2, #0
 8000806:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 800080a:	400a      	ands	r2, r1
 800080c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000814:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000818:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000820:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000822:	685a      	ldr	r2, [r3, #4]
 8000824:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000828:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800082a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800082e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000830:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000834:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000838:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800083c:	609a      	str	r2, [r3, #8]
#endif 
}
 800083e:	4770      	bx	lr

08000840 <Reset_Handler>:
 8000840:	2100      	movs	r1, #0
 8000842:	e003      	b.n	800084c <LoopCopyDataInit>

08000844 <CopyDataInit>:
 8000844:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <LoopFillZerobss+0x14>)
 8000846:	585b      	ldr	r3, [r3, r1]
 8000848:	5043      	str	r3, [r0, r1]
 800084a:	3104      	adds	r1, #4

0800084c <LoopCopyDataInit>:
 800084c:	480a      	ldr	r0, [pc, #40]	; (8000878 <LoopFillZerobss+0x18>)
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <LoopFillZerobss+0x1c>)
 8000850:	1842      	adds	r2, r0, r1
 8000852:	429a      	cmp	r2, r3
 8000854:	d3f6      	bcc.n	8000844 <CopyDataInit>
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <LoopFillZerobss+0x20>)
 8000858:	e002      	b.n	8000860 <LoopFillZerobss>

0800085a <FillZerobss>:
 800085a:	2300      	movs	r3, #0
 800085c:	f842 3b04 	str.w	r3, [r2], #4

08000860 <LoopFillZerobss>:
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <LoopFillZerobss+0x24>)
 8000862:	429a      	cmp	r2, r3
 8000864:	d3f9      	bcc.n	800085a <FillZerobss>
 8000866:	f7ff ffc4 	bl	80007f2 <SystemInit>
 800086a:	f002 f80f 	bl	800288c <__libc_init_array>
 800086e:	f7ff fd6f 	bl	8000350 <main>
 8000872:	4770      	bx	lr
 8000874:	08002a18 	.word	0x08002a18
 8000878:	20000000 	.word	0x20000000
 800087c:	20000140 	.word	0x20000140
 8000880:	20000140 	.word	0x20000140
 8000884:	2000045c 	.word	0x2000045c

08000888 <CAN1_RX1_IRQHandler>:
 8000888:	e7fe      	b.n	8000888 <CAN1_RX1_IRQHandler>

0800088a <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800088a:	b510      	push	{r4, lr}
 800088c:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800088e:	f240 1338 	movw	r3, #312	; 0x138
 8000892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000896:	7818      	ldrb	r0, [r3, #0]
 8000898:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800089c:	fbb3 f3f0 	udiv	r3, r3, r0
 80008a0:	f240 1234 	movw	r2, #308	; 0x134
 80008a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80008a8:	6810      	ldr	r0, [r2, #0]
 80008aa:	fbb0 f0f3 	udiv	r0, r0, r3
 80008ae:	f000 fc29 	bl	8001104 <HAL_SYSTICK_Config>
 80008b2:	b980      	cbnz	r0, 80008d6 <HAL_InitTick+0x4c>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b4:	2c0f      	cmp	r4, #15
 80008b6:	d901      	bls.n	80008bc <HAL_InitTick+0x32>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80008b8:	2001      	movs	r0, #1
 80008ba:	e00d      	b.n	80008d8 <HAL_InitTick+0x4e>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008bc:	2200      	movs	r2, #0
 80008be:	4621      	mov	r1, r4
 80008c0:	f04f 30ff 	mov.w	r0, #4294967295
 80008c4:	f000 fbda 	bl	800107c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008c8:	f240 133c 	movw	r3, #316	; 0x13c
 80008cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d0:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80008d2:	2000      	movs	r0, #0
 80008d4:	e000      	b.n	80008d8 <HAL_InitTick+0x4e>
    return HAL_ERROR;
 80008d6:	2001      	movs	r0, #1
}
 80008d8:	bd10      	pop	{r4, pc}

080008da <HAL_Init>:
{
 80008da:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	f042 0210 	orr.w	r2, r2, #16
 80008ea:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008ec:	2003      	movs	r0, #3
 80008ee:	f000 fbb2 	bl	8001056 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80008f2:	2000      	movs	r0, #0
 80008f4:	f7ff ffc9 	bl	800088a <HAL_InitTick>
  HAL_MspInit();
 80008f8:	f7ff fe2e 	bl	8000558 <HAL_MspInit>
}
 80008fc:	2000      	movs	r0, #0
 80008fe:	bd08      	pop	{r3, pc}

08000900 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000900:	f240 4358 	movw	r3, #1112	; 0x458
 8000904:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000908:	6818      	ldr	r0, [r3, #0]
 800090a:	f240 1138 	movw	r1, #312	; 0x138
 800090e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000912:	780a      	ldrb	r2, [r1, #0]
 8000914:	4402      	add	r2, r0
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	4770      	bx	lr

0800091a <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800091a:	f240 4358 	movw	r3, #1112	; 0x458
 800091e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000922:	6818      	ldr	r0, [r3, #0]
}
 8000924:	4770      	bx	lr

08000926 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000926:	b538      	push	{r3, r4, r5, lr}
 8000928:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800092a:	f7ff fff6 	bl	800091a <HAL_GetTick>
 800092e:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000930:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000934:	d005      	beq.n	8000942 <HAL_Delay+0x1c>
  {
    wait += (uint32_t)(uwTickFreq);
 8000936:	f240 1338 	movw	r3, #312	; 0x138
 800093a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000942:	f7ff ffea 	bl	800091a <HAL_GetTick>
 8000946:	1b40      	subs	r0, r0, r5
 8000948:	42a0      	cmp	r0, r4
 800094a:	d3fa      	bcc.n	8000942 <HAL_Delay+0x1c>
  {
  }
}
 800094c:	bd38      	pop	{r3, r4, r5, pc}

0800094e <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800094e:	4770      	bx	lr

08000950 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000950:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000952:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000954:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000956:	f012 0f50 	tst.w	r2, #80	; 0x50
 800095a:	d003      	beq.n	8000964 <ADC_DMAConvCplt+0x14>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800095c:	6a1b      	ldr	r3, [r3, #32]
 800095e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000960:	4798      	blx	r3
  }
}
 8000962:	bd08      	pop	{r3, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000964:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800096a:	629a      	str	r2, [r3, #40]	; 0x28
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	6892      	ldr	r2, [r2, #8]
 8000970:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000974:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000978:	d003      	beq.n	8000982 <ADC_DMAConvCplt+0x32>
    HAL_ADC_ConvCpltCallback(hadc);
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff ffe7 	bl	800094e <HAL_ADC_ConvCpltCallback>
 8000980:	e7ef      	b.n	8000962 <ADC_DMAConvCplt+0x12>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000982:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000984:	2a00      	cmp	r2, #0
 8000986:	d1f8      	bne.n	800097a <ADC_DMAConvCplt+0x2a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800098a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800098e:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000990:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000992:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8000996:	d1f0      	bne.n	800097a <ADC_DMAConvCplt+0x2a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800099a:	f042 0201 	orr.w	r2, r2, #1
 800099e:	629a      	str	r2, [r3, #40]	; 0x28
 80009a0:	e7eb      	b.n	800097a <ADC_DMAConvCplt+0x2a>

080009a2 <HAL_ADC_ConvHalfCpltCallback>:
}
 80009a2:	4770      	bx	lr

080009a4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80009a4:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80009a6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80009a8:	f7ff fffb 	bl	80009a2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80009ac:	bd08      	pop	{r3, pc}

080009ae <HAL_ADC_LevelOutOfWindowCallback>:
}
 80009ae:	4770      	bx	lr

080009b0 <HAL_ADC_IRQHandler>:
{
 80009b0:	b510      	push	{r4, lr}
 80009b2:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80009b4:	6803      	ldr	r3, [r0, #0]
 80009b6:	685a      	ldr	r2, [r3, #4]
 80009b8:	f012 0f20 	tst.w	r2, #32
 80009bc:	d018      	beq.n	80009f0 <HAL_ADC_IRQHandler+0x40>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	f012 0f02 	tst.w	r2, #2
 80009c4:	d014      	beq.n	80009f0 <HAL_ADC_IRQHandler+0x40>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80009c6:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80009c8:	f012 0f10 	tst.w	r2, #16
 80009cc:	d103      	bne.n	80009d6 <HAL_ADC_IRQHandler+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80009ce:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80009d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009d4:	6282      	str	r2, [r0, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80009d6:	689a      	ldr	r2, [r3, #8]
 80009d8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80009dc:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80009e0:	d038      	beq.n	8000a54 <HAL_ADC_IRQHandler+0xa4>
      HAL_ADC_ConvCpltCallback(hadc);
 80009e2:	4620      	mov	r0, r4
 80009e4:	f7ff ffb3 	bl	800094e <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80009e8:	6823      	ldr	r3, [r4, #0]
 80009ea:	f06f 0212 	mvn.w	r2, #18
 80009ee:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80009f0:	6823      	ldr	r3, [r4, #0]
 80009f2:	685a      	ldr	r2, [r3, #4]
 80009f4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80009f8:	d022      	beq.n	8000a40 <HAL_ADC_IRQHandler+0x90>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	f012 0f04 	tst.w	r2, #4
 8000a00:	d01e      	beq.n	8000a40 <HAL_ADC_IRQHandler+0x90>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a02:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000a04:	f012 0f10 	tst.w	r2, #16
 8000a08:	d103      	bne.n	8000a12 <HAL_ADC_IRQHandler+0x62>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000a0a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000a0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000a10:	62a2      	str	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000a12:	689a      	ldr	r2, [r3, #8]
 8000a14:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000a18:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000a1c:	d031      	beq.n	8000a82 <HAL_ADC_IRQHandler+0xd2>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000a1e:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000a20:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000a24:	d105      	bne.n	8000a32 <HAL_ADC_IRQHandler+0x82>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000a26:	689a      	ldr	r2, [r3, #8]
 8000a28:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000a2c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000a30:	d024      	beq.n	8000a7c <HAL_ADC_IRQHandler+0xcc>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000a32:	4620      	mov	r0, r4
 8000a34:	f000 fb0e 	bl	8001054 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000a38:	6823      	ldr	r3, [r4, #0]
 8000a3a:	f06f 020c 	mvn.w	r2, #12
 8000a3e:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000a40:	6823      	ldr	r3, [r4, #0]
 8000a42:	685a      	ldr	r2, [r3, #4]
 8000a44:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000a48:	d003      	beq.n	8000a52 <HAL_ADC_IRQHandler+0xa2>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f013 0f01 	tst.w	r3, #1
 8000a50:	d128      	bne.n	8000aa4 <HAL_ADC_IRQHandler+0xf4>
}
 8000a52:	bd10      	pop	{r4, pc}
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000a54:	7b22      	ldrb	r2, [r4, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a56:	2a00      	cmp	r2, #0
 8000a58:	d1c3      	bne.n	80009e2 <HAL_ADC_IRQHandler+0x32>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000a5a:	685a      	ldr	r2, [r3, #4]
 8000a5c:	f022 0220 	bic.w	r2, r2, #32
 8000a60:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000a62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a68:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a6a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a6c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000a70:	d1b7      	bne.n	80009e2 <HAL_ADC_IRQHandler+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	62a3      	str	r3, [r4, #40]	; 0x28
 8000a7a:	e7b2      	b.n	80009e2 <HAL_ADC_IRQHandler+0x32>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000a7c:	7b22      	ldrb	r2, [r4, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000a7e:	2a00      	cmp	r2, #0
 8000a80:	d1d7      	bne.n	8000a32 <HAL_ADC_IRQHandler+0x82>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000a82:	685a      	ldr	r2, [r3, #4]
 8000a84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a88:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000a8a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a90:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000a92:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a94:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a98:	d1cb      	bne.n	8000a32 <HAL_ADC_IRQHandler+0x82>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	62a3      	str	r3, [r4, #40]	; 0x28
 8000aa2:	e7c6      	b.n	8000a32 <HAL_ADC_IRQHandler+0x82>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000aa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aaa:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000aac:	4620      	mov	r0, r4
 8000aae:	f7ff ff7e 	bl	80009ae <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000ab2:	6823      	ldr	r3, [r4, #0]
 8000ab4:	f06f 0201 	mvn.w	r2, #1
 8000ab8:	601a      	str	r2, [r3, #0]
}
 8000aba:	e7ca      	b.n	8000a52 <HAL_ADC_IRQHandler+0xa2>

08000abc <HAL_ADC_ErrorCallback>:
}
 8000abc:	4770      	bx	lr

08000abe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000abe:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ac0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000ac2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ac8:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000aca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000acc:	f043 0304 	orr.w	r3, r3, #4
 8000ad0:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000ad2:	f7ff fff3 	bl	8000abc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000ad6:	bd08      	pop	{r3, pc}

08000ad8 <HAL_ADC_ConfigChannel>:
{ 
 8000ad8:	b430      	push	{r4, r5}
 8000ada:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8000adc:	2300      	movs	r3, #0
 8000ade:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000ae0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	f000 8094 	beq.w	8000c12 <HAL_ADC_ConfigChannel+0x13a>
 8000aea:	4602      	mov	r2, r0
 8000aec:	2301      	movs	r3, #1
 8000aee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000af2:	684b      	ldr	r3, [r1, #4]
 8000af4:	2b06      	cmp	r3, #6
 8000af6:	d829      	bhi.n	8000b4c <HAL_ADC_ConfigChannel+0x74>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000af8:	6805      	ldr	r5, [r0, #0]
 8000afa:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8000afc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000b00:	3b05      	subs	r3, #5
 8000b02:	241f      	movs	r4, #31
 8000b04:	409c      	lsls	r4, r3
 8000b06:	ea20 0004 	bic.w	r0, r0, r4
 8000b0a:	680c      	ldr	r4, [r1, #0]
 8000b0c:	fa04 f303 	lsl.w	r3, r4, r3
 8000b10:	4303      	orrs	r3, r0
 8000b12:	636b      	str	r3, [r5, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b14:	680b      	ldr	r3, [r1, #0]
 8000b16:	2b09      	cmp	r3, #9
 8000b18:	d938      	bls.n	8000b8c <HAL_ADC_ConfigChannel+0xb4>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b1a:	6815      	ldr	r5, [r2, #0]
 8000b1c:	68e8      	ldr	r0, [r5, #12]
 8000b1e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000b22:	3b1e      	subs	r3, #30
 8000b24:	2407      	movs	r4, #7
 8000b26:	409c      	lsls	r4, r3
 8000b28:	ea20 0004 	bic.w	r0, r0, r4
 8000b2c:	688c      	ldr	r4, [r1, #8]
 8000b2e:	fa04 f303 	lsl.w	r3, r4, r3
 8000b32:	4303      	orrs	r3, r0
 8000b34:	60eb      	str	r3, [r5, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b36:	680b      	ldr	r3, [r1, #0]
 8000b38:	3b10      	subs	r3, #16
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d934      	bls.n	8000ba8 <HAL_ADC_ConfigChannel+0xd0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b3e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000b40:	2300      	movs	r3, #0
 8000b42:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
}
 8000b46:	b002      	add	sp, #8
 8000b48:	bc30      	pop	{r4, r5}
 8000b4a:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8000b4c:	2b0c      	cmp	r3, #12
 8000b4e:	d80e      	bhi.n	8000b6e <HAL_ADC_ConfigChannel+0x96>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000b50:	6805      	ldr	r5, [r0, #0]
 8000b52:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8000b54:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000b58:	3b23      	subs	r3, #35	; 0x23
 8000b5a:	241f      	movs	r4, #31
 8000b5c:	409c      	lsls	r4, r3
 8000b5e:	ea20 0004 	bic.w	r0, r0, r4
 8000b62:	680c      	ldr	r4, [r1, #0]
 8000b64:	fa04 f303 	lsl.w	r3, r4, r3
 8000b68:	4303      	orrs	r3, r0
 8000b6a:	632b      	str	r3, [r5, #48]	; 0x30
 8000b6c:	e7d2      	b.n	8000b14 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000b6e:	6805      	ldr	r5, [r0, #0]
 8000b70:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8000b72:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000b76:	3b41      	subs	r3, #65	; 0x41
 8000b78:	241f      	movs	r4, #31
 8000b7a:	409c      	lsls	r4, r3
 8000b7c:	ea20 0004 	bic.w	r0, r0, r4
 8000b80:	680c      	ldr	r4, [r1, #0]
 8000b82:	fa04 f303 	lsl.w	r3, r4, r3
 8000b86:	4303      	orrs	r3, r0
 8000b88:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000b8a:	e7c3      	b.n	8000b14 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000b8c:	6815      	ldr	r5, [r2, #0]
 8000b8e:	6928      	ldr	r0, [r5, #16]
 8000b90:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000b94:	2407      	movs	r4, #7
 8000b96:	409c      	lsls	r4, r3
 8000b98:	ea20 0004 	bic.w	r0, r0, r4
 8000b9c:	688c      	ldr	r4, [r1, #8]
 8000b9e:	fa04 f303 	lsl.w	r3, r4, r3
 8000ba2:	4303      	orrs	r3, r0
 8000ba4:	612b      	str	r3, [r5, #16]
 8000ba6:	e7c6      	b.n	8000b36 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 8000ba8:	6810      	ldr	r0, [r2, #0]
 8000baa:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000bae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000bb2:	4298      	cmp	r0, r3
 8000bb4:	d005      	beq.n	8000bc2 <HAL_ADC_ConfigChannel+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bb6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8000bb8:	f043 0320 	orr.w	r3, r3, #32
 8000bbc:	6293      	str	r3, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	e7be      	b.n	8000b40 <HAL_ADC_ConfigChannel+0x68>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000bc2:	6883      	ldr	r3, [r0, #8]
 8000bc4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8000bc8:	d121      	bne.n	8000c0e <HAL_ADC_ConfigChannel+0x136>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bca:	6883      	ldr	r3, [r0, #8]
 8000bcc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000bd0:	6083      	str	r3, [r0, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bd2:	680b      	ldr	r3, [r1, #0]
 8000bd4:	2b10      	cmp	r3, #16
 8000bd6:	d001      	beq.n	8000bdc <HAL_ADC_ConfigChannel+0x104>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bd8:	2000      	movs	r0, #0
 8000bda:	e7b1      	b.n	8000b40 <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bdc:	f240 1334 	movw	r3, #308	; 0x134
 8000be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f64d 6183 	movw	r1, #56963	; 0xde83
 8000bea:	f2c4 311b 	movt	r1, #17179	; 0x431b
 8000bee:	fba1 1303 	umull	r1, r3, r1, r3
 8000bf2:	0c9b      	lsrs	r3, r3, #18
 8000bf4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000bf8:	0059      	lsls	r1, r3, #1
 8000bfa:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8000bfc:	e002      	b.n	8000c04 <HAL_ADC_ConfigChannel+0x12c>
            wait_loop_index--;
 8000bfe:	9b01      	ldr	r3, [sp, #4]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1f9      	bne.n	8000bfe <HAL_ADC_ConfigChannel+0x126>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	e798      	b.n	8000b40 <HAL_ADC_ConfigChannel+0x68>
 8000c0e:	2000      	movs	r0, #0
 8000c10:	e796      	b.n	8000b40 <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 8000c12:	2002      	movs	r0, #2
 8000c14:	e797      	b.n	8000b46 <HAL_ADC_ConfigChannel+0x6e>

08000c16 <ADC_Enable>:
{
 8000c16:	b530      	push	{r4, r5, lr}
 8000c18:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c1e:	6803      	ldr	r3, [r0, #0]
 8000c20:	689a      	ldr	r2, [r3, #8]
 8000c22:	f012 0f01 	tst.w	r2, #1
 8000c26:	d134      	bne.n	8000c92 <ADC_Enable+0x7c>
    __HAL_ADC_ENABLE(hadc);
 8000c28:	689a      	ldr	r2, [r3, #8]
 8000c2a:	f042 0201 	orr.w	r2, r2, #1
 8000c2e:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c30:	f240 1334 	movw	r3, #308	; 0x134
 8000c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f64d 6283 	movw	r2, #56963	; 0xde83
 8000c3e:	f2c4 321b 	movt	r2, #17179	; 0x431b
 8000c42:	fba2 2303 	umull	r2, r3, r2, r3
 8000c46:	0c9b      	lsrs	r3, r3, #18
 8000c48:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000c4a:	e002      	b.n	8000c52 <ADC_Enable+0x3c>
      wait_loop_index--;
 8000c4c:	9b01      	ldr	r3, [sp, #4]
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000c52:	9b01      	ldr	r3, [sp, #4]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d1f9      	bne.n	8000c4c <ADC_Enable+0x36>
 8000c58:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8000c5a:	f7ff fe5e 	bl	800091a <HAL_GetTick>
 8000c5e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000c60:	6823      	ldr	r3, [r4, #0]
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	f013 0f01 	tst.w	r3, #1
 8000c68:	d111      	bne.n	8000c8e <ADC_Enable+0x78>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c6a:	f7ff fe56 	bl	800091a <HAL_GetTick>
 8000c6e:	1b40      	subs	r0, r0, r5
 8000c70:	2802      	cmp	r0, #2
 8000c72:	d9f5      	bls.n	8000c60 <ADC_Enable+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c76:	f043 0310 	orr.w	r3, r3, #16
 8000c7a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000c84:	2300      	movs	r3, #0
 8000c86:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	e002      	b.n	8000c94 <ADC_Enable+0x7e>
  return HAL_OK;
 8000c8e:	2000      	movs	r0, #0
 8000c90:	e000      	b.n	8000c94 <ADC_Enable+0x7e>
 8000c92:	2000      	movs	r0, #0
}
 8000c94:	b003      	add	sp, #12
 8000c96:	bd30      	pop	{r4, r5, pc}

08000c98 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000c98:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d07c      	beq.n	8000d9a <HAL_ADC_Start_IT+0x102>
{
 8000ca0:	b510      	push	{r4, lr}
 8000ca2:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000caa:	f7ff ffb4 	bl	8000c16 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000cae:	4602      	mov	r2, r0
 8000cb0:	2800      	cmp	r0, #0
 8000cb2:	d16d      	bne.n	8000d90 <HAL_ADC_Start_IT+0xf8>
    ADC_STATE_CLR_SET(hadc->State,
 8000cb4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000cb6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000cba:	f023 0301 	bic.w	r3, r3, #1
 8000cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cc2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000cc4:	6821      	ldr	r1, [r4, #0]
 8000cc6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000cca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	d02c      	beq.n	8000d2c <HAL_ADC_Start_IT+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cd2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000cd4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000cd8:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000cda:	684b      	ldr	r3, [r1, #4]
 8000cdc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000ce0:	d005      	beq.n	8000cee <HAL_ADC_Start_IT+0x56>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ce2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ce4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ce8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cec:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000cf0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000cf4:	d035      	beq.n	8000d62 <HAL_ADC_Start_IT+0xca>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000cf6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000cf8:	f023 0306 	bic.w	r3, r3, #6
 8000cfc:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d04:	f06f 0302 	mvn.w	r3, #2
 8000d08:	600b      	str	r3, [r1, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000d0a:	6821      	ldr	r1, [r4, #0]
 8000d0c:	684b      	ldr	r3, [r1, #4]
 8000d0e:	f043 0320 	orr.w	r3, r3, #32
 8000d12:	604b      	str	r3, [r1, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d14:	6823      	ldr	r3, [r4, #0]
 8000d16:	6899      	ldr	r1, [r3, #8]
 8000d18:	f401 2160 	and.w	r1, r1, #917504	; 0xe0000
 8000d1c:	f5b1 2f60 	cmp.w	r1, #917504	; 0xe0000
 8000d20:	d022      	beq.n	8000d68 <HAL_ADC_Start_IT+0xd0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d22:	6899      	ldr	r1, [r3, #8]
 8000d24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d28:	6099      	str	r1, [r3, #8]
 8000d2a:	e034      	b.n	8000d96 <HAL_ADC_Start_IT+0xfe>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d2c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000d30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000d3a:	d0ca      	beq.n	8000cd2 <HAL_ADC_Start_IT+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d42:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000d44:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000d48:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000d52:	d0cc      	beq.n	8000cee <HAL_ADC_Start_IT+0x56>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d5e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000d60:	e7c5      	b.n	8000cee <HAL_ADC_Start_IT+0x56>
      ADC_CLEAR_ERRORCODE(hadc);
 8000d62:	2300      	movs	r3, #0
 8000d64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000d66:	e7ca      	b.n	8000cfe <HAL_ADC_Start_IT+0x66>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d68:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8000d6c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d004      	beq.n	8000d7e <HAL_ADC_Start_IT+0xe6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d74:	6899      	ldr	r1, [r3, #8]
 8000d76:	f441 01a0 	orr.w	r1, r1, #5242880	; 0x500000
 8000d7a:	6099      	str	r1, [r3, #8]
 8000d7c:	e00b      	b.n	8000d96 <HAL_ADC_Start_IT+0xfe>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d7e:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000d82:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8000d86:	6849      	ldr	r1, [r1, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d88:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 8000d8c:	d1c9      	bne.n	8000d22 <HAL_ADC_Start_IT+0x8a>
 8000d8e:	e7f1      	b.n	8000d74 <HAL_ADC_Start_IT+0xdc>
    __HAL_UNLOCK(hadc);
 8000d90:	2300      	movs	r3, #0
 8000d92:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8000d96:	4610      	mov	r0, r2
 8000d98:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000d9a:	2202      	movs	r2, #2
}
 8000d9c:	4610      	mov	r0, r2
 8000d9e:	4770      	bx	lr

08000da0 <HAL_ADC_Start_DMA>:
{
 8000da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000da2:	6806      	ldr	r6, [r0, #0]
 8000da4:	f44f 5510 	mov.w	r5, #9216	; 0x2400
 8000da8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000dac:	42ae      	cmp	r6, r5
 8000dae:	d06c      	beq.n	8000e8a <HAL_ADC_Start_DMA+0xea>
 8000db0:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 8000db4:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000db8:	42a6      	cmp	r6, r4
 8000dba:	d066      	beq.n	8000e8a <HAL_ADC_Start_DMA+0xea>
    __HAL_LOCK(hadc);
 8000dbc:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8000dc0:	2c01      	cmp	r4, #1
 8000dc2:	f000 8094 	beq.w	8000eee <HAL_ADC_Start_DMA+0x14e>
 8000dc6:	4616      	mov	r6, r2
 8000dc8:	460d      	mov	r5, r1
 8000dca:	4604      	mov	r4, r0
 8000dcc:	2301      	movs	r3, #1
 8000dce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000dd2:	f7ff ff20 	bl	8000c16 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000dd6:	4607      	mov	r7, r0
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	f040 8083 	bne.w	8000ee4 <HAL_ADC_Start_DMA+0x144>
      ADC_STATE_CLR_SET(hadc->State,
 8000dde:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000de0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000de4:	f023 0301 	bic.w	r3, r3, #1
 8000de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dec:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000dee:	6822      	ldr	r2, [r4, #0]
 8000df0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000df4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d050      	beq.n	8000e9e <HAL_ADC_Start_DMA+0xfe>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000dfc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dfe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000e02:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000e04:	6853      	ldr	r3, [r2, #4]
 8000e06:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000e0a:	d005      	beq.n	8000e18 <HAL_ADC_Start_DMA+0x78>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e16:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e18:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e1a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000e1e:	d059      	beq.n	8000ed4 <HAL_ADC_Start_DMA+0x134>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e22:	f023 0306 	bic.w	r3, r3, #6
 8000e26:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000e2e:	6a22      	ldr	r2, [r4, #32]
 8000e30:	f640 1351 	movw	r3, #2385	; 0x951
 8000e34:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e38:	6293      	str	r3, [r2, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000e3a:	6a22      	ldr	r2, [r4, #32]
 8000e3c:	f640 13a5 	movw	r3, #2469	; 0x9a5
 8000e40:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e44:	62d3      	str	r3, [r2, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000e46:	6a22      	ldr	r2, [r4, #32]
 8000e48:	f640 23bf 	movw	r3, #2751	; 0xabf
 8000e4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e50:	6313      	str	r3, [r2, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000e52:	6823      	ldr	r3, [r4, #0]
 8000e54:	f06f 0202 	mvn.w	r2, #2
 8000e58:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000e5a:	6822      	ldr	r2, [r4, #0]
 8000e5c:	6893      	ldr	r3, [r2, #8]
 8000e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e62:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000e64:	6821      	ldr	r1, [r4, #0]
 8000e66:	4633      	mov	r3, r6
 8000e68:	462a      	mov	r2, r5
 8000e6a:	314c      	adds	r1, #76	; 0x4c
 8000e6c:	6a20      	ldr	r0, [r4, #32]
 8000e6e:	f000 f9af 	bl	80011d0 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000e72:	6822      	ldr	r2, [r4, #0]
 8000e74:	6893      	ldr	r3, [r2, #8]
 8000e76:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000e7a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000e7e:	d02c      	beq.n	8000eda <HAL_ADC_Start_DMA+0x13a>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e80:	6893      	ldr	r3, [r2, #8]
 8000e82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e86:	6093      	str	r3, [r2, #8]
 8000e88:	e02f      	b.n	8000eea <HAL_ADC_Start_DMA+0x14a>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000e8a:	f44f 5410 	mov.w	r4, #9216	; 0x2400
 8000e8e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000e92:	6863      	ldr	r3, [r4, #4]
 8000e94:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000e98:	d090      	beq.n	8000dbc <HAL_ADC_Start_DMA+0x1c>
    tmp_hal_status = HAL_ERROR;
 8000e9a:	2701      	movs	r7, #1
 8000e9c:	e025      	b.n	8000eea <HAL_ADC_Start_DMA+0x14a>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000e9e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000ea2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000eac:	d0a6      	beq.n	8000dfc <HAL_ADC_Start_DMA+0x5c>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000eae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000eb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000eb4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000eb6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000eba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000ec4:	d0a8      	beq.n	8000e18 <HAL_ADC_Start_DMA+0x78>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ec6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ec8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ecc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ed0:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ed2:	e7a1      	b.n	8000e18 <HAL_ADC_Start_DMA+0x78>
        ADC_CLEAR_ERRORCODE(hadc);
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000ed8:	e7a6      	b.n	8000e28 <HAL_ADC_Start_DMA+0x88>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000eda:	6893      	ldr	r3, [r2, #8]
 8000edc:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000ee0:	6093      	str	r3, [r2, #8]
 8000ee2:	e002      	b.n	8000eea <HAL_ADC_Start_DMA+0x14a>
      __HAL_UNLOCK(hadc);
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8000eea:	4638      	mov	r0, r7
 8000eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8000eee:	2702      	movs	r7, #2
 8000ef0:	e7fb      	b.n	8000eea <HAL_ADC_Start_DMA+0x14a>

08000ef2 <ADC_ConversionStop_Disable>:
{
 8000ef2:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000ef4:	6803      	ldr	r3, [r0, #0]
 8000ef6:	689a      	ldr	r2, [r3, #8]
 8000ef8:	f012 0f01 	tst.w	r2, #1
 8000efc:	d101      	bne.n	8000f02 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8000efe:	2000      	movs	r0, #0
}
 8000f00:	bd38      	pop	{r3, r4, r5, pc}
 8000f02:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8000f04:	689a      	ldr	r2, [r3, #8]
 8000f06:	f022 0201 	bic.w	r2, r2, #1
 8000f0a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000f0c:	f7ff fd05 	bl	800091a <HAL_GetTick>
 8000f10:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f12:	6823      	ldr	r3, [r4, #0]
 8000f14:	689b      	ldr	r3, [r3, #8]
 8000f16:	f013 0f01 	tst.w	r3, #1
 8000f1a:	d00e      	beq.n	8000f3a <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f1c:	f7ff fcfd 	bl	800091a <HAL_GetTick>
 8000f20:	1b40      	subs	r0, r0, r5
 8000f22:	2802      	cmp	r0, #2
 8000f24:	d9f5      	bls.n	8000f12 <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f28:	f043 0310 	orr.w	r3, r3, #16
 8000f2c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f2e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 8000f36:	2001      	movs	r0, #1
 8000f38:	e7e2      	b.n	8000f00 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	e7e0      	b.n	8000f00 <ADC_ConversionStop_Disable+0xe>

08000f3e <HAL_ADC_Init>:
  if(hadc == NULL)
 8000f3e:	2800      	cmp	r0, #0
 8000f40:	f000 8086 	beq.w	8001050 <HAL_ADC_Init+0x112>
{
 8000f44:	b538      	push	{r3, r4, r5, lr}
 8000f46:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f48:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d036      	beq.n	8000fbc <HAL_ADC_Init+0x7e>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000f4e:	4620      	mov	r0, r4
 8000f50:	f7ff ffcf 	bl	8000ef2 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f56:	f013 0310 	ands.w	r3, r3, #16
 8000f5a:	d173      	bne.n	8001044 <HAL_ADC_Init+0x106>
 8000f5c:	2800      	cmp	r0, #0
 8000f5e:	d171      	bne.n	8001044 <HAL_ADC_Init+0x106>
    ADC_STATE_CLR_SET(hadc->State,
 8000f60:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f62:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8000f66:	f022 0202 	bic.w	r2, r2, #2
 8000f6a:	f042 0202 	orr.w	r2, r2, #2
 8000f6e:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000f70:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000f72:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000f74:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000f76:	7b25      	ldrb	r5, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000f78:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000f7c:	68a1      	ldr	r1, [r4, #8]
 8000f7e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000f82:	d024      	beq.n	8000fce <HAL_ADC_Init+0x90>
 8000f84:	2901      	cmp	r1, #1
 8000f86:	d01f      	beq.n	8000fc8 <HAL_ADC_Init+0x8a>
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f88:	7d21      	ldrb	r1, [r4, #20]
 8000f8a:	2901      	cmp	r1, #1
 8000f8c:	d022      	beq.n	8000fd4 <HAL_ADC_Init+0x96>
      MODIFY_REG(hadc->Instance->CR1,
 8000f8e:	6825      	ldr	r5, [r4, #0]
 8000f90:	6869      	ldr	r1, [r5, #4]
 8000f92:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8000f96:	430b      	orrs	r3, r1
 8000f98:	606b      	str	r3, [r5, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000f9a:	6821      	ldr	r1, [r4, #0]
 8000f9c:	688d      	ldr	r5, [r1, #8]
 8000f9e:	f24f 73fd 	movw	r3, #63485	; 0xf7fd
 8000fa2:	f6cf 73e1 	movt	r3, #65505	; 0xffe1
 8000fa6:	402b      	ands	r3, r5
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	608b      	str	r3, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000fac:	68a3      	ldr	r3, [r4, #8]
 8000fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fb2:	d020      	beq.n	8000ff6 <HAL_ADC_Init+0xb8>
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d01e      	beq.n	8000ff6 <HAL_ADC_Init+0xb8>
  uint32_t tmp_sqr1 = 0U;
 8000fb8:	2100      	movs	r1, #0
 8000fba:	e01f      	b.n	8000ffc <HAL_ADC_Init+0xbe>
    ADC_CLEAR_ERRORCODE(hadc);
 8000fbc:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000fbe:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000fc2:	f7ff faeb 	bl	800059c <HAL_ADC_MspInit>
 8000fc6:	e7c2      	b.n	8000f4e <HAL_ADC_Init+0x10>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000fc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fcc:	e7dc      	b.n	8000f88 <HAL_ADC_Init+0x4a>
 8000fce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fd2:	e7d9      	b.n	8000f88 <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000fd4:	b935      	cbnz	r5, 8000fe4 <HAL_ADC_Init+0xa6>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000fd6:	69a1      	ldr	r1, [r4, #24]
 8000fd8:	3901      	subs	r1, #1
 8000fda:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 8000fde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fe2:	e7d4      	b.n	8000f8e <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fe4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000fe6:	f041 0120 	orr.w	r1, r1, #32
 8000fea:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000fee:	f041 0101 	orr.w	r1, r1, #1
 8000ff2:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000ff4:	e7cb      	b.n	8000f8e <HAL_ADC_Init+0x50>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000ff6:	6923      	ldr	r3, [r4, #16]
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	0519      	lsls	r1, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000ffc:	6825      	ldr	r5, [r4, #0]
 8000ffe:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001000:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001004:	430b      	orrs	r3, r1
 8001006:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001008:	6823      	ldr	r3, [r4, #0]
 800100a:	6899      	ldr	r1, [r3, #8]
 800100c:	f640 63fe 	movw	r3, #3838	; 0xefe
 8001010:	f6cf 731f 	movt	r3, #65311	; 0xff1f
 8001014:	400b      	ands	r3, r1
 8001016:	429a      	cmp	r2, r3
 8001018:	d00b      	beq.n	8001032 <HAL_ADC_Init+0xf4>
      ADC_STATE_CLR_SET(hadc->State,
 800101a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800101c:	f023 0312 	bic.w	r3, r3, #18
 8001020:	f043 0310 	orr.w	r3, r3, #16
 8001024:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001026:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 800102e:	2001      	movs	r0, #1
 8001030:	e00d      	b.n	800104e <HAL_ADC_Init+0x110>
      ADC_CLEAR_ERRORCODE(hadc);
 8001032:	2300      	movs	r3, #0
 8001034:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001036:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001038:	f023 0303 	bic.w	r3, r3, #3
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	62a3      	str	r3, [r4, #40]	; 0x28
 8001042:	e004      	b.n	800104e <HAL_ADC_Init+0x110>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001044:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001046:	f043 0310 	orr.w	r3, r3, #16
 800104a:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 800104c:	2001      	movs	r0, #1
}
 800104e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001050:	2001      	movs	r0, #1
}
 8001052:	4770      	bx	lr

08001054 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001054:	4770      	bx	lr

08001056 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001056:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800105a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800105e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001060:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001064:	041b      	lsls	r3, r3, #16
 8001066:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001068:	0200      	lsls	r0, r0, #8
 800106a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106e:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001070:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001074:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001078:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800107a:	4770      	bx	lr

0800107c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800107c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800107e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001082:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800108c:	f1c3 0407 	rsb	r4, r3, #7
 8001090:	2c04      	cmp	r4, #4
 8001092:	bf28      	it	cs
 8001094:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001096:	1d1d      	adds	r5, r3, #4
 8001098:	2d06      	cmp	r5, #6
 800109a:	d918      	bls.n	80010ce <HAL_NVIC_SetPriority+0x52>
 800109c:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109e:	f04f 35ff 	mov.w	r5, #4294967295
 80010a2:	fa05 f404 	lsl.w	r4, r5, r4
 80010a6:	ea21 0104 	bic.w	r1, r1, r4
 80010aa:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010ac:	fa05 f303 	lsl.w	r3, r5, r3
 80010b0:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80010b6:	2800      	cmp	r0, #0
 80010b8:	db0b      	blt.n	80010d2 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ba:	0109      	lsls	r1, r1, #4
 80010bc:	b2c9      	uxtb	r1, r1
 80010be:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80010c2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80010c6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80010ca:	bc30      	pop	{r4, r5}
 80010cc:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ce:	2300      	movs	r3, #0
 80010d0:	e7e5      	b.n	800109e <HAL_NVIC_SetPriority+0x22>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d2:	f000 000f 	and.w	r0, r0, #15
 80010d6:	0109      	lsls	r1, r1, #4
 80010d8:	b2c9      	uxtb	r1, r1
 80010da:	f64e 43fc 	movw	r3, #60668	; 0xecfc
 80010de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010e2:	4403      	add	r3, r0
 80010e4:	7619      	strb	r1, [r3, #24]
 80010e6:	e7f0      	b.n	80010ca <HAL_NVIC_SetPriority+0x4e>

080010e8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80010e8:	2800      	cmp	r0, #0
 80010ea:	db0a      	blt.n	8001102 <HAL_NVIC_EnableIRQ+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ec:	f000 031f 	and.w	r3, r0, #31
 80010f0:	0940      	lsrs	r0, r0, #5
 80010f2:	2201      	movs	r2, #1
 80010f4:	409a      	lsls	r2, r3
 80010f6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80010fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010fe:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001102:	4770      	bx	lr

08001104 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001104:	3801      	subs	r0, #1
 8001106:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800110a:	d210      	bcs.n	800112e <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001110:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001114:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800111a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800111e:	21f0      	movs	r1, #240	; 0xf0
 8001120:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001124:	2000      	movs	r0, #0
 8001126:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001130:	4770      	bx	lr

08001132 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001132:	b470      	push	{r4, r5, r6}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001134:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8001136:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001138:	2401      	movs	r4, #1
 800113a:	40b4      	lsls	r4, r6
 800113c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800113e:	6804      	ldr	r4, [r0, #0]
 8001140:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001142:	6843      	ldr	r3, [r0, #4]
 8001144:	2b10      	cmp	r3, #16
 8001146:	d005      	beq.n	8001154 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001148:	6803      	ldr	r3, [r0, #0]
 800114a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800114c:	6803      	ldr	r3, [r0, #0]
 800114e:	60da      	str	r2, [r3, #12]
  }
}
 8001150:	bc70      	pop	{r4, r5, r6}
 8001152:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001154:	6803      	ldr	r3, [r0, #0]
 8001156:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001158:	6803      	ldr	r3, [r0, #0]
 800115a:	60d9      	str	r1, [r3, #12]
 800115c:	e7f8      	b.n	8001150 <DMA_SetConfig+0x1e>

0800115e <HAL_DMA_Init>:
  if(hdma == NULL)
 800115e:	2800      	cmp	r0, #0
 8001160:	d034      	beq.n	80011cc <HAL_DMA_Init+0x6e>
{
 8001162:	b410      	push	{r4}
 8001164:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001166:	6801      	ldr	r1, [r0, #0]
 8001168:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800116c:	f6cb 73fd 	movt	r3, #49149	; 0xbffd
 8001170:	440b      	add	r3, r1
 8001172:	f64c 40cd 	movw	r0, #52429	; 0xcccd
 8001176:	f6cc 40cc 	movt	r0, #52428	; 0xcccc
 800117a:	fba0 0303 	umull	r0, r3, r0, r3
 800117e:	091b      	lsrs	r3, r3, #4
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001184:	2300      	movs	r3, #0
 8001186:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800118a:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 800118c:	2302      	movs	r3, #2
 800118e:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001192:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001194:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8001198:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 800119c:	6853      	ldr	r3, [r2, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800119e:	6894      	ldr	r4, [r2, #8]
  tmp |=  hdma->Init.Direction        |
 80011a0:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011a2:	68d4      	ldr	r4, [r2, #12]
 80011a4:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011a6:	6914      	ldr	r4, [r2, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011a8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011aa:	6954      	ldr	r4, [r2, #20]
 80011ac:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80011ae:	6994      	ldr	r4, [r2, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011b0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80011b2:	69d4      	ldr	r4, [r2, #28]
 80011b4:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80011b6:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 80011b8:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ba:	2000      	movs	r0, #0
 80011bc:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80011be:	2301      	movs	r3, #1
 80011c0:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 80011c4:	f882 0020 	strb.w	r0, [r2, #32]
}
 80011c8:	bc10      	pop	{r4}
 80011ca:	4770      	bx	lr
    return HAL_ERROR;
 80011cc:	2001      	movs	r0, #1
}
 80011ce:	4770      	bx	lr

080011d0 <HAL_DMA_Start_IT>:
{
 80011d0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 80011d2:	f890 4020 	ldrb.w	r4, [r0, #32]
 80011d6:	2c01      	cmp	r4, #1
 80011d8:	d032      	beq.n	8001240 <HAL_DMA_Start_IT+0x70>
 80011da:	2401      	movs	r4, #1
 80011dc:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80011e0:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 80011e4:	2c01      	cmp	r4, #1
 80011e6:	d004      	beq.n	80011f2 <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 80011e8:	2300      	movs	r3, #0
 80011ea:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 80011ee:	2002      	movs	r0, #2
}
 80011f0:	bd38      	pop	{r3, r4, r5, pc}
 80011f2:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 80011f4:	2002      	movs	r0, #2
 80011f6:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011fa:	2000      	movs	r0, #0
 80011fc:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80011fe:	6825      	ldr	r5, [r4, #0]
 8001200:	6828      	ldr	r0, [r5, #0]
 8001202:	f020 0001 	bic.w	r0, r0, #1
 8001206:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff ff92 	bl	8001132 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 800120e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001210:	b15b      	cbz	r3, 800122a <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001212:	6822      	ldr	r2, [r4, #0]
 8001214:	6813      	ldr	r3, [r2, #0]
 8001216:	f043 030e 	orr.w	r3, r3, #14
 800121a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800121c:	6822      	ldr	r2, [r4, #0]
 800121e:	6813      	ldr	r3, [r2, #0]
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001226:	2000      	movs	r0, #0
 8001228:	e7e2      	b.n	80011f0 <HAL_DMA_Start_IT+0x20>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800122a:	6822      	ldr	r2, [r4, #0]
 800122c:	6813      	ldr	r3, [r2, #0]
 800122e:	f023 0304 	bic.w	r3, r3, #4
 8001232:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001234:	6822      	ldr	r2, [r4, #0]
 8001236:	6813      	ldr	r3, [r2, #0]
 8001238:	f043 030a 	orr.w	r3, r3, #10
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e7ed      	b.n	800121c <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001240:	2002      	movs	r0, #2
 8001242:	e7d5      	b.n	80011f0 <HAL_DMA_Start_IT+0x20>

08001244 <HAL_DMA_Abort_IT>:
{  
 8001244:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001246:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800124a:	2b02      	cmp	r3, #2
 800124c:	d003      	beq.n	8001256 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800124e:	2304      	movs	r3, #4
 8001250:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001252:	2001      	movs	r0, #1
}
 8001254:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001256:	6802      	ldr	r2, [r0, #0]
 8001258:	6813      	ldr	r3, [r2, #0]
 800125a:	f023 030e 	bic.w	r3, r3, #14
 800125e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001260:	6802      	ldr	r2, [r0, #0]
 8001262:	6813      	ldr	r3, [r2, #0]
 8001264:	f023 0301 	bic.w	r3, r3, #1
 8001268:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800126a:	6802      	ldr	r2, [r0, #0]
 800126c:	2308      	movs	r3, #8
 800126e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001272:	429a      	cmp	r2, r3
 8001274:	d01e      	beq.n	80012b4 <HAL_DMA_Abort_IT+0x70>
 8001276:	231c      	movs	r3, #28
 8001278:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800127c:	429a      	cmp	r2, r3
 800127e:	d029      	beq.n	80012d4 <HAL_DMA_Abort_IT+0x90>
 8001280:	2330      	movs	r3, #48	; 0x30
 8001282:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001286:	429a      	cmp	r2, r3
 8001288:	d026      	beq.n	80012d8 <HAL_DMA_Abort_IT+0x94>
 800128a:	2344      	movs	r3, #68	; 0x44
 800128c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001290:	429a      	cmp	r2, r3
 8001292:	d024      	beq.n	80012de <HAL_DMA_Abort_IT+0x9a>
 8001294:	2358      	movs	r3, #88	; 0x58
 8001296:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800129a:	429a      	cmp	r2, r3
 800129c:	d022      	beq.n	80012e4 <HAL_DMA_Abort_IT+0xa0>
 800129e:	236c      	movs	r3, #108	; 0x6c
 80012a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d002      	beq.n	80012ae <HAL_DMA_Abort_IT+0x6a>
 80012a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80012ac:	e003      	b.n	80012b6 <HAL_DMA_Abort_IT+0x72>
 80012ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80012b2:	e000      	b.n	80012b6 <HAL_DMA_Abort_IT+0x72>
 80012b4:	2201      	movs	r2, #1
 80012b6:	2300      	movs	r3, #0
 80012b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012bc:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80012be:	2301      	movs	r3, #1
 80012c0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80012c4:	2300      	movs	r3, #0
 80012c6:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80012ca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80012cc:	b16b      	cbz	r3, 80012ea <HAL_DMA_Abort_IT+0xa6>
      hdma->XferAbortCallback(hdma);
 80012ce:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80012d0:	2000      	movs	r0, #0
 80012d2:	e7bf      	b.n	8001254 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012d4:	2210      	movs	r2, #16
 80012d6:	e7ee      	b.n	80012b6 <HAL_DMA_Abort_IT+0x72>
 80012d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012dc:	e7eb      	b.n	80012b6 <HAL_DMA_Abort_IT+0x72>
 80012de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012e2:	e7e8      	b.n	80012b6 <HAL_DMA_Abort_IT+0x72>
 80012e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012e8:	e7e5      	b.n	80012b6 <HAL_DMA_Abort_IT+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 80012ea:	2000      	movs	r0, #0
 80012ec:	e7b2      	b.n	8001254 <HAL_DMA_Abort_IT+0x10>

080012ee <HAL_DMA_IRQHandler>:
{
 80012ee:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80012f0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80012f2:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80012f4:	6804      	ldr	r4, [r0, #0]
 80012f6:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80012f8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80012fa:	2304      	movs	r3, #4
 80012fc:	408b      	lsls	r3, r1
 80012fe:	4213      	tst	r3, r2
 8001300:	d043      	beq.n	800138a <HAL_DMA_IRQHandler+0x9c>
 8001302:	f015 0f04 	tst.w	r5, #4
 8001306:	d040      	beq.n	800138a <HAL_DMA_IRQHandler+0x9c>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001308:	6823      	ldr	r3, [r4, #0]
 800130a:	f013 0f20 	tst.w	r3, #32
 800130e:	d103      	bne.n	8001318 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001310:	6823      	ldr	r3, [r4, #0]
 8001312:	f023 0304 	bic.w	r3, r3, #4
 8001316:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001318:	6802      	ldr	r2, [r0, #0]
 800131a:	2308      	movs	r3, #8
 800131c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001320:	429a      	cmp	r2, r3
 8001322:	d01e      	beq.n	8001362 <HAL_DMA_IRQHandler+0x74>
 8001324:	231c      	movs	r3, #28
 8001326:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800132a:	429a      	cmp	r2, r3
 800132c:	d022      	beq.n	8001374 <HAL_DMA_IRQHandler+0x86>
 800132e:	2330      	movs	r3, #48	; 0x30
 8001330:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001334:	429a      	cmp	r2, r3
 8001336:	d01f      	beq.n	8001378 <HAL_DMA_IRQHandler+0x8a>
 8001338:	2344      	movs	r3, #68	; 0x44
 800133a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800133e:	429a      	cmp	r2, r3
 8001340:	d01d      	beq.n	800137e <HAL_DMA_IRQHandler+0x90>
 8001342:	2358      	movs	r3, #88	; 0x58
 8001344:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001348:	429a      	cmp	r2, r3
 800134a:	d01b      	beq.n	8001384 <HAL_DMA_IRQHandler+0x96>
 800134c:	236c      	movs	r3, #108	; 0x6c
 800134e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001352:	429a      	cmp	r2, r3
 8001354:	d002      	beq.n	800135c <HAL_DMA_IRQHandler+0x6e>
 8001356:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800135a:	e003      	b.n	8001364 <HAL_DMA_IRQHandler+0x76>
 800135c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001360:	e000      	b.n	8001364 <HAL_DMA_IRQHandler+0x76>
 8001362:	2204      	movs	r2, #4
 8001364:	2300      	movs	r3, #0
 8001366:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800136a:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800136c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800136e:	b103      	cbz	r3, 8001372 <HAL_DMA_IRQHandler+0x84>
      hdma->XferHalfCpltCallback(hdma);
 8001370:	4798      	blx	r3
}
 8001372:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001374:	2240      	movs	r2, #64	; 0x40
 8001376:	e7f5      	b.n	8001364 <HAL_DMA_IRQHandler+0x76>
 8001378:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800137c:	e7f2      	b.n	8001364 <HAL_DMA_IRQHandler+0x76>
 800137e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001382:	e7ef      	b.n	8001364 <HAL_DMA_IRQHandler+0x76>
 8001384:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001388:	e7ec      	b.n	8001364 <HAL_DMA_IRQHandler+0x76>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800138a:	2302      	movs	r3, #2
 800138c:	408b      	lsls	r3, r1
 800138e:	4213      	tst	r3, r2
 8001390:	d04a      	beq.n	8001428 <HAL_DMA_IRQHandler+0x13a>
 8001392:	f015 0f02 	tst.w	r5, #2
 8001396:	d047      	beq.n	8001428 <HAL_DMA_IRQHandler+0x13a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001398:	6823      	ldr	r3, [r4, #0]
 800139a:	f013 0f20 	tst.w	r3, #32
 800139e:	d106      	bne.n	80013ae <HAL_DMA_IRQHandler+0xc0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80013a0:	6823      	ldr	r3, [r4, #0]
 80013a2:	f023 030a 	bic.w	r3, r3, #10
 80013a6:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80013a8:	2301      	movs	r3, #1
 80013aa:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80013ae:	6802      	ldr	r2, [r0, #0]
 80013b0:	2308      	movs	r3, #8
 80013b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d01e      	beq.n	80013f8 <HAL_DMA_IRQHandler+0x10a>
 80013ba:	231c      	movs	r3, #28
 80013bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d026      	beq.n	8001412 <HAL_DMA_IRQHandler+0x124>
 80013c4:	2330      	movs	r3, #48	; 0x30
 80013c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d023      	beq.n	8001416 <HAL_DMA_IRQHandler+0x128>
 80013ce:	2344      	movs	r3, #68	; 0x44
 80013d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d021      	beq.n	800141c <HAL_DMA_IRQHandler+0x12e>
 80013d8:	2358      	movs	r3, #88	; 0x58
 80013da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013de:	429a      	cmp	r2, r3
 80013e0:	d01f      	beq.n	8001422 <HAL_DMA_IRQHandler+0x134>
 80013e2:	236c      	movs	r3, #108	; 0x6c
 80013e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d002      	beq.n	80013f2 <HAL_DMA_IRQHandler+0x104>
 80013ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013f0:	e003      	b.n	80013fa <HAL_DMA_IRQHandler+0x10c>
 80013f2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80013f6:	e000      	b.n	80013fa <HAL_DMA_IRQHandler+0x10c>
 80013f8:	2202      	movs	r2, #2
 80013fa:	2300      	movs	r3, #0
 80013fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001400:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8001402:	2300      	movs	r3, #0
 8001404:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001408:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800140a:	2b00      	cmp	r3, #0
 800140c:	d0b1      	beq.n	8001372 <HAL_DMA_IRQHandler+0x84>
      hdma->XferCpltCallback(hdma);
 800140e:	4798      	blx	r3
 8001410:	e7af      	b.n	8001372 <HAL_DMA_IRQHandler+0x84>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001412:	2220      	movs	r2, #32
 8001414:	e7f1      	b.n	80013fa <HAL_DMA_IRQHandler+0x10c>
 8001416:	f44f 7200 	mov.w	r2, #512	; 0x200
 800141a:	e7ee      	b.n	80013fa <HAL_DMA_IRQHandler+0x10c>
 800141c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001420:	e7eb      	b.n	80013fa <HAL_DMA_IRQHandler+0x10c>
 8001422:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001426:	e7e8      	b.n	80013fa <HAL_DMA_IRQHandler+0x10c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001428:	2308      	movs	r3, #8
 800142a:	fa03 f101 	lsl.w	r1, r3, r1
 800142e:	4211      	tst	r1, r2
 8001430:	d09f      	beq.n	8001372 <HAL_DMA_IRQHandler+0x84>
 8001432:	f015 0f08 	tst.w	r5, #8
 8001436:	d09c      	beq.n	8001372 <HAL_DMA_IRQHandler+0x84>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001438:	6823      	ldr	r3, [r4, #0]
 800143a:	f023 030e 	bic.w	r3, r3, #14
 800143e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001440:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001442:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001444:	2301      	movs	r3, #1
 8001446:	fa03 f202 	lsl.w	r2, r3, r2
 800144a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800144c:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800144e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001452:	2300      	movs	r3, #0
 8001454:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001458:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800145a:	2b00      	cmp	r3, #0
 800145c:	d089      	beq.n	8001372 <HAL_DMA_IRQHandler+0x84>
      hdma->XferErrorCallback(hdma);
 800145e:	4798      	blx	r3
  return;
 8001460:	e787      	b.n	8001372 <HAL_DMA_IRQHandler+0x84>

08001462 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001462:	b4f0      	push	{r4, r5, r6, r7}
 8001464:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001466:	2600      	movs	r6, #0
  uint32_t position = 0x00u;
 8001468:	4632      	mov	r2, r6
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146a:	e0cd      	b.n	8001608 <HAL_GPIO_Init+0x1a6>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800146c:	2d00      	cmp	r5, #0
 800146e:	d077      	beq.n	8001560 <HAL_GPIO_Init+0xfe>
 8001470:	2d01      	cmp	r5, #1
 8001472:	d100      	bne.n	8001476 <HAL_GPIO_Init+0x14>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001474:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001476:	2bff      	cmp	r3, #255	; 0xff
 8001478:	f200 8086 	bhi.w	8001588 <HAL_GPIO_Init+0x126>
 800147c:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800147e:	2bff      	cmp	r3, #255	; 0xff
 8001480:	f200 8085 	bhi.w	800158e <HAL_GPIO_Init+0x12c>
 8001484:	0095      	lsls	r5, r2, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001486:	f8dc 4000 	ldr.w	r4, [ip]
 800148a:	270f      	movs	r7, #15
 800148c:	40af      	lsls	r7, r5
 800148e:	ea24 0407 	bic.w	r4, r4, r7
 8001492:	fa06 f505 	lsl.w	r5, r6, r5
 8001496:	432c      	orrs	r4, r5
 8001498:	f8cc 4000 	str.w	r4, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800149c:	684c      	ldr	r4, [r1, #4]
 800149e:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 80014a2:	f000 80b0 	beq.w	8001606 <HAL_GPIO_Init+0x1a4>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014a6:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 80014aa:	f2c4 0402 	movt	r4, #16386	; 0x4002
 80014ae:	69a5      	ldr	r5, [r4, #24]
 80014b0:	f045 0501 	orr.w	r5, r5, #1
 80014b4:	61a5      	str	r5, [r4, #24]
 80014b6:	69a4      	ldr	r4, [r4, #24]
 80014b8:	f004 0401 	and.w	r4, r4, #1
 80014bc:	9401      	str	r4, [sp, #4]
 80014be:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80014c0:	0895      	lsrs	r5, r2, #2
 80014c2:	2400      	movs	r4, #0
 80014c4:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80014c8:	1caf      	adds	r7, r5, #2
 80014ca:	f854 4027 	ldr.w	r4, [r4, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014ce:	f002 0703 	and.w	r7, r2, #3
 80014d2:	00bf      	lsls	r7, r7, #2
 80014d4:	f04f 0c0f 	mov.w	ip, #15
 80014d8:	fa0c fc07 	lsl.w	ip, ip, r7
 80014dc:	ea24 0c0c 	bic.w	ip, r4, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014e0:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80014e4:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80014e8:	42a0      	cmp	r0, r4
 80014ea:	d056      	beq.n	800159a <HAL_GPIO_Init+0x138>
 80014ec:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 80014f0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80014f4:	42a0      	cmp	r0, r4
 80014f6:	f000 80a1 	beq.w	800163c <HAL_GPIO_Init+0x1da>
 80014fa:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 80014fe:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001502:	42a0      	cmp	r0, r4
 8001504:	f000 809c 	beq.w	8001640 <HAL_GPIO_Init+0x1de>
 8001508:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
 800150c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001510:	42a0      	cmp	r0, r4
 8001512:	d040      	beq.n	8001596 <HAL_GPIO_Init+0x134>
 8001514:	2404      	movs	r4, #4
 8001516:	e041      	b.n	800159c <HAL_GPIO_Init+0x13a>
      switch (GPIO_Init->Mode)
 8001518:	2700      	movs	r7, #0
 800151a:	f2c1 0721 	movt	r7, #4129	; 0x1021
 800151e:	42bd      	cmp	r5, r7
 8001520:	d01e      	beq.n	8001560 <HAL_GPIO_Init+0xfe>
 8001522:	2700      	movs	r7, #0
 8001524:	f2c1 0721 	movt	r7, #4129	; 0x1021
 8001528:	42bd      	cmp	r5, r7
 800152a:	d90f      	bls.n	800154c <HAL_GPIO_Init+0xea>
 800152c:	2700      	movs	r7, #0
 800152e:	f2c1 0731 	movt	r7, #4145	; 0x1031
 8001532:	42bd      	cmp	r5, r7
 8001534:	d014      	beq.n	8001560 <HAL_GPIO_Init+0xfe>
 8001536:	2700      	movs	r7, #0
 8001538:	f2c1 0732 	movt	r7, #4146	; 0x1032
 800153c:	42bd      	cmp	r5, r7
 800153e:	d00f      	beq.n	8001560 <HAL_GPIO_Init+0xfe>
 8001540:	2700      	movs	r7, #0
 8001542:	f2c1 0722 	movt	r7, #4130	; 0x1022
 8001546:	42bd      	cmp	r5, r7
 8001548:	d195      	bne.n	8001476 <HAL_GPIO_Init+0x14>
 800154a:	e009      	b.n	8001560 <HAL_GPIO_Init+0xfe>
 800154c:	2700      	movs	r7, #0
 800154e:	f2c1 0711 	movt	r7, #4113	; 0x1011
 8001552:	42bd      	cmp	r5, r7
 8001554:	d004      	beq.n	8001560 <HAL_GPIO_Init+0xfe>
 8001556:	2700      	movs	r7, #0
 8001558:	f2c1 0712 	movt	r7, #4114	; 0x1012
 800155c:	42bd      	cmp	r5, r7
 800155e:	d18a      	bne.n	8001476 <HAL_GPIO_Init+0x14>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001560:	688d      	ldr	r5, [r1, #8]
 8001562:	b17d      	cbz	r5, 8001584 <HAL_GPIO_Init+0x122>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001564:	2d01      	cmp	r5, #1
 8001566:	d008      	beq.n	800157a <HAL_GPIO_Init+0x118>
            GPIOx->BRR = ioposition;
 8001568:	6144      	str	r4, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800156a:	2608      	movs	r6, #8
 800156c:	e783      	b.n	8001476 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800156e:	68ce      	ldr	r6, [r1, #12]
 8001570:	3608      	adds	r6, #8
          break;
 8001572:	e780      	b.n	8001476 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001574:	68ce      	ldr	r6, [r1, #12]
 8001576:	360c      	adds	r6, #12
          break;
 8001578:	e77d      	b.n	8001476 <HAL_GPIO_Init+0x14>
            GPIOx->BSRR = ioposition;
 800157a:	6104      	str	r4, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800157c:	2608      	movs	r6, #8
 800157e:	e77a      	b.n	8001476 <HAL_GPIO_Init+0x14>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001580:	2600      	movs	r6, #0
 8001582:	e778      	b.n	8001476 <HAL_GPIO_Init+0x14>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001584:	2604      	movs	r6, #4
 8001586:	e776      	b.n	8001476 <HAL_GPIO_Init+0x14>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001588:	f100 0c04 	add.w	ip, r0, #4
 800158c:	e777      	b.n	800147e <HAL_GPIO_Init+0x1c>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800158e:	f1a2 0508 	sub.w	r5, r2, #8
 8001592:	00ad      	lsls	r5, r5, #2
 8001594:	e777      	b.n	8001486 <HAL_GPIO_Init+0x24>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001596:	2403      	movs	r4, #3
 8001598:	e000      	b.n	800159c <HAL_GPIO_Init+0x13a>
 800159a:	2400      	movs	r4, #0
 800159c:	40bc      	lsls	r4, r7
 800159e:	ea44 040c 	orr.w	r4, r4, ip
        AFIO->EXTICR[position >> 2u] = temp;
 80015a2:	2700      	movs	r7, #0
 80015a4:	f2c4 0701 	movt	r7, #16385	; 0x4001
 80015a8:	3502      	adds	r5, #2
 80015aa:	f847 4025 	str.w	r4, [r7, r5, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ae:	684c      	ldr	r4, [r1, #4]
 80015b0:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80015b4:	d046      	beq.n	8001644 <HAL_GPIO_Init+0x1e2>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80015ba:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80015be:	6825      	ldr	r5, [r4, #0]
 80015c0:	431d      	orrs	r5, r3
 80015c2:	6025      	str	r5, [r4, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015c4:	684c      	ldr	r4, [r1, #4]
 80015c6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80015ca:	d044      	beq.n	8001656 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80015d0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80015d4:	6865      	ldr	r5, [r4, #4]
 80015d6:	431d      	orrs	r5, r3
 80015d8:	6065      	str	r5, [r4, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015da:	684c      	ldr	r4, [r1, #4]
 80015dc:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
 80015e0:	d042      	beq.n	8001668 <HAL_GPIO_Init+0x206>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80015e6:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80015ea:	68a5      	ldr	r5, [r4, #8]
 80015ec:	431d      	orrs	r5, r3
 80015ee:	60a5      	str	r5, [r4, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015f0:	684c      	ldr	r4, [r1, #4]
 80015f2:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
 80015f6:	d040      	beq.n	800167a <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80015fc:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001600:	68e5      	ldr	r5, [r4, #12]
 8001602:	432b      	orrs	r3, r5
 8001604:	60e3      	str	r3, [r4, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8001606:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001608:	680b      	ldr	r3, [r1, #0]
 800160a:	fa33 f402 	lsrs.w	r4, r3, r2
 800160e:	d03d      	beq.n	800168c <HAL_GPIO_Init+0x22a>
    ioposition = (0x01uL << position);
 8001610:	2401      	movs	r4, #1
 8001612:	4094      	lsls	r4, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001614:	4023      	ands	r3, r4
    if (iocurrent == ioposition)
 8001616:	429c      	cmp	r4, r3
 8001618:	d1f5      	bne.n	8001606 <HAL_GPIO_Init+0x1a4>
      switch (GPIO_Init->Mode)
 800161a:	684d      	ldr	r5, [r1, #4]
 800161c:	2d12      	cmp	r5, #18
 800161e:	d0a9      	beq.n	8001574 <HAL_GPIO_Init+0x112>
 8001620:	f63f af7a 	bhi.w	8001518 <HAL_GPIO_Init+0xb6>
 8001624:	2d02      	cmp	r5, #2
 8001626:	d0a2      	beq.n	800156e <HAL_GPIO_Init+0x10c>
 8001628:	f67f af20 	bls.w	800146c <HAL_GPIO_Init+0xa>
 800162c:	2d03      	cmp	r5, #3
 800162e:	d0a7      	beq.n	8001580 <HAL_GPIO_Init+0x11e>
 8001630:	2d11      	cmp	r5, #17
 8001632:	f47f af20 	bne.w	8001476 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001636:	68ce      	ldr	r6, [r1, #12]
 8001638:	3604      	adds	r6, #4
          break;
 800163a:	e71c      	b.n	8001476 <HAL_GPIO_Init+0x14>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800163c:	2401      	movs	r4, #1
 800163e:	e7ad      	b.n	800159c <HAL_GPIO_Init+0x13a>
 8001640:	2402      	movs	r4, #2
 8001642:	e7ab      	b.n	800159c <HAL_GPIO_Init+0x13a>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001644:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001648:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800164c:	6825      	ldr	r5, [r4, #0]
 800164e:	ea25 0503 	bic.w	r5, r5, r3
 8001652:	6025      	str	r5, [r4, #0]
 8001654:	e7b6      	b.n	80015c4 <HAL_GPIO_Init+0x162>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001656:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800165a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800165e:	6865      	ldr	r5, [r4, #4]
 8001660:	ea25 0503 	bic.w	r5, r5, r3
 8001664:	6065      	str	r5, [r4, #4]
 8001666:	e7b8      	b.n	80015da <HAL_GPIO_Init+0x178>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001668:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800166c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001670:	68a5      	ldr	r5, [r4, #8]
 8001672:	ea25 0503 	bic.w	r5, r5, r3
 8001676:	60a5      	str	r5, [r4, #8]
 8001678:	e7ba      	b.n	80015f0 <HAL_GPIO_Init+0x18e>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800167a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800167e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001682:	68e5      	ldr	r5, [r4, #12]
 8001684:	ea25 0303 	bic.w	r3, r5, r3
 8001688:	60e3      	str	r3, [r4, #12]
 800168a:	e7bc      	b.n	8001606 <HAL_GPIO_Init+0x1a4>
  }
}
 800168c:	b002      	add	sp, #8
 800168e:	bcf0      	pop	{r4, r5, r6, r7}
 8001690:	4770      	bx	lr

08001692 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001692:	b912      	cbnz	r2, 800169a <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001694:	0409      	lsls	r1, r1, #16
 8001696:	6101      	str	r1, [r0, #16]
  }
}
 8001698:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 800169a:	6101      	str	r1, [r0, #16]
 800169c:	4770      	bx	lr

0800169e <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800169e:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016a0:	f240 1334 	movw	r3, #308	; 0x134
 80016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 80016ae:	f2c1 0262 	movt	r2, #4194	; 0x1062
 80016b2:	fba2 2303 	umull	r2, r3, r2, r3
 80016b6:	0a5b      	lsrs	r3, r3, #9
 80016b8:	fb00 f003 	mul.w	r0, r0, r3
 80016bc:	9001      	str	r0, [sp, #4]
  do
  {
    __NOP();
 80016be:	bf00      	nop
  }
  while (Delay --);
 80016c0:	9b01      	ldr	r3, [sp, #4]
 80016c2:	1e5a      	subs	r2, r3, #1
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1f9      	bne.n	80016be <RCC_Delay+0x20>
}
 80016ca:	b002      	add	sp, #8
 80016cc:	4770      	bx	lr

080016ce <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80016ce:	2800      	cmp	r0, #0
 80016d0:	f000 826b 	beq.w	8001baa <HAL_RCC_OscConfig+0x4dc>
{
 80016d4:	b570      	push	{r4, r5, r6, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016da:	6803      	ldr	r3, [r0, #0]
 80016dc:	f013 0f01 	tst.w	r3, #1
 80016e0:	d038      	beq.n	8001754 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 030c 	and.w	r3, r3, #12
 80016f0:	2b04      	cmp	r3, #4
 80016f2:	d023      	beq.n	800173c <HAL_RCC_OscConfig+0x6e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f003 030c 	and.w	r3, r3, #12
 8001702:	2b08      	cmp	r3, #8
 8001704:	d012      	beq.n	800172c <HAL_RCC_OscConfig+0x5e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001706:	6863      	ldr	r3, [r4, #4]
 8001708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800170c:	d054      	beq.n	80017b8 <HAL_RCC_OscConfig+0xea>
 800170e:	2b00      	cmp	r3, #0
 8001710:	d16e      	bne.n	80017f0 <HAL_RCC_OscConfig+0x122>
 8001712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001716:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	e04d      	b.n	80017c8 <HAL_RCC_OscConfig+0xfa>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800172c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001730:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800173a:	d0e4      	beq.n	8001706 <HAL_RCC_OscConfig+0x38>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800173c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001740:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800174a:	d003      	beq.n	8001754 <HAL_RCC_OscConfig+0x86>
 800174c:	6863      	ldr	r3, [r4, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 822d 	beq.w	8001bae <HAL_RCC_OscConfig+0x4e0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	f013 0f02 	tst.w	r3, #2
 800175a:	f000 8098 	beq.w	800188e <HAL_RCC_OscConfig+0x1c0>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800175e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001762:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f013 0f0c 	tst.w	r3, #12
 800176c:	d077      	beq.n	800185e <HAL_RCC_OscConfig+0x190>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800176e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001772:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	d066      	beq.n	800184e <HAL_RCC_OscConfig+0x180>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001780:	6923      	ldr	r3, [r4, #16]
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 80ae 	beq.w	80018e4 <HAL_RCC_OscConfig+0x216>
        __HAL_RCC_HSI_ENABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	f2c4 2342 	movt	r3, #16962	; 0x4242
 800178e:	2201      	movs	r2, #1
 8001790:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001792:	f7ff f8c2 	bl	800091a <HAL_GetTick>
 8001796:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001798:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800179c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f013 0f02 	tst.w	r3, #2
 80017a6:	f040 8091 	bne.w	80018cc <HAL_RCC_OscConfig+0x1fe>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017aa:	f7ff f8b6 	bl	800091a <HAL_GetTick>
 80017ae:	1b40      	subs	r0, r0, r5
 80017b0:	2802      	cmp	r0, #2
 80017b2:	d9f1      	bls.n	8001798 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80017b4:	2003      	movs	r0, #3
 80017b6:	e1fd      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80017c6:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c8:	6863      	ldr	r3, [r4, #4]
 80017ca:	b373      	cbz	r3, 800182a <HAL_RCC_OscConfig+0x15c>
        tickstart = HAL_GetTick();
 80017cc:	f7ff f8a5 	bl	800091a <HAL_GetTick>
 80017d0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80017e0:	d1b8      	bne.n	8001754 <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e2:	f7ff f89a 	bl	800091a <HAL_GetTick>
 80017e6:	1b40      	subs	r0, r0, r5
 80017e8:	2864      	cmp	r0, #100	; 0x64
 80017ea:	d9f2      	bls.n	80017d2 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 80017ec:	2003      	movs	r0, #3
 80017ee:	e1e1      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017f4:	d00c      	beq.n	8001810 <HAL_RCC_OscConfig+0x142>
 80017f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	e7db      	b.n	80017c8 <HAL_RCC_OscConfig+0xfa>
 8001810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001814:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	e7ce      	b.n	80017c8 <HAL_RCC_OscConfig+0xfa>
        tickstart = HAL_GetTick();
 800182a:	f7ff f876 	bl	800091a <HAL_GetTick>
 800182e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001834:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800183e:	d089      	beq.n	8001754 <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001840:	f7ff f86b 	bl	800091a <HAL_GetTick>
 8001844:	1b40      	subs	r0, r0, r5
 8001846:	2864      	cmp	r0, #100	; 0x64
 8001848:	d9f2      	bls.n	8001830 <HAL_RCC_OscConfig+0x162>
            return HAL_TIMEOUT;
 800184a:	2003      	movs	r0, #3
 800184c:	e1b2      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800184e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001852:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800185c:	d190      	bne.n	8001780 <HAL_RCC_OscConfig+0xb2>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800185e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001862:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f013 0f02 	tst.w	r3, #2
 800186c:	d004      	beq.n	8001878 <HAL_RCC_OscConfig+0x1aa>
 800186e:	6923      	ldr	r3, [r4, #16]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d001      	beq.n	8001878 <HAL_RCC_OscConfig+0x1aa>
        return HAL_ERROR;
 8001874:	2001      	movs	r0, #1
 8001876:	e19d      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001878:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800187c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001880:	6813      	ldr	r3, [r2, #0]
 8001882:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001886:	6961      	ldr	r1, [r4, #20]
 8001888:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800188c:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800188e:	6823      	ldr	r3, [r4, #0]
 8001890:	f013 0f08 	tst.w	r3, #8
 8001894:	d040      	beq.n	8001918 <HAL_RCC_OscConfig+0x24a>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001896:	69a3      	ldr	r3, [r4, #24]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d072      	beq.n	8001982 <HAL_RCC_OscConfig+0x2b4>
      __HAL_RCC_LSI_ENABLE();
 800189c:	f44f 6390 	mov.w	r3, #1152	; 0x480
 80018a0:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80018a4:	2201      	movs	r2, #1
 80018a6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018a8:	f7ff f837 	bl	800091a <HAL_GetTick>
 80018ac:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b8:	f013 0f02 	tst.w	r3, #2
 80018bc:	d129      	bne.n	8001912 <HAL_RCC_OscConfig+0x244>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018be:	f7ff f82c 	bl	800091a <HAL_GetTick>
 80018c2:	1b40      	subs	r0, r0, r5
 80018c4:	2802      	cmp	r0, #2
 80018c6:	d9f2      	bls.n	80018ae <HAL_RCC_OscConfig+0x1e0>
          return HAL_TIMEOUT;
 80018c8:	2003      	movs	r0, #3
 80018ca:	e173      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80018d4:	6813      	ldr	r3, [r2, #0]
 80018d6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80018da:	6961      	ldr	r1, [r4, #20]
 80018dc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e7d4      	b.n	800188e <HAL_RCC_OscConfig+0x1c0>
        __HAL_RCC_HSI_DISABLE();
 80018e4:	2300      	movs	r3, #0
 80018e6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018ee:	f7ff f814 	bl	800091a <HAL_GetTick>
 80018f2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f013 0f02 	tst.w	r3, #2
 8001902:	d0c4      	beq.n	800188e <HAL_RCC_OscConfig+0x1c0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001904:	f7ff f809 	bl	800091a <HAL_GetTick>
 8001908:	1b40      	subs	r0, r0, r5
 800190a:	2802      	cmp	r0, #2
 800190c:	d9f2      	bls.n	80018f4 <HAL_RCC_OscConfig+0x226>
            return HAL_TIMEOUT;
 800190e:	2003      	movs	r0, #3
 8001910:	e150      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
      RCC_Delay(1);
 8001912:	2001      	movs	r0, #1
 8001914:	f7ff fec3 	bl	800169e <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001918:	6823      	ldr	r3, [r4, #0]
 800191a:	f013 0f04 	tst.w	r3, #4
 800191e:	f000 80b3 	beq.w	8001a88 <HAL_RCC_OscConfig+0x3ba>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001922:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001926:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001930:	d13f      	bne.n	80019b2 <HAL_RCC_OscConfig+0x2e4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001936:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800193a:	69da      	ldr	r2, [r3, #28]
 800193c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001940:	61da      	str	r2, [r3, #28]
 8001942:	69db      	ldr	r3, [r3, #28]
 8001944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001948:	9301      	str	r3, [sp, #4]
 800194a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800194c:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001952:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f413 7f80 	tst.w	r3, #256	; 0x100
 800195c:	d02b      	beq.n	80019b6 <HAL_RCC_OscConfig+0x2e8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800195e:	68e3      	ldr	r3, [r4, #12]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d042      	beq.n	80019ea <HAL_RCC_OscConfig+0x31c>
 8001964:	2b00      	cmp	r3, #0
 8001966:	d15e      	bne.n	8001a26 <HAL_RCC_OscConfig+0x358>
 8001968:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800196c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001970:	6a1a      	ldr	r2, [r3, #32]
 8001972:	f022 0201 	bic.w	r2, r2, #1
 8001976:	621a      	str	r2, [r3, #32]
 8001978:	6a1a      	ldr	r2, [r3, #32]
 800197a:	f022 0204 	bic.w	r2, r2, #4
 800197e:	621a      	str	r2, [r3, #32]
 8001980:	e03b      	b.n	80019fa <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_LSI_DISABLE();
 8001982:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001986:	f2c4 2342 	movt	r3, #16962	; 0x4242
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800198e:	f7fe ffc4 	bl	800091a <HAL_GetTick>
 8001992:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001998:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800199c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199e:	f013 0f02 	tst.w	r3, #2
 80019a2:	d0b9      	beq.n	8001918 <HAL_RCC_OscConfig+0x24a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a4:	f7fe ffb9 	bl	800091a <HAL_GetTick>
 80019a8:	1b40      	subs	r0, r0, r5
 80019aa:	2802      	cmp	r0, #2
 80019ac:	d9f2      	bls.n	8001994 <HAL_RCC_OscConfig+0x2c6>
          return HAL_TIMEOUT;
 80019ae:	2003      	movs	r0, #3
 80019b0:	e100      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
    FlagStatus       pwrclkchanged = RESET;
 80019b2:	2500      	movs	r5, #0
 80019b4:	e7cb      	b.n	800194e <HAL_RCC_OscConfig+0x280>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019b6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80019ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019c4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80019c6:	f7fe ffa8 	bl	800091a <HAL_GetTick>
 80019ca:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019cc:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80019d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80019da:	d1c0      	bne.n	800195e <HAL_RCC_OscConfig+0x290>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019dc:	f7fe ff9d 	bl	800091a <HAL_GetTick>
 80019e0:	1b80      	subs	r0, r0, r6
 80019e2:	2864      	cmp	r0, #100	; 0x64
 80019e4:	d9f2      	bls.n	80019cc <HAL_RCC_OscConfig+0x2fe>
          return HAL_TIMEOUT;
 80019e6:	2003      	movs	r0, #3
 80019e8:	e0e4      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019f2:	6a1a      	ldr	r2, [r3, #32]
 80019f4:	f042 0201 	orr.w	r2, r2, #1
 80019f8:	621a      	str	r2, [r3, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019fa:	68e3      	ldr	r3, [r4, #12]
 80019fc:	b37b      	cbz	r3, 8001a5e <HAL_RCC_OscConfig+0x390>
      tickstart = HAL_GetTick();
 80019fe:	f7fe ff8c 	bl	800091a <HAL_GetTick>
 8001a02:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	f013 0f02 	tst.w	r3, #2
 8001a12:	d138      	bne.n	8001a86 <HAL_RCC_OscConfig+0x3b8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a14:	f7fe ff81 	bl	800091a <HAL_GetTick>
 8001a18:	1b80      	subs	r0, r0, r6
 8001a1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a1e:	4298      	cmp	r0, r3
 8001a20:	d9f0      	bls.n	8001a04 <HAL_RCC_OscConfig+0x336>
          return HAL_TIMEOUT;
 8001a22:	2003      	movs	r0, #3
 8001a24:	e0c6      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a26:	2b05      	cmp	r3, #5
 8001a28:	d00c      	beq.n	8001a44 <HAL_RCC_OscConfig+0x376>
 8001a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a32:	6a1a      	ldr	r2, [r3, #32]
 8001a34:	f022 0201 	bic.w	r2, r2, #1
 8001a38:	621a      	str	r2, [r3, #32]
 8001a3a:	6a1a      	ldr	r2, [r3, #32]
 8001a3c:	f022 0204 	bic.w	r2, r2, #4
 8001a40:	621a      	str	r2, [r3, #32]
 8001a42:	e7da      	b.n	80019fa <HAL_RCC_OscConfig+0x32c>
 8001a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a4c:	6a1a      	ldr	r2, [r3, #32]
 8001a4e:	f042 0204 	orr.w	r2, r2, #4
 8001a52:	621a      	str	r2, [r3, #32]
 8001a54:	6a1a      	ldr	r2, [r3, #32]
 8001a56:	f042 0201 	orr.w	r2, r2, #1
 8001a5a:	621a      	str	r2, [r3, #32]
 8001a5c:	e7cd      	b.n	80019fa <HAL_RCC_OscConfig+0x32c>
      tickstart = HAL_GetTick();
 8001a5e:	f7fe ff5c 	bl	800091a <HAL_GetTick>
 8001a62:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	f013 0f02 	tst.w	r3, #2
 8001a72:	d008      	beq.n	8001a86 <HAL_RCC_OscConfig+0x3b8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a74:	f7fe ff51 	bl	800091a <HAL_GetTick>
 8001a78:	1b80      	subs	r0, r0, r6
 8001a7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a7e:	4298      	cmp	r0, r3
 8001a80:	d9f0      	bls.n	8001a64 <HAL_RCC_OscConfig+0x396>
          return HAL_TIMEOUT;
 8001a82:	2003      	movs	r0, #3
 8001a84:	e096      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
    if (pwrclkchanged == SET)
 8001a86:	bb2d      	cbnz	r5, 8001ad4 <HAL_RCC_OscConfig+0x406>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a88:	69e3      	ldr	r3, [r4, #28]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	f000 8091 	beq.w	8001bb2 <HAL_RCC_OscConfig+0x4e4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a94:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a98:	6852      	ldr	r2, [r2, #4]
 8001a9a:	f002 020c 	and.w	r2, r2, #12
 8001a9e:	2a08      	cmp	r2, #8
 8001aa0:	d06e      	beq.n	8001b80 <HAL_RCC_OscConfig+0x4b2>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d01f      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_PLL_DISABLE();
 8001aa6:	2360      	movs	r3, #96	; 0x60
 8001aa8:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ab0:	f7fe ff33 	bl	800091a <HAL_GetTick>
 8001ab4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001ac4:	d05a      	beq.n	8001b7c <HAL_RCC_OscConfig+0x4ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac6:	f7fe ff28 	bl	800091a <HAL_GetTick>
 8001aca:	1b00      	subs	r0, r0, r4
 8001acc:	2802      	cmp	r0, #2
 8001ace:	d9f2      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x3e8>
            return HAL_TIMEOUT;
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	e06f      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ad8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001adc:	69da      	ldr	r2, [r3, #28]
 8001ade:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001ae2:	61da      	str	r2, [r3, #28]
 8001ae4:	e7d0      	b.n	8001a88 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_PLL_DISABLE();
 8001ae6:	2360      	movs	r3, #96	; 0x60
 8001ae8:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001af0:	f7fe ff13 	bl	800091a <HAL_GetTick>
 8001af4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001b04:	d006      	beq.n	8001b14 <HAL_RCC_OscConfig+0x446>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b06:	f7fe ff08 	bl	800091a <HAL_GetTick>
 8001b0a:	1b40      	subs	r0, r0, r5
 8001b0c:	2802      	cmp	r0, #2
 8001b0e:	d9f2      	bls.n	8001af6 <HAL_RCC_OscConfig+0x428>
            return HAL_TIMEOUT;
 8001b10:	2003      	movs	r0, #3
 8001b12:	e04f      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b14:	6a23      	ldr	r3, [r4, #32]
 8001b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b1a:	d022      	beq.n	8001b62 <HAL_RCC_OscConfig+0x494>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b20:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b24:	6853      	ldr	r3, [r2, #4]
 8001b26:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001b2a:	6a21      	ldr	r1, [r4, #32]
 8001b2c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001b2e:	4301      	orrs	r1, r0
 8001b30:	430b      	orrs	r3, r1
 8001b32:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001b34:	2360      	movs	r3, #96	; 0x60
 8001b36:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b3e:	f7fe feec 	bl	800091a <HAL_GetTick>
 8001b42:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001b52:	d111      	bne.n	8001b78 <HAL_RCC_OscConfig+0x4aa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b54:	f7fe fee1 	bl	800091a <HAL_GetTick>
 8001b58:	1b00      	subs	r0, r0, r4
 8001b5a:	2802      	cmp	r0, #2
 8001b5c:	d9f2      	bls.n	8001b44 <HAL_RCC_OscConfig+0x476>
            return HAL_TIMEOUT;
 8001b5e:	2003      	movs	r0, #3
 8001b60:	e028      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b66:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b6a:	6853      	ldr	r3, [r2, #4]
 8001b6c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001b70:	68a1      	ldr	r1, [r4, #8]
 8001b72:	430b      	orrs	r3, r1
 8001b74:	6053      	str	r3, [r2, #4]
 8001b76:	e7d1      	b.n	8001b1c <HAL_RCC_OscConfig+0x44e>
  return HAL_OK;
 8001b78:	2000      	movs	r0, #0
 8001b7a:	e01b      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	e019      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d019      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x4ea>
        pll_config = RCC->CFGR;
 8001b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b88:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b8c:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8e:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001b92:	6a22      	ldr	r2, [r4, #32]
 8001b94:	4291      	cmp	r1, r2
 8001b96:	d001      	beq.n	8001b9c <HAL_RCC_OscConfig+0x4ce>
          return HAL_ERROR;
 8001b98:	2001      	movs	r0, #1
 8001b9a:	e00b      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ba0:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d00a      	beq.n	8001bbc <HAL_RCC_OscConfig+0x4ee>
          return HAL_ERROR;
 8001ba6:	2001      	movs	r0, #1
 8001ba8:	e004      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
    return HAL_ERROR;
 8001baa:	2001      	movs	r0, #1
}
 8001bac:	4770      	bx	lr
        return HAL_ERROR;
 8001bae:	2001      	movs	r0, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
  return HAL_OK;
 8001bb2:	2000      	movs	r0, #0
}
 8001bb4:	b002      	add	sp, #8
 8001bb6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001bb8:	2001      	movs	r0, #1
 8001bba:	e7fb      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>
  return HAL_OK;
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	e7f9      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4e6>

08001bc0 <HAL_RCC_GetSysClockFreq>:
{
 8001bc0:	b410      	push	{r4}
 8001bc2:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001bc4:	f642 14ac 	movw	r4, #10668	; 0x29ac
 8001bc8:	f6c0 0400 	movt	r4, #2048	; 0x800
 8001bcc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bd0:	f10d 0c18 	add.w	ip, sp, #24
 8001bd4:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001bd8:	8a23      	ldrh	r3, [r4, #16]
 8001bda:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001be6:	685a      	ldr	r2, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001be8:	f002 030c 	and.w	r3, r2, #12
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d123      	bne.n	8001c38 <HAL_RCC_GetSysClockFreq+0x78>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bf0:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8001bf4:	4463      	add	r3, ip
 8001bf6:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bfa:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001bfe:	d108      	bne.n	8001c12 <HAL_RCC_GetSysClockFreq+0x52>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c00:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001c04:	f2c0 003d 	movt	r0, #61	; 0x3d
 8001c08:	fb00 f001 	mul.w	r0, r0, r1
}
 8001c0c:	b007      	add	sp, #28
 8001c0e:	bc10      	pop	{r4}
 8001c10:	4770      	bx	lr
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c16:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	f3c2 4240 	ubfx	r2, r2, #17, #1
 8001c20:	4462      	add	r2, ip
 8001c22:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c26:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001c2a:	f2c0 037a 	movt	r3, #122	; 0x7a
 8001c2e:	fb03 f001 	mul.w	r0, r3, r1
 8001c32:	fbb0 f0f2 	udiv	r0, r0, r2
 8001c36:	e7e9      	b.n	8001c0c <HAL_RCC_GetSysClockFreq+0x4c>
      sysclockfreq = HSE_VALUE;
 8001c38:	f44f 5090 	mov.w	r0, #4608	; 0x1200
 8001c3c:	f2c0 007a 	movt	r0, #122	; 0x7a
  return sysclockfreq;
 8001c40:	e7e4      	b.n	8001c0c <HAL_RCC_GetSysClockFreq+0x4c>

08001c42 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001c42:	2800      	cmp	r0, #0
 8001c44:	f000 80da 	beq.w	8001dfc <HAL_RCC_ClockConfig+0x1ba>
{
 8001c48:	b570      	push	{r4, r5, r6, lr}
 8001c4a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	428b      	cmp	r3, r1
 8001c5c:	d20f      	bcs.n	8001c7e <HAL_RCC_ClockConfig+0x3c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c62:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	f022 0207 	bic.w	r2, r2, #7
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	428b      	cmp	r3, r1
 8001c78:	d001      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x3c>
    return HAL_ERROR;
 8001c7a:	2001      	movs	r0, #1
}
 8001c7c:	bd70      	pop	{r4, r5, r6, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c7e:	6823      	ldr	r3, [r4, #0]
 8001c80:	f013 0f02 	tst.w	r3, #2
 8001c84:	d020      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x86>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c86:	f013 0f04 	tst.w	r3, #4
 8001c8a:	d007      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8001c9a:	605a      	str	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9c:	6823      	ldr	r3, [r4, #0]
 8001c9e:	f013 0f08 	tst.w	r3, #8
 8001ca2:	d007      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x72>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ca8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8001cb2:	605a      	str	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cb8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cbc:	6853      	ldr	r3, [r2, #4]
 8001cbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cc2:	68a0      	ldr	r0, [r4, #8]
 8001cc4:	4303      	orrs	r3, r0
 8001cc6:	6053      	str	r3, [r2, #4]
 8001cc8:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cca:	6823      	ldr	r3, [r4, #0]
 8001ccc:	f013 0f01 	tst.w	r3, #1
 8001cd0:	d041      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x114>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cd2:	6863      	ldr	r3, [r4, #4]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d02a      	beq.n	8001d2e <HAL_RCC_ClockConfig+0xec>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d032      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x100>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ce0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	f012 0f02 	tst.w	r2, #2
 8001cea:	f000 8089 	beq.w	8001e00 <HAL_RCC_ClockConfig+0x1be>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cf2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cf6:	6851      	ldr	r1, [r2, #4]
 8001cf8:	f021 0103 	bic.w	r1, r1, #3
 8001cfc:	430b      	orrs	r3, r1
 8001cfe:	6053      	str	r3, [r2, #4]
    tickstart = HAL_GetTick();
 8001d00:	f7fe fe0b 	bl	800091a <HAL_GetTick>
 8001d04:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 030c 	and.w	r3, r3, #12
 8001d14:	6862      	ldr	r2, [r4, #4]
 8001d16:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d1a:	d01c      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d1c:	f7fe fdfd 	bl	800091a <HAL_GetTick>
 8001d20:	1b80      	subs	r0, r0, r6
 8001d22:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d26:	4298      	cmp	r0, r3
 8001d28:	d9ed      	bls.n	8001d06 <HAL_RCC_ClockConfig+0xc4>
        return HAL_TIMEOUT;
 8001d2a:	2003      	movs	r0, #3
 8001d2c:	e7a6      	b.n	8001c7c <HAL_RCC_ClockConfig+0x3a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d32:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001d3c:	d1d7      	bne.n	8001cee <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8001d3e:	2001      	movs	r0, #1
 8001d40:	e79c      	b.n	8001c7c <HAL_RCC_ClockConfig+0x3a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d42:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d46:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d4a:	6812      	ldr	r2, [r2, #0]
 8001d4c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001d50:	d1cd      	bne.n	8001cee <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8001d52:	2001      	movs	r0, #1
 8001d54:	e792      	b.n	8001c7c <HAL_RCC_ClockConfig+0x3a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d5a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	42ab      	cmp	r3, r5
 8001d66:	d90f      	bls.n	8001d88 <HAL_RCC_ClockConfig+0x146>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	f022 0207 	bic.w	r2, r2, #7
 8001d76:	432a      	orrs	r2, r5
 8001d78:	601a      	str	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	42ab      	cmp	r3, r5
 8001d82:	d001      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 8001d84:	2001      	movs	r0, #1
 8001d86:	e779      	b.n	8001c7c <HAL_RCC_ClockConfig+0x3a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d88:	6823      	ldr	r3, [r4, #0]
 8001d8a:	f013 0f04 	tst.w	r3, #4
 8001d8e:	d009      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x162>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d94:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d98:	6853      	ldr	r3, [r2, #4]
 8001d9a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d9e:	68e1      	ldr	r1, [r4, #12]
 8001da0:	430b      	orrs	r3, r1
 8001da2:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da4:	6823      	ldr	r3, [r4, #0]
 8001da6:	f013 0f08 	tst.w	r3, #8
 8001daa:	d00a      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x180>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001db0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001db4:	6853      	ldr	r3, [r2, #4]
 8001db6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001dba:	6921      	ldr	r1, [r4, #16]
 8001dbc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001dc0:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dc2:	f7ff fefd 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8001dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001dd4:	f642 12d0 	movw	r2, #10704	; 0x29d0
 8001dd8:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001ddc:	5cd3      	ldrb	r3, [r2, r3]
 8001dde:	40d8      	lsrs	r0, r3
 8001de0:	f240 1334 	movw	r3, #308	; 0x134
 8001de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001dea:	f240 133c 	movw	r3, #316	; 0x13c
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	6818      	ldr	r0, [r3, #0]
 8001df4:	f7fe fd49 	bl	800088a <HAL_InitTick>
  return HAL_OK;
 8001df8:	2000      	movs	r0, #0
 8001dfa:	e73f      	b.n	8001c7c <HAL_RCC_ClockConfig+0x3a>
    return HAL_ERROR;
 8001dfc:	2001      	movs	r0, #1
}
 8001dfe:	4770      	bx	lr
        return HAL_ERROR;
 8001e00:	2001      	movs	r0, #1
 8001e02:	e73b      	b.n	8001c7c <HAL_RCC_ClockConfig+0x3a>

08001e04 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8001e04:	f240 1334 	movw	r3, #308	; 0x134
 8001e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	4770      	bx	lr

08001e10 <HAL_RCC_GetPCLK1Freq>:
{
 8001e10:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e12:	f7ff fff7 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001e24:	f642 12e0 	movw	r2, #10720	; 0x29e0
 8001e28:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001e2c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e2e:	40d8      	lsrs	r0, r3
 8001e30:	bd08      	pop	{r3, pc}

08001e32 <HAL_RCC_GetPCLK2Freq>:
{
 8001e32:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e34:	f7ff ffe6 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e3c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001e46:	f642 12e0 	movw	r2, #10720	; 0x29e0
 8001e4a:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001e4e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e50:	40d8      	lsrs	r0, r3
 8001e52:	bd08      	pop	{r3, pc}

08001e54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e54:	b570      	push	{r4, r5, r6, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e5a:	6803      	ldr	r3, [r0, #0]
 8001e5c:	f013 0f01 	tst.w	r3, #1
 8001e60:	d049      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001e70:	d160      	bne.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e7a:	69da      	ldr	r2, [r3, #28]
 8001e7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e80:	61da      	str	r2, [r3, #28]
 8001e82:	69db      	ldr	r3, [r3, #28]
 8001e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e88:	9301      	str	r3, [sp, #4]
 8001e8a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e8c:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001e92:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001e9c:	d04c      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ea2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ea8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001eac:	d017      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001eae:	6862      	ldr	r2, [r4, #4]
 8001eb0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d012      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ec0:	6a19      	ldr	r1, [r3, #32]
 8001ec2:	f421 7040 	bic.w	r0, r1, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ec6:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8001eca:	f2c4 2242 	movt	r2, #16962	; 0x4242
 8001ece:	2601      	movs	r6, #1
 8001ed0:	6016      	str	r6, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ed2:	2600      	movs	r6, #0
 8001ed4:	6016      	str	r6, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ed6:	6218      	str	r0, [r3, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ed8:	f011 0f01 	tst.w	r1, #1
 8001edc:	d146      	bne.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x118>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ede:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ee2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ee6:	6a13      	ldr	r3, [r2, #32]
 8001ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eec:	6861      	ldr	r1, [r4, #4]
 8001eee:	430b      	orrs	r3, r1
 8001ef0:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ef2:	2d00      	cmp	r5, #0
 8001ef4:	d14e      	bne.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x140>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ef6:	6823      	ldr	r3, [r4, #0]
 8001ef8:	f013 0f02 	tst.w	r3, #2
 8001efc:	d009      	beq.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001efe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f02:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f06:	6853      	ldr	r3, [r2, #4]
 8001f08:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f0c:	68a1      	ldr	r1, [r4, #8]
 8001f0e:	430b      	orrs	r3, r1
 8001f10:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	f013 0f10 	tst.w	r3, #16
 8001f18:	d045      	beq.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f22:	6853      	ldr	r3, [r2, #4]
 8001f24:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001f28:	68e1      	ldr	r1, [r4, #12]
 8001f2a:	430b      	orrs	r3, r1
 8001f2c:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f2e:	2000      	movs	r0, #0
}
 8001f30:	b002      	add	sp, #8
 8001f32:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8001f34:	2500      	movs	r5, #0
 8001f36:	e7aa      	b.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x3a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f38:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001f3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f46:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f48:	f7fe fce7 	bl	800091a <HAL_GetTick>
 8001f4c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001f52:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f5c:	d19f      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f5e:	f7fe fcdc 	bl	800091a <HAL_GetTick>
 8001f62:	1b80      	subs	r0, r0, r6
 8001f64:	2864      	cmp	r0, #100	; 0x64
 8001f66:	d9f2      	bls.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          return HAL_TIMEOUT;
 8001f68:	2003      	movs	r0, #3
 8001f6a:	e7e1      	b.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        tickstart = HAL_GetTick();
 8001f6c:	f7fe fcd5 	bl	800091a <HAL_GetTick>
 8001f70:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	f013 0f02 	tst.w	r3, #2
 8001f80:	d1ad      	bne.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x8a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f82:	f7fe fcca 	bl	800091a <HAL_GetTick>
 8001f86:	1b80      	subs	r0, r0, r6
 8001f88:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f8c:	4298      	cmp	r0, r3
 8001f8e:	d9f0      	bls.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x11e>
            return HAL_TIMEOUT;
 8001f90:	2003      	movs	r0, #3
 8001f92:	e7cd      	b.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f9c:	69da      	ldr	r2, [r3, #28]
 8001f9e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001fa2:	61da      	str	r2, [r3, #28]
 8001fa4:	e7a7      	b.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  return HAL_OK;
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	e7c2      	b.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0xdc>

08001faa <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001faa:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fac:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fae:	6a04      	ldr	r4, [r0, #32]
 8001fb0:	f024 0401 	bic.w	r4, r4, #1
 8001fb4:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fb6:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fb8:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fbc:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fc0:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8001fc4:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fc6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001fc8:	6203      	str	r3, [r0, #32]
}
 8001fca:	bc10      	pop	{r4}
 8001fcc:	4770      	bx	lr

08001fce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fce:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fd0:	6a03      	ldr	r3, [r0, #32]
 8001fd2:	f023 0310 	bic.w	r3, r3, #16
 8001fd6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fd8:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001fda:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001fdc:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001fe0:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001fe4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001fe8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001fec:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001fee:	6203      	str	r3, [r0, #32]
}
 8001ff0:	bc10      	pop	{r4}
 8001ff2:	4770      	bx	lr

08001ff4 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001ff4:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ffa:	4319      	orrs	r1, r3
 8001ffc:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002000:	6081      	str	r1, [r0, #8]
}
 8002002:	4770      	bx	lr

08002004 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002004:	6802      	ldr	r2, [r0, #0]
 8002006:	68d3      	ldr	r3, [r2, #12]
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800200e:	6802      	ldr	r2, [r0, #0]
 8002010:	6893      	ldr	r3, [r2, #8]
 8002012:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002016:	2b06      	cmp	r3, #6
 8002018:	d003      	beq.n	8002022 <HAL_TIM_Base_Start_IT+0x1e>
    __HAL_TIM_ENABLE(htim);
 800201a:	6813      	ldr	r3, [r2, #0]
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6013      	str	r3, [r2, #0]
}
 8002022:	2000      	movs	r0, #0
 8002024:	4770      	bx	lr

08002026 <HAL_TIM_PeriodElapsedCallback>:
}
 8002026:	4770      	bx	lr

08002028 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002028:	4770      	bx	lr

0800202a <HAL_TIM_IC_CaptureCallback>:
}
 800202a:	4770      	bx	lr

0800202c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800202c:	4770      	bx	lr

0800202e <HAL_TIM_TriggerCallback>:
}
 800202e:	4770      	bx	lr

08002030 <HAL_TIM_IRQHandler>:
{
 8002030:	b510      	push	{r4, lr}
 8002032:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002034:	6803      	ldr	r3, [r0, #0]
 8002036:	691a      	ldr	r2, [r3, #16]
 8002038:	f012 0f02 	tst.w	r2, #2
 800203c:	d011      	beq.n	8002062 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800203e:	68da      	ldr	r2, [r3, #12]
 8002040:	f012 0f02 	tst.w	r2, #2
 8002044:	d00d      	beq.n	8002062 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002046:	f06f 0202 	mvn.w	r2, #2
 800204a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800204c:	2301      	movs	r3, #1
 800204e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002050:	6803      	ldr	r3, [r0, #0]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	f013 0f03 	tst.w	r3, #3
 8002058:	d070      	beq.n	800213c <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800205a:	f7ff ffe6 	bl	800202a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	2300      	movs	r3, #0
 8002060:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002062:	6823      	ldr	r3, [r4, #0]
 8002064:	691a      	ldr	r2, [r3, #16]
 8002066:	f012 0f04 	tst.w	r2, #4
 800206a:	d012      	beq.n	8002092 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	f012 0f04 	tst.w	r2, #4
 8002072:	d00e      	beq.n	8002092 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002074:	f06f 0204 	mvn.w	r2, #4
 8002078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800207a:	2302      	movs	r3, #2
 800207c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002086:	d05f      	beq.n	8002148 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8002088:	4620      	mov	r0, r4
 800208a:	f7ff ffce 	bl	800202a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800208e:	2300      	movs	r3, #0
 8002090:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	691a      	ldr	r2, [r3, #16]
 8002096:	f012 0f08 	tst.w	r2, #8
 800209a:	d012      	beq.n	80020c2 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800209c:	68da      	ldr	r2, [r3, #12]
 800209e:	f012 0f08 	tst.w	r2, #8
 80020a2:	d00e      	beq.n	80020c2 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020a4:	f06f 0208 	mvn.w	r2, #8
 80020a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020aa:	2304      	movs	r3, #4
 80020ac:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f013 0f03 	tst.w	r3, #3
 80020b6:	d04e      	beq.n	8002156 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80020b8:	4620      	mov	r0, r4
 80020ba:	f7ff ffb6 	bl	800202a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020be:	2300      	movs	r3, #0
 80020c0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020c2:	6823      	ldr	r3, [r4, #0]
 80020c4:	691a      	ldr	r2, [r3, #16]
 80020c6:	f012 0f10 	tst.w	r2, #16
 80020ca:	d012      	beq.n	80020f2 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	f012 0f10 	tst.w	r2, #16
 80020d2:	d00e      	beq.n	80020f2 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d4:	f06f 0210 	mvn.w	r2, #16
 80020d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020da:	2308      	movs	r3, #8
 80020dc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020de:	6823      	ldr	r3, [r4, #0]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80020e6:	d03d      	beq.n	8002164 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80020e8:	4620      	mov	r0, r4
 80020ea:	f7ff ff9e 	bl	800202a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	2300      	movs	r3, #0
 80020f0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020f2:	6823      	ldr	r3, [r4, #0]
 80020f4:	691a      	ldr	r2, [r3, #16]
 80020f6:	f012 0f01 	tst.w	r2, #1
 80020fa:	d003      	beq.n	8002104 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	f012 0f01 	tst.w	r2, #1
 8002102:	d136      	bne.n	8002172 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002104:	6823      	ldr	r3, [r4, #0]
 8002106:	691a      	ldr	r2, [r3, #16]
 8002108:	f012 0f80 	tst.w	r2, #128	; 0x80
 800210c:	d003      	beq.n	8002116 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002114:	d134      	bne.n	8002180 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	691a      	ldr	r2, [r3, #16]
 800211a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800211e:	d003      	beq.n	8002128 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002126:	d132      	bne.n	800218e <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002128:	6823      	ldr	r3, [r4, #0]
 800212a:	691a      	ldr	r2, [r3, #16]
 800212c:	f012 0f20 	tst.w	r2, #32
 8002130:	d003      	beq.n	800213a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	f012 0f20 	tst.w	r2, #32
 8002138:	d130      	bne.n	800219c <HAL_TIM_IRQHandler+0x16c>
}
 800213a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800213c:	f7ff ff74 	bl	8002028 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002140:	4620      	mov	r0, r4
 8002142:	f7ff ff73 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
 8002146:	e78a      	b.n	800205e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002148:	4620      	mov	r0, r4
 800214a:	f7ff ff6d 	bl	8002028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214e:	4620      	mov	r0, r4
 8002150:	f7ff ff6c 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
 8002154:	e79b      	b.n	800208e <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002156:	4620      	mov	r0, r4
 8002158:	f7ff ff66 	bl	8002028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215c:	4620      	mov	r0, r4
 800215e:	f7ff ff65 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
 8002162:	e7ac      	b.n	80020be <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002164:	4620      	mov	r0, r4
 8002166:	f7ff ff5f 	bl	8002028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800216a:	4620      	mov	r0, r4
 800216c:	f7ff ff5e 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
 8002170:	e7bd      	b.n	80020ee <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002172:	f06f 0201 	mvn.w	r2, #1
 8002176:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002178:	4620      	mov	r0, r4
 800217a:	f7ff ff54 	bl	8002026 <HAL_TIM_PeriodElapsedCallback>
 800217e:	e7c1      	b.n	8002104 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002180:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002184:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002186:	4620      	mov	r0, r4
 8002188:	f000 f90c 	bl	80023a4 <HAL_TIMEx_BreakCallback>
 800218c:	e7c3      	b.n	8002116 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800218e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002192:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002194:	4620      	mov	r0, r4
 8002196:	f7ff ff4a 	bl	800202e <HAL_TIM_TriggerCallback>
 800219a:	e7c5      	b.n	8002128 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800219c:	f06f 0220 	mvn.w	r2, #32
 80021a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80021a2:	4620      	mov	r0, r4
 80021a4:	f000 f8fd 	bl	80023a2 <HAL_TIMEx_CommutCallback>
}
 80021a8:	e7c7      	b.n	800213a <HAL_TIM_IRQHandler+0x10a>

080021aa <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80021aa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021ac:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80021b0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80021b4:	4290      	cmp	r0, r2
 80021b6:	d00e      	beq.n	80021d6 <TIM_Base_SetConfig+0x2c>
 80021b8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021bc:	d00b      	beq.n	80021d6 <TIM_Base_SetConfig+0x2c>
 80021be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021c2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80021c6:	4290      	cmp	r0, r2
 80021c8:	d005      	beq.n	80021d6 <TIM_Base_SetConfig+0x2c>
 80021ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021ce:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80021d2:	4290      	cmp	r0, r2
 80021d4:	d103      	bne.n	80021de <TIM_Base_SetConfig+0x34>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021da:	684a      	ldr	r2, [r1, #4]
 80021dc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021de:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80021e2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80021e6:	4290      	cmp	r0, r2
 80021e8:	d00e      	beq.n	8002208 <TIM_Base_SetConfig+0x5e>
 80021ea:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021ee:	d00b      	beq.n	8002208 <TIM_Base_SetConfig+0x5e>
 80021f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021f4:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80021f8:	4290      	cmp	r0, r2
 80021fa:	d005      	beq.n	8002208 <TIM_Base_SetConfig+0x5e>
 80021fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002200:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002204:	4290      	cmp	r0, r2
 8002206:	d103      	bne.n	8002210 <TIM_Base_SetConfig+0x66>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800220c:	68ca      	ldr	r2, [r1, #12]
 800220e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002210:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002214:	694a      	ldr	r2, [r1, #20]
 8002216:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002218:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800221a:	688b      	ldr	r3, [r1, #8]
 800221c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800221e:	680b      	ldr	r3, [r1, #0]
 8002220:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002222:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002226:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800222a:	4298      	cmp	r0, r3
 800222c:	d002      	beq.n	8002234 <TIM_Base_SetConfig+0x8a>
  TIMx->EGR = TIM_EGR_UG;
 800222e:	2301      	movs	r3, #1
 8002230:	6143      	str	r3, [r0, #20]
}
 8002232:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002234:	690b      	ldr	r3, [r1, #16]
 8002236:	6303      	str	r3, [r0, #48]	; 0x30
 8002238:	e7f9      	b.n	800222e <TIM_Base_SetConfig+0x84>

0800223a <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800223a:	b1a8      	cbz	r0, 8002268 <HAL_TIM_Base_Init+0x2e>
{
 800223c:	b510      	push	{r4, lr}
 800223e:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002240:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002244:	b15b      	cbz	r3, 800225e <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002246:	2302      	movs	r3, #2
 8002248:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800224c:	1d21      	adds	r1, r4, #4
 800224e:	6820      	ldr	r0, [r4, #0]
 8002250:	f7ff ffab 	bl	80021aa <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002254:	2301      	movs	r3, #1
 8002256:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800225a:	2000      	movs	r0, #0
}
 800225c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800225e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002262:	f7fe f9f7 	bl	8000654 <HAL_TIM_Base_MspInit>
 8002266:	e7ee      	b.n	8002246 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002268:	2001      	movs	r0, #1
}
 800226a:	4770      	bx	lr

0800226c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800226c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800226e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002270:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002274:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002278:	430b      	orrs	r3, r1
 800227a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800227c:	6083      	str	r3, [r0, #8]
}
 800227e:	bc10      	pop	{r4}
 8002280:	4770      	bx	lr

08002282 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002282:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002286:	2b01      	cmp	r3, #1
 8002288:	d066      	beq.n	8002358 <HAL_TIM_ConfigClockSource+0xd6>
{
 800228a:	b510      	push	{r4, lr}
 800228c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800228e:	2301      	movs	r3, #1
 8002290:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002294:	2302      	movs	r3, #2
 8002296:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800229a:	6802      	ldr	r2, [r0, #0]
 800229c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800229e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80022a6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80022a8:	680b      	ldr	r3, [r1, #0]
 80022aa:	2b40      	cmp	r3, #64	; 0x40
 80022ac:	d04a      	beq.n	8002344 <HAL_TIM_ConfigClockSource+0xc2>
 80022ae:	d913      	bls.n	80022d8 <HAL_TIM_ConfigClockSource+0x56>
 80022b0:	2b60      	cmp	r3, #96	; 0x60
 80022b2:	d03d      	beq.n	8002330 <HAL_TIM_ConfigClockSource+0xae>
 80022b4:	d91e      	bls.n	80022f4 <HAL_TIM_ConfigClockSource+0x72>
 80022b6:	2b70      	cmp	r3, #112	; 0x70
 80022b8:	d028      	beq.n	800230c <HAL_TIM_ConfigClockSource+0x8a>
 80022ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022be:	d130      	bne.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 80022c0:	68cb      	ldr	r3, [r1, #12]
 80022c2:	684a      	ldr	r2, [r1, #4]
 80022c4:	6889      	ldr	r1, [r1, #8]
 80022c6:	6800      	ldr	r0, [r0, #0]
 80022c8:	f7ff ffd0 	bl	800226c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022cc:	6822      	ldr	r2, [r4, #0]
 80022ce:	6893      	ldr	r3, [r2, #8]
 80022d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022d4:	6093      	str	r3, [r2, #8]
      break;
 80022d6:	e024      	b.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 80022d8:	2b10      	cmp	r3, #16
 80022da:	d006      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0x68>
 80022dc:	d904      	bls.n	80022e8 <HAL_TIM_ConfigClockSource+0x66>
 80022de:	2b20      	cmp	r3, #32
 80022e0:	d003      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0x68>
 80022e2:	2b30      	cmp	r3, #48	; 0x30
 80022e4:	d001      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0x68>
 80022e6:	e01c      	b.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
 80022e8:	b9db      	cbnz	r3, 8002322 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022ea:	4619      	mov	r1, r3
 80022ec:	6820      	ldr	r0, [r4, #0]
 80022ee:	f7ff fe81 	bl	8001ff4 <TIM_ITRx_SetConfig>
      break;
 80022f2:	e016      	b.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 80022f4:	2b50      	cmp	r3, #80	; 0x50
 80022f6:	d114      	bne.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022f8:	68ca      	ldr	r2, [r1, #12]
 80022fa:	6849      	ldr	r1, [r1, #4]
 80022fc:	6800      	ldr	r0, [r0, #0]
 80022fe:	f7ff fe54 	bl	8001faa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002302:	2150      	movs	r1, #80	; 0x50
 8002304:	6820      	ldr	r0, [r4, #0]
 8002306:	f7ff fe75 	bl	8001ff4 <TIM_ITRx_SetConfig>
      break;
 800230a:	e00a      	b.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 800230c:	68cb      	ldr	r3, [r1, #12]
 800230e:	684a      	ldr	r2, [r1, #4]
 8002310:	6889      	ldr	r1, [r1, #8]
 8002312:	6800      	ldr	r0, [r0, #0]
 8002314:	f7ff ffaa 	bl	800226c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002318:	6822      	ldr	r2, [r4, #0]
 800231a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800231c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002320:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002322:	2301      	movs	r3, #1
 8002324:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002328:	2000      	movs	r0, #0
 800232a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800232e:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002330:	68ca      	ldr	r2, [r1, #12]
 8002332:	6849      	ldr	r1, [r1, #4]
 8002334:	6800      	ldr	r0, [r0, #0]
 8002336:	f7ff fe4a 	bl	8001fce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800233a:	2160      	movs	r1, #96	; 0x60
 800233c:	6820      	ldr	r0, [r4, #0]
 800233e:	f7ff fe59 	bl	8001ff4 <TIM_ITRx_SetConfig>
      break;
 8002342:	e7ee      	b.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002344:	68ca      	ldr	r2, [r1, #12]
 8002346:	6849      	ldr	r1, [r1, #4]
 8002348:	6800      	ldr	r0, [r0, #0]
 800234a:	f7ff fe2e 	bl	8001faa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800234e:	2140      	movs	r1, #64	; 0x40
 8002350:	6820      	ldr	r0, [r4, #0]
 8002352:	f7ff fe4f 	bl	8001ff4 <TIM_ITRx_SetConfig>
      break;
 8002356:	e7e4      	b.n	8002322 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 8002358:	2002      	movs	r0, #2
}
 800235a:	4770      	bx	lr

0800235c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800235c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002360:	2b01      	cmp	r3, #1
 8002362:	d01c      	beq.n	800239e <HAL_TIMEx_MasterConfigSynchronization+0x42>
{
 8002364:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8002366:	2601      	movs	r6, #1
 8002368:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800236c:	2302      	movs	r3, #2
 800236e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002372:	6802      	ldr	r2, [r0, #0]
 8002374:	6855      	ldr	r5, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002376:	6893      	ldr	r3, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002378:	f025 0570 	bic.w	r5, r5, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800237c:	680c      	ldr	r4, [r1, #0]
 800237e:	432c      	orrs	r4, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002380:	f023 0580 	bic.w	r5, r3, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002384:	684b      	ldr	r3, [r1, #4]
 8002386:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002388:	6054      	str	r4, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800238a:	6802      	ldr	r2, [r0, #0]
 800238c:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800238e:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002392:	2300      	movs	r3, #0
 8002394:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002398:	4618      	mov	r0, r3
}
 800239a:	bc70      	pop	{r4, r5, r6}
 800239c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800239e:	2002      	movs	r0, #2
}
 80023a0:	4770      	bx	lr

080023a2 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023a2:	4770      	bx	lr

080023a4 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023a4:	4770      	bx	lr

080023a6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023a6:	6802      	ldr	r2, [r0, #0]
 80023a8:	68d3      	ldr	r3, [r2, #12]
 80023aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80023ae:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023b0:	6802      	ldr	r2, [r0, #0]
 80023b2:	6953      	ldr	r3, [r2, #20]
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023ba:	2320      	movs	r3, #32
 80023bc:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 80023c0:	4770      	bx	lr

080023c2 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023c2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b21      	cmp	r3, #33	; 0x21
 80023ca:	d12a      	bne.n	8002422 <UART_Transmit_IT+0x60>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023cc:	6883      	ldr	r3, [r0, #8]
 80023ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023d2:	d016      	beq.n	8002402 <UART_Transmit_IT+0x40>
        huart->pTxBuffPtr += 1U;
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80023d4:	6a03      	ldr	r3, [r0, #32]
 80023d6:	1c5a      	adds	r2, r3, #1
 80023d8:	6202      	str	r2, [r0, #32]
 80023da:	781a      	ldrb	r2, [r3, #0]
 80023dc:	6803      	ldr	r3, [r0, #0]
 80023de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80023e0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	84c3      	strh	r3, [r0, #38]	; 0x26
 80023e8:	b9eb      	cbnz	r3, 8002426 <UART_Transmit_IT+0x64>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80023ea:	6802      	ldr	r2, [r0, #0]
 80023ec:	68d3      	ldr	r3, [r2, #12]
 80023ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023f2:	60d3      	str	r3, [r2, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80023f4:	6802      	ldr	r2, [r0, #0]
 80023f6:	68d3      	ldr	r3, [r2, #12]
 80023f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023fc:	60d3      	str	r3, [r2, #12]
    }
    return HAL_OK;
 80023fe:	2000      	movs	r0, #0
 8002400:	4770      	bx	lr
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002402:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002404:	881b      	ldrh	r3, [r3, #0]
 8002406:	6802      	ldr	r2, [r0, #0]
 8002408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800240c:	6053      	str	r3, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800240e:	6903      	ldr	r3, [r0, #16]
 8002410:	b91b      	cbnz	r3, 800241a <UART_Transmit_IT+0x58>
        huart->pTxBuffPtr += 2U;
 8002412:	6a03      	ldr	r3, [r0, #32]
 8002414:	3302      	adds	r3, #2
 8002416:	6203      	str	r3, [r0, #32]
 8002418:	e7e2      	b.n	80023e0 <UART_Transmit_IT+0x1e>
        huart->pTxBuffPtr += 1U;
 800241a:	6a03      	ldr	r3, [r0, #32]
 800241c:	3301      	adds	r3, #1
 800241e:	6203      	str	r3, [r0, #32]
 8002420:	e7de      	b.n	80023e0 <UART_Transmit_IT+0x1e>
  }
  else
  {
    return HAL_BUSY;
 8002422:	2002      	movs	r0, #2
 8002424:	4770      	bx	lr
    return HAL_OK;
 8002426:	2000      	movs	r0, #0
  }
}
 8002428:	4770      	bx	lr

0800242a <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800242a:	b538      	push	{r3, r4, r5, lr}
 800242c:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800242e:	6802      	ldr	r2, [r0, #0]
 8002430:	6913      	ldr	r3, [r2, #16]
 8002432:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002436:	68c1      	ldr	r1, [r0, #12]
 8002438:	430b      	orrs	r3, r1
 800243a:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800243c:	6883      	ldr	r3, [r0, #8]
 800243e:	6902      	ldr	r2, [r0, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	6942      	ldr	r2, [r0, #20]
 8002444:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002446:	6801      	ldr	r1, [r0, #0]
 8002448:	68cb      	ldr	r3, [r1, #12]
 800244a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800244e:	f023 030c 	bic.w	r3, r3, #12
 8002452:	4313      	orrs	r3, r2
 8002454:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002456:	6802      	ldr	r2, [r0, #0]
 8002458:	6953      	ldr	r3, [r2, #20]
 800245a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800245e:	6981      	ldr	r1, [r0, #24]
 8002460:	430b      	orrs	r3, r1
 8002462:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002464:	6802      	ldr	r2, [r0, #0]
 8002466:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800246a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800246e:	429a      	cmp	r2, r3
 8002470:	d022      	beq.n	80024b8 <UART_SetConfig+0x8e>
    pclk = HAL_RCC_GetPCLK2Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002472:	f7ff fccd 	bl	8001e10 <HAL_RCC_GetPCLK1Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002476:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800247a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800247e:	6863      	ldr	r3, [r4, #4]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	fbb0 f0f3 	udiv	r0, r0, r3
 8002486:	f248 551f 	movw	r5, #34079	; 0x851f
 800248a:	f2c5 15eb 	movt	r5, #20971	; 0x51eb
 800248e:	fba5 3200 	umull	r3, r2, r5, r0
 8002492:	0951      	lsrs	r1, r2, #5
 8002494:	2264      	movs	r2, #100	; 0x64
 8002496:	fb02 0211 	mls	r2, r2, r1, r0
 800249a:	0113      	lsls	r3, r2, #4
 800249c:	3332      	adds	r3, #50	; 0x32
 800249e:	fba5 2303 	umull	r2, r3, r5, r3
 80024a2:	095b      	lsrs	r3, r3, #5
 80024a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024a8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80024ac:	f003 030f 	and.w	r3, r3, #15
 80024b0:	6821      	ldr	r1, [r4, #0]
 80024b2:	4413      	add	r3, r2
 80024b4:	608b      	str	r3, [r1, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 80024b6:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 80024b8:	f7ff fcbb 	bl	8001e32 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80024c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80024c4:	6863      	ldr	r3, [r4, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80024cc:	f248 551f 	movw	r5, #34079	; 0x851f
 80024d0:	f2c5 15eb 	movt	r5, #20971	; 0x51eb
 80024d4:	fba5 3200 	umull	r3, r2, r5, r0
 80024d8:	0951      	lsrs	r1, r2, #5
 80024da:	2264      	movs	r2, #100	; 0x64
 80024dc:	fb02 0211 	mls	r2, r2, r1, r0
 80024e0:	0113      	lsls	r3, r2, #4
 80024e2:	3332      	adds	r3, #50	; 0x32
 80024e4:	fba5 2303 	umull	r2, r3, r5, r3
 80024e8:	095b      	lsrs	r3, r3, #5
 80024ea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024ee:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	6821      	ldr	r1, [r4, #0]
 80024f8:	4413      	add	r3, r2
 80024fa:	608b      	str	r3, [r1, #8]
 80024fc:	e7db      	b.n	80024b6 <UART_SetConfig+0x8c>

080024fe <UART_WaitOnFlagUntilTimeout>:
{
 80024fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002502:	4605      	mov	r5, r0
 8002504:	460f      	mov	r7, r1
 8002506:	4616      	mov	r6, r2
 8002508:	4698      	mov	r8, r3
 800250a:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800250c:	682b      	ldr	r3, [r5, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	ea37 0303 	bics.w	r3, r7, r3
 8002514:	bf0c      	ite	eq
 8002516:	2301      	moveq	r3, #1
 8002518:	2300      	movne	r3, #0
 800251a:	42b3      	cmp	r3, r6
 800251c:	d11d      	bne.n	800255a <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800251e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002522:	d0f3      	beq.n	800250c <UART_WaitOnFlagUntilTimeout+0xe>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002524:	b12c      	cbz	r4, 8002532 <UART_WaitOnFlagUntilTimeout+0x34>
 8002526:	f7fe f9f8 	bl	800091a <HAL_GetTick>
 800252a:	eba0 0008 	sub.w	r0, r0, r8
 800252e:	42a0      	cmp	r0, r4
 8002530:	d9ec      	bls.n	800250c <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002532:	682a      	ldr	r2, [r5, #0]
 8002534:	68d3      	ldr	r3, [r2, #12]
 8002536:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800253a:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800253c:	682a      	ldr	r2, [r5, #0]
 800253e:	6953      	ldr	r3, [r2, #20]
 8002540:	f023 0301 	bic.w	r3, r3, #1
 8002544:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002546:	2320      	movs	r3, #32
 8002548:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800254c:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002550:	2300      	movs	r3, #0
 8002552:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8002556:	2003      	movs	r0, #3
 8002558:	e000      	b.n	800255c <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 800255a:	2000      	movs	r0, #0
}
 800255c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002560 <HAL_UART_Init>:
  if (huart == NULL)
 8002560:	b358      	cbz	r0, 80025ba <HAL_UART_Init+0x5a>
{
 8002562:	b510      	push	{r4, lr}
 8002564:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002566:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800256a:	b30b      	cbz	r3, 80025b0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800256c:	2324      	movs	r3, #36	; 0x24
 800256e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002572:	6822      	ldr	r2, [r4, #0]
 8002574:	68d3      	ldr	r3, [r2, #12]
 8002576:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800257a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800257c:	4620      	mov	r0, r4
 800257e:	f7ff ff54 	bl	800242a <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002582:	6822      	ldr	r2, [r4, #0]
 8002584:	6913      	ldr	r3, [r2, #16]
 8002586:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800258a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800258c:	6822      	ldr	r2, [r4, #0]
 800258e:	6953      	ldr	r3, [r2, #20]
 8002590:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002594:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002596:	6822      	ldr	r2, [r4, #0]
 8002598:	68d3      	ldr	r3, [r2, #12]
 800259a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800259e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a0:	2000      	movs	r0, #0
 80025a2:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80025a4:	2320      	movs	r3, #32
 80025a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80025aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80025ae:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80025b0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80025b4:	f7fe f86d 	bl	8000692 <HAL_UART_MspInit>
 80025b8:	e7d8      	b.n	800256c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80025ba:	2001      	movs	r0, #1
}
 80025bc:	4770      	bx	lr

080025be <HAL_UART_Transmit>:
{
 80025be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80025c6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b20      	cmp	r3, #32
 80025ce:	d155      	bne.n	800267c <HAL_UART_Transmit+0xbe>
 80025d0:	4604      	mov	r4, r0
 80025d2:	460d      	mov	r5, r1
 80025d4:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80025d6:	2900      	cmp	r1, #0
 80025d8:	d055      	beq.n	8002686 <HAL_UART_Transmit+0xc8>
 80025da:	2a00      	cmp	r2, #0
 80025dc:	d055      	beq.n	800268a <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 80025de:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d053      	beq.n	800268e <HAL_UART_Transmit+0xd0>
 80025e6:	2301      	movs	r3, #1
 80025e8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025f0:	2321      	movs	r3, #33	; 0x21
 80025f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80025f6:	f7fe f990 	bl	800091a <HAL_GetTick>
 80025fa:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80025fc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002600:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002604:	e010      	b.n	8002628 <HAL_UART_Transmit+0x6a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002606:	9600      	str	r6, [sp, #0]
 8002608:	463b      	mov	r3, r7
 800260a:	2200      	movs	r2, #0
 800260c:	2180      	movs	r1, #128	; 0x80
 800260e:	4620      	mov	r0, r4
 8002610:	f7ff ff75 	bl	80024fe <UART_WaitOnFlagUntilTimeout>
 8002614:	2800      	cmp	r0, #0
 8002616:	d13c      	bne.n	8002692 <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002618:	882b      	ldrh	r3, [r5, #0]
 800261a:	6822      	ldr	r2, [r4, #0]
 800261c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002620:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002622:	6923      	ldr	r3, [r4, #16]
 8002624:	b9c3      	cbnz	r3, 8002658 <HAL_UART_Transmit+0x9a>
          pData += 2U;
 8002626:	3502      	adds	r5, #2
    while (huart->TxXferCount > 0U)
 8002628:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800262a:	b29b      	uxth	r3, r3
 800262c:	b1b3      	cbz	r3, 800265c <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 800262e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002630:	3b01      	subs	r3, #1
 8002632:	b29b      	uxth	r3, r3
 8002634:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002636:	68a3      	ldr	r3, [r4, #8]
 8002638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800263c:	d0e3      	beq.n	8002606 <HAL_UART_Transmit+0x48>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800263e:	9600      	str	r6, [sp, #0]
 8002640:	463b      	mov	r3, r7
 8002642:	2200      	movs	r2, #0
 8002644:	2180      	movs	r1, #128	; 0x80
 8002646:	4620      	mov	r0, r4
 8002648:	f7ff ff59 	bl	80024fe <UART_WaitOnFlagUntilTimeout>
 800264c:	bb18      	cbnz	r0, 8002696 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800264e:	782a      	ldrb	r2, [r5, #0]
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	3501      	adds	r5, #1
 8002656:	e7e7      	b.n	8002628 <HAL_UART_Transmit+0x6a>
          pData += 1U;
 8002658:	3501      	adds	r5, #1
 800265a:	e7e5      	b.n	8002628 <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800265c:	9600      	str	r6, [sp, #0]
 800265e:	463b      	mov	r3, r7
 8002660:	2200      	movs	r2, #0
 8002662:	2140      	movs	r1, #64	; 0x40
 8002664:	4620      	mov	r0, r4
 8002666:	f7ff ff4a 	bl	80024fe <UART_WaitOnFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	b9a8      	cbnz	r0, 800269a <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 800266e:	2220      	movs	r2, #32
 8002670:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002674:	2200      	movs	r2, #0
 8002676:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 800267a:	e000      	b.n	800267e <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 800267c:	2302      	movs	r3, #2
}
 800267e:	4618      	mov	r0, r3
 8002680:	b002      	add	sp, #8
 8002682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e7f9      	b.n	800267e <HAL_UART_Transmit+0xc0>
 800268a:	2301      	movs	r3, #1
 800268c:	e7f7      	b.n	800267e <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 800268e:	2302      	movs	r3, #2
 8002690:	e7f5      	b.n	800267e <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e7f3      	b.n	800267e <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e7f1      	b.n	800267e <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e7ef      	b.n	800267e <HAL_UART_Transmit+0xc0>

0800269e <HAL_UART_TxCpltCallback>:
}
 800269e:	4770      	bx	lr

080026a0 <UART_EndTransmit_IT>:
{
 80026a0:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80026a2:	6801      	ldr	r1, [r0, #0]
 80026a4:	68cb      	ldr	r3, [r1, #12]
 80026a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026aa:	60cb      	str	r3, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 80026ac:	2320      	movs	r3, #32
 80026ae:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80026b2:	f7ff fff4 	bl	800269e <HAL_UART_TxCpltCallback>
}
 80026b6:	2000      	movs	r0, #0
 80026b8:	bd08      	pop	{r3, pc}

080026ba <HAL_UART_RxCpltCallback>:
}
 80026ba:	4770      	bx	lr

080026bc <UART_Receive_IT>:
{
 80026bc:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026be:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b22      	cmp	r3, #34	; 0x22
 80026c6:	d145      	bne.n	8002754 <UART_Receive_IT+0x98>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80026c8:	6883      	ldr	r3, [r0, #8]
 80026ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ce:	d00e      	beq.n	80026ee <UART_Receive_IT+0x32>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80026d0:	6903      	ldr	r3, [r0, #16]
 80026d2:	bb03      	cbnz	r3, 8002716 <UART_Receive_IT+0x5a>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80026d4:	6803      	ldr	r3, [r0, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80026da:	1c59      	adds	r1, r3, #1
 80026dc:	6281      	str	r1, [r0, #40]	; 0x28
 80026de:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 80026e0:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 80026e2:	3b01      	subs	r3, #1
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	85c3      	strh	r3, [r0, #46]	; 0x2e
 80026e8:	b1f3      	cbz	r3, 8002728 <UART_Receive_IT+0x6c>
    return HAL_OK;
 80026ea:	2000      	movs	r0, #0
 80026ec:	e033      	b.n	8002756 <UART_Receive_IT+0x9a>
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80026ee:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 80026f0:	6903      	ldr	r3, [r0, #16]
 80026f2:	b943      	cbnz	r3, 8002706 <UART_Receive_IT+0x4a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026f4:	6803      	ldr	r3, [r0, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026fc:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 2U;
 80026fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002700:	3302      	adds	r3, #2
 8002702:	6283      	str	r3, [r0, #40]	; 0x28
 8002704:	e7ec      	b.n	80026e0 <UART_Receive_IT+0x24>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002706:	6803      	ldr	r3, [r0, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	b2db      	uxtb	r3, r3
 800270c:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 1U;
 800270e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002710:	3301      	adds	r3, #1
 8002712:	6283      	str	r3, [r0, #40]	; 0x28
 8002714:	e7e4      	b.n	80026e0 <UART_Receive_IT+0x24>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002716:	6803      	ldr	r3, [r0, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800271c:	1c51      	adds	r1, r2, #1
 800271e:	6281      	str	r1, [r0, #40]	; 0x28
 8002720:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002724:	7013      	strb	r3, [r2, #0]
 8002726:	e7db      	b.n	80026e0 <UART_Receive_IT+0x24>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002728:	6802      	ldr	r2, [r0, #0]
 800272a:	68d3      	ldr	r3, [r2, #12]
 800272c:	f023 0320 	bic.w	r3, r3, #32
 8002730:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002732:	6802      	ldr	r2, [r0, #0]
 8002734:	68d3      	ldr	r3, [r2, #12]
 8002736:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800273a:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800273c:	6802      	ldr	r2, [r0, #0]
 800273e:	6953      	ldr	r3, [r2, #20]
 8002740:	f023 0301 	bic.w	r3, r3, #1
 8002744:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002746:	2320      	movs	r3, #32
 8002748:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800274c:	f7ff ffb5 	bl	80026ba <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8002750:	2000      	movs	r0, #0
 8002752:	e000      	b.n	8002756 <UART_Receive_IT+0x9a>
    return HAL_BUSY;
 8002754:	2002      	movs	r0, #2
}
 8002756:	bd08      	pop	{r3, pc}

08002758 <HAL_UART_ErrorCallback>:
}
 8002758:	4770      	bx	lr

0800275a <HAL_UART_IRQHandler>:
{
 800275a:	b510      	push	{r4, lr}
 800275c:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800275e:	6802      	ldr	r2, [r0, #0]
 8002760:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002762:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002764:	6952      	ldr	r2, [r2, #20]
  if (errorflags == RESET)
 8002766:	f013 000f 	ands.w	r0, r3, #15
 800276a:	d105      	bne.n	8002778 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800276c:	f013 0f20 	tst.w	r3, #32
 8002770:	d002      	beq.n	8002778 <HAL_UART_IRQHandler+0x1e>
 8002772:	f011 0f20 	tst.w	r1, #32
 8002776:	d156      	bne.n	8002826 <HAL_UART_IRQHandler+0xcc>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002778:	2800      	cmp	r0, #0
 800277a:	d06a      	beq.n	8002852 <HAL_UART_IRQHandler+0xf8>
 800277c:	f012 0201 	ands.w	r2, r2, #1
 8002780:	d102      	bne.n	8002788 <HAL_UART_IRQHandler+0x2e>
 8002782:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002786:	d064      	beq.n	8002852 <HAL_UART_IRQHandler+0xf8>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002788:	f013 0f01 	tst.w	r3, #1
 800278c:	d006      	beq.n	800279c <HAL_UART_IRQHandler+0x42>
 800278e:	f411 7f80 	tst.w	r1, #256	; 0x100
 8002792:	d003      	beq.n	800279c <HAL_UART_IRQHandler+0x42>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002794:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002796:	f040 0001 	orr.w	r0, r0, #1
 800279a:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800279c:	f013 0f04 	tst.w	r3, #4
 80027a0:	d004      	beq.n	80027ac <HAL_UART_IRQHandler+0x52>
 80027a2:	b11a      	cbz	r2, 80027ac <HAL_UART_IRQHandler+0x52>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027a4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80027a6:	f040 0002 	orr.w	r0, r0, #2
 80027aa:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027ac:	f013 0f02 	tst.w	r3, #2
 80027b0:	d004      	beq.n	80027bc <HAL_UART_IRQHandler+0x62>
 80027b2:	b11a      	cbz	r2, 80027bc <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027b4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80027b6:	f040 0004 	orr.w	r0, r0, #4
 80027ba:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027bc:	f013 0f08 	tst.w	r3, #8
 80027c0:	d004      	beq.n	80027cc <HAL_UART_IRQHandler+0x72>
 80027c2:	b11a      	cbz	r2, 80027cc <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027c4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027c6:	f042 0208 	orr.w	r2, r2, #8
 80027ca:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027cc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027ce:	2a00      	cmp	r2, #0
 80027d0:	d04b      	beq.n	800286a <HAL_UART_IRQHandler+0x110>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027d2:	f013 0f20 	tst.w	r3, #32
 80027d6:	d002      	beq.n	80027de <HAL_UART_IRQHandler+0x84>
 80027d8:	f011 0f20 	tst.w	r1, #32
 80027dc:	d127      	bne.n	800282e <HAL_UART_IRQHandler+0xd4>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027de:	6823      	ldr	r3, [r4, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027e6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027e8:	f012 0f08 	tst.w	r2, #8
 80027ec:	d100      	bne.n	80027f0 <HAL_UART_IRQHandler+0x96>
 80027ee:	b353      	cbz	r3, 8002846 <HAL_UART_IRQHandler+0xec>
        UART_EndRxTransfer(huart);
 80027f0:	4620      	mov	r0, r4
 80027f2:	f7ff fdd8 	bl	80023a6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	695a      	ldr	r2, [r3, #20]
 80027fa:	f012 0f40 	tst.w	r2, #64	; 0x40
 80027fe:	d01e      	beq.n	800283e <HAL_UART_IRQHandler+0xe4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002800:	695a      	ldr	r2, [r3, #20]
 8002802:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002806:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002808:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800280a:	b1a2      	cbz	r2, 8002836 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800280c:	f642 037d 	movw	r3, #10365	; 0x287d
 8002810:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002814:	6353      	str	r3, [r2, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002816:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002818:	f7fe fd14 	bl	8001244 <HAL_DMA_Abort_IT>
 800281c:	b328      	cbz	r0, 800286a <HAL_UART_IRQHandler+0x110>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800281e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002820:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002822:	4798      	blx	r3
 8002824:	e021      	b.n	800286a <HAL_UART_IRQHandler+0x110>
      UART_Receive_IT(huart);
 8002826:	4620      	mov	r0, r4
 8002828:	f7ff ff48 	bl	80026bc <UART_Receive_IT>
      return;
 800282c:	e01d      	b.n	800286a <HAL_UART_IRQHandler+0x110>
        UART_Receive_IT(huart);
 800282e:	4620      	mov	r0, r4
 8002830:	f7ff ff44 	bl	80026bc <UART_Receive_IT>
 8002834:	e7d3      	b.n	80027de <HAL_UART_IRQHandler+0x84>
            HAL_UART_ErrorCallback(huart);
 8002836:	4620      	mov	r0, r4
 8002838:	f7ff ff8e 	bl	8002758 <HAL_UART_ErrorCallback>
 800283c:	e015      	b.n	800286a <HAL_UART_IRQHandler+0x110>
          HAL_UART_ErrorCallback(huart);
 800283e:	4620      	mov	r0, r4
 8002840:	f7ff ff8a 	bl	8002758 <HAL_UART_ErrorCallback>
 8002844:	e011      	b.n	800286a <HAL_UART_IRQHandler+0x110>
        HAL_UART_ErrorCallback(huart);
 8002846:	4620      	mov	r0, r4
 8002848:	f7ff ff86 	bl	8002758 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284c:	2300      	movs	r3, #0
 800284e:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002850:	e00b      	b.n	800286a <HAL_UART_IRQHandler+0x110>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002852:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002856:	d002      	beq.n	800285e <HAL_UART_IRQHandler+0x104>
 8002858:	f011 0f80 	tst.w	r1, #128	; 0x80
 800285c:	d106      	bne.n	800286c <HAL_UART_IRQHandler+0x112>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800285e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002862:	d002      	beq.n	800286a <HAL_UART_IRQHandler+0x110>
 8002864:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002868:	d104      	bne.n	8002874 <HAL_UART_IRQHandler+0x11a>
}
 800286a:	bd10      	pop	{r4, pc}
    UART_Transmit_IT(huart);
 800286c:	4620      	mov	r0, r4
 800286e:	f7ff fda8 	bl	80023c2 <UART_Transmit_IT>
    return;
 8002872:	e7fa      	b.n	800286a <HAL_UART_IRQHandler+0x110>
    UART_EndTransmit_IT(huart);
 8002874:	4620      	mov	r0, r4
 8002876:	f7ff ff13 	bl	80026a0 <UART_EndTransmit_IT>
    return;
 800287a:	e7f6      	b.n	800286a <HAL_UART_IRQHandler+0x110>

0800287c <UART_DMAAbortOnError>:
{
 800287c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800287e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002880:	2300      	movs	r3, #0
 8002882:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002884:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002886:	f7ff ff67 	bl	8002758 <HAL_UART_ErrorCallback>
}
 800288a:	bd08      	pop	{r3, pc}

0800288c <__libc_init_array>:
 800288c:	b570      	push	{r4, r5, r6, lr}
 800288e:	2500      	movs	r5, #0
 8002890:	4e0c      	ldr	r6, [pc, #48]	; (80028c4 <__libc_init_array+0x38>)
 8002892:	4c0d      	ldr	r4, [pc, #52]	; (80028c8 <__libc_init_array+0x3c>)
 8002894:	1ba4      	subs	r4, r4, r6
 8002896:	10a4      	asrs	r4, r4, #2
 8002898:	42a5      	cmp	r5, r4
 800289a:	d109      	bne.n	80028b0 <__libc_init_array+0x24>
 800289c:	f000 f87a 	bl	8002994 <_init>
 80028a0:	2500      	movs	r5, #0
 80028a2:	4e0a      	ldr	r6, [pc, #40]	; (80028cc <__libc_init_array+0x40>)
 80028a4:	4c0a      	ldr	r4, [pc, #40]	; (80028d0 <__libc_init_array+0x44>)
 80028a6:	1ba4      	subs	r4, r4, r6
 80028a8:	10a4      	asrs	r4, r4, #2
 80028aa:	42a5      	cmp	r5, r4
 80028ac:	d105      	bne.n	80028ba <__libc_init_array+0x2e>
 80028ae:	bd70      	pop	{r4, r5, r6, pc}
 80028b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028b4:	4798      	blx	r3
 80028b6:	3501      	adds	r5, #1
 80028b8:	e7ee      	b.n	8002898 <__libc_init_array+0xc>
 80028ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028be:	4798      	blx	r3
 80028c0:	3501      	adds	r5, #1
 80028c2:	e7f2      	b.n	80028aa <__libc_init_array+0x1e>
 80028c4:	08002a10 	.word	0x08002a10
 80028c8:	08002a10 	.word	0x08002a10
 80028cc:	08002a10 	.word	0x08002a10
 80028d0:	08002a14 	.word	0x08002a14

080028d4 <__itoa>:
 80028d4:	1e93      	subs	r3, r2, #2
 80028d6:	2b22      	cmp	r3, #34	; 0x22
 80028d8:	b510      	push	{r4, lr}
 80028da:	460c      	mov	r4, r1
 80028dc:	d904      	bls.n	80028e8 <__itoa+0x14>
 80028de:	2300      	movs	r3, #0
 80028e0:	461c      	mov	r4, r3
 80028e2:	700b      	strb	r3, [r1, #0]
 80028e4:	4620      	mov	r0, r4
 80028e6:	bd10      	pop	{r4, pc}
 80028e8:	2a0a      	cmp	r2, #10
 80028ea:	d109      	bne.n	8002900 <__itoa+0x2c>
 80028ec:	2800      	cmp	r0, #0
 80028ee:	da07      	bge.n	8002900 <__itoa+0x2c>
 80028f0:	232d      	movs	r3, #45	; 0x2d
 80028f2:	700b      	strb	r3, [r1, #0]
 80028f4:	2101      	movs	r1, #1
 80028f6:	4240      	negs	r0, r0
 80028f8:	4421      	add	r1, r4
 80028fa:	f000 f80d 	bl	8002918 <__utoa>
 80028fe:	e7f1      	b.n	80028e4 <__itoa+0x10>
 8002900:	2100      	movs	r1, #0
 8002902:	e7f9      	b.n	80028f8 <__itoa+0x24>

08002904 <itoa>:
 8002904:	f7ff bfe6 	b.w	80028d4 <__itoa>

08002908 <memset>:
 8002908:	4603      	mov	r3, r0
 800290a:	4402      	add	r2, r0
 800290c:	4293      	cmp	r3, r2
 800290e:	d100      	bne.n	8002912 <memset+0xa>
 8002910:	4770      	bx	lr
 8002912:	f803 1b01 	strb.w	r1, [r3], #1
 8002916:	e7f9      	b.n	800290c <memset+0x4>

08002918 <__utoa>:
 8002918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800291a:	b08b      	sub	sp, #44	; 0x2c
 800291c:	4605      	mov	r5, r0
 800291e:	460c      	mov	r4, r1
 8002920:	466e      	mov	r6, sp
 8002922:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <__utoa+0x78>)
 8002924:	f103 0c20 	add.w	ip, r3, #32
 8002928:	4637      	mov	r7, r6
 800292a:	6818      	ldr	r0, [r3, #0]
 800292c:	6859      	ldr	r1, [r3, #4]
 800292e:	3308      	adds	r3, #8
 8002930:	c703      	stmia	r7!, {r0, r1}
 8002932:	4563      	cmp	r3, ip
 8002934:	463e      	mov	r6, r7
 8002936:	d1f7      	bne.n	8002928 <__utoa+0x10>
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	791b      	ldrb	r3, [r3, #4]
 800293c:	6038      	str	r0, [r7, #0]
 800293e:	713b      	strb	r3, [r7, #4]
 8002940:	1e93      	subs	r3, r2, #2
 8002942:	2b22      	cmp	r3, #34	; 0x22
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	d904      	bls.n	8002954 <__utoa+0x3c>
 800294a:	7023      	strb	r3, [r4, #0]
 800294c:	461c      	mov	r4, r3
 800294e:	4620      	mov	r0, r4
 8002950:	b00b      	add	sp, #44	; 0x2c
 8002952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002954:	1e66      	subs	r6, r4, #1
 8002956:	fbb5 f0f2 	udiv	r0, r5, r2
 800295a:	fb02 5510 	mls	r5, r2, r0, r5
 800295e:	af0a      	add	r7, sp, #40	; 0x28
 8002960:	443d      	add	r5, r7
 8002962:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8002966:	1c59      	adds	r1, r3, #1
 8002968:	f806 5f01 	strb.w	r5, [r6, #1]!
 800296c:	4605      	mov	r5, r0
 800296e:	b968      	cbnz	r0, 800298c <__utoa+0x74>
 8002970:	4622      	mov	r2, r4
 8002972:	5460      	strb	r0, [r4, r1]
 8002974:	4423      	add	r3, r4
 8002976:	1b19      	subs	r1, r3, r4
 8002978:	1b10      	subs	r0, r2, r4
 800297a:	4281      	cmp	r1, r0
 800297c:	dde7      	ble.n	800294e <__utoa+0x36>
 800297e:	7811      	ldrb	r1, [r2, #0]
 8002980:	7818      	ldrb	r0, [r3, #0]
 8002982:	f802 0b01 	strb.w	r0, [r2], #1
 8002986:	f803 1901 	strb.w	r1, [r3], #-1
 800298a:	e7f4      	b.n	8002976 <__utoa+0x5e>
 800298c:	460b      	mov	r3, r1
 800298e:	e7e2      	b.n	8002956 <__utoa+0x3e>
 8002990:	080029e8 	.word	0x080029e8

08002994 <_init>:
 8002994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002996:	bf00      	nop
 8002998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800299a:	bc08      	pop	{r3}
 800299c:	469e      	mov	lr, r3
 800299e:	4770      	bx	lr

080029a0 <_fini>:
 80029a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a2:	bf00      	nop
 80029a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029a6:	bc08      	pop	{r3}
 80029a8:	469e      	mov	lr, r3
 80029aa:	4770      	bx	lr
