<stg><name>Invert</name>


<trans_list>

<trans id="476" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="30" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Data_In_V_data_V, i4 %Data_In_V_keep_V, i4 %Data_In_V_strb_V, i2 %Data_In_V_user_V, i1 %Data_In_V_last_V, i5 %Data_In_V_id_V, i6 %Data_In_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Data_In_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Data_In_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Data_In_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %Data_In_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Data_In_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %Data_In_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %Data_In_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Data_Out_V_data_V, i4 %Data_Out_V_keep_V, i4 %Data_Out_V_strb_V, i2 %Data_Out_V_user_V, i1 %Data_Out_V_last_V, i5 %Data_Out_V_id_V, i6 %Data_Out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Data_Out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Data_Out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Data_Out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %Data_Out_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Data_Out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %Data_Out_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %Data_Out_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:18 %R = alloca i64 1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
:19 %G = alloca i64 1

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
:20 %B = alloca i64 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:21 %Count = alloca i64 1

]]></Node>
<StgValue><ssdm name="Count"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
:22 %Old_R = alloca i64 1

]]></Node>
<StgValue><ssdm name="Old_R"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
:23 %Old_G = alloca i64 1

]]></Node>
<StgValue><ssdm name="Old_G"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:24 %Current_Write = alloca i64 1

]]></Node>
<StgValue><ssdm name="Current_Write"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:25 %Write_Count = alloca i64 1

]]></Node>
<StgValue><ssdm name="Write_Count"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="64">
<![CDATA[
:26 %Inversed_Value = alloca i64 1

]]></Node>
<StgValue><ssdm name="Inversed_Value"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="64">
<![CDATA[
:27 %Inversed_Value_Old = alloca i64 1

]]></Node>
<StgValue><ssdm name="Inversed_Value_Old"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28 %store_ln22 = store i8 0, i8 %R

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29 %store_ln23 = store i8 0, i8 %G

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30 %store_ln24 = store i8 0, i8 %B

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %store_ln31 = store i32 0, i32 %Count

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32 %store_ln32 = store i8 0, i8 %Old_R

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33 %store_ln33 = store i8 0, i8 %Old_G

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %store_ln34 = store i32 0, i32 %Current_Write

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %store_ln35 = store i32 0, i32 %Write_Count

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36 %store_ln36 = store i8 0, i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37 %store_ln37 = store i8 0, i8 %Inversed_Value_Old

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:38 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:2 %empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %Data_In_V_data_V, i4 %Data_In_V_keep_V, i4 %Data_In_V_strb_V, i2 %Data_In_V_user_V, i1 %Data_In_V_last_V, i5 %Data_In_V_id_V, i6 %Data_In_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="54">
<![CDATA[
:3 %tmp_data_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="54">
<![CDATA[
:4 %tmp_last_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
:5 %R_5 = trunc i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="R_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6 %Count_load = load i32 %Count

]]></Node>
<StgValue><ssdm name="Count_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln46 = icmp_eq  i32 %Count_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln46 = br i1 %icmp_ln46, void, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %Count_load_2 = load i32 %Count

]]></Node>
<StgValue><ssdm name="Count_load_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln56 = icmp_eq  i32 %Count_load_2, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln56 = br i1 %icmp_ln56, void, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %Count_load_4 = load i32 %Count

]]></Node>
<StgValue><ssdm name="Count_load_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln66 = icmp_eq  i32 %Count_load_4, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln66 = br i1 %icmp_ln66, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %R_3 = load i8 %Old_R

]]></Node>
<StgValue><ssdm name="R_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:1 %store_ln67 = store i8 %R_3, i8 %R

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %G_3 = load i8 %Old_G

]]></Node>
<StgValue><ssdm name="G_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:3 %store_ln68 = store i8 %G_3, i8 %G

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:4 %store_ln69 = store i8 %R_5, i8 %B

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %R_load_2 = load i8 %R

]]></Node>
<StgValue><ssdm name="R_load_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %G_load_2 = load i8 %G

]]></Node>
<StgValue><ssdm name="G_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %B_load_2 = load i8 %B

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43 %R_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="R_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:44 %store_ln73 = store i8 %R_4, i8 %R

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %G_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="G_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:46 %store_ln74 = store i8 %G_4, i8 %G

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:48 %store_ln75 = store i8 %trunc_ln2, i8 %B

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %R_2 = load i8 %Old_R

]]></Node>
<StgValue><ssdm name="R_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:1 %store_ln57 = store i8 %R_2, i8 %R

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:2 %store_ln58 = store i8 %R_5, i8 %G

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %B_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:4 %store_ln59 = store i8 %B_2, i8 %B

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %Old_R_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="Old_R_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6 %store_ln60 = store i8 %Old_R_1, i8 %Old_R

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:8 %store_ln61 = store i8 %trunc_ln1, i8 %Old_G

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:9 %Count_load_3 = load i32 %Count

]]></Node>
<StgValue><ssdm name="Count_load_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %Count_2 = add i32 %Count_load_3, i32 1

]]></Node>
<StgValue><ssdm name="Count_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:11 %store_ln62 = store i32 %Count_2, i32 %Count

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:0 %store_ln48 = store i8 %R_5, i8 %R

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %G_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="G_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:2 %store_ln49 = store i8 %G_1, i8 %G

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %B_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:4 %store_ln50 = store i8 %B_1, i8 %B

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:6 %store_ln51 = store i8 %trunc_ln, i8 %Old_R

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7 %Count_load_1 = load i32 %Count

]]></Node>
<StgValue><ssdm name="Count_load_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %Count_1 = add i32 %Count_load_1, i32 1

]]></Node>
<StgValue><ssdm name="Count_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:9 %store_ln52 = store i32 %Count_1, i32 %Count

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0 %Write_Count_load = load i32 %Write_Count

]]></Node>
<StgValue><ssdm name="Write_Count_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %icmp_ln81 = icmp_eq  i32 %Write_Count_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln81 = br i1 %icmp_ln81, void, void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %Write_Count_load_2 = load i32 %Write_Count

]]></Node>
<StgValue><ssdm name="Write_Count_load_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln85 = icmp_eq  i32 %Write_Count_load_2, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln85 = br i1 %icmp_ln85, void, void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %Write_Count_load_4 = load i32 %Write_Count

]]></Node>
<StgValue><ssdm name="Write_Count_load_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln89 = icmp_eq  i32 %Write_Count_load_4, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln89 = br i1 %icmp_ln89, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:15 %store_ln95 = store i32 0, i32 %Write_Count

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8 %Write_Count_load_3 = load i32 %Write_Count

]]></Node>
<StgValue><ssdm name="Write_Count_load_3"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %Write_Count_2 = add i32 %Write_Count_load_3, i32 1

]]></Node>
<StgValue><ssdm name="Write_Count_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10 %store_ln87 = store i32 %Write_Count_2, i32 %Write_Count

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3 %Write_Count_load_1 = load i32 %Write_Count

]]></Node>
<StgValue><ssdm name="Write_Count_load_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %Write_Count_1 = add i32 %Write_Count_load_1, i32 1

]]></Node>
<StgValue><ssdm name="Write_Count_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:5 %store_ln83 = store i32 %Write_Count_1, i32 %Write_Count

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:0 %br_ln98 = br i1 %tmp_last_V, void, void

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
:6 %zext_ln71 = zext i8 %R_load_2

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:7 %conv6 = sitodp i32 %zext_ln71

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
:10 %zext_ln71_1 = zext i8 %G_load_2

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:11 %conv7 = sitodp i32 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
:15 %zext_ln71_2 = zext i8 %B_load_2

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv8 = sitodp i32 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:49 %R_load_3 = load i8 %R

]]></Node>
<StgValue><ssdm name="R_load_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="8">
<![CDATA[
:50 %zext_ln76 = zext i8 %R_load_3

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
:51 %conv9 = sitodp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:53 %G_load_3 = load i8 %G

]]></Node>
<StgValue><ssdm name="G_load_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="8">
<![CDATA[
:54 %zext_ln76_1 = zext i8 %G_load_3

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:55 %conv10 = sitodp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:58 %B_load_3 = load i8 %B

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
:59 %zext_ln76_2 = zext i8 %B_load_3

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:60 %conv11 = sitodp i32 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %R_load_1 = load i8 %R

]]></Node>
<StgValue><ssdm name="R_load_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
:13 %zext_ln64 = zext i8 %R_load_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
:14 %conv3 = sitodp i32 %zext_ln64

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %G_load_1 = load i8 %G

]]></Node>
<StgValue><ssdm name="G_load_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="8">
<![CDATA[
:17 %zext_ln64_1 = zext i8 %G_load_1

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:18 %conv4 = sitodp i32 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21 %B_load_1 = load i8 %B

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
:22 %zext_ln64_2 = zext i8 %B_load_1

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
:23 %conv5 = sitodp i32 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %R_load = load i8 %R

]]></Node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
:11 %zext_ln54 = zext i8 %R_load

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
:12 %conv = sitodp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %G_load = load i8 %G

]]></Node>
<StgValue><ssdm name="G_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
:15 %zext_ln54_1 = zext i8 %G_load

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv1 = sitodp i32 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %B_load = load i8 %B

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
:20 %zext_ln54_2 = zext i8 %B_load

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
:21 %conv2 = sitodp i32 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:7 %conv6 = sitodp i32 %zext_ln71

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:11 %conv7 = sitodp i32 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv8 = sitodp i32 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
:51 %conv9 = sitodp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:55 %conv10 = sitodp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:60 %conv11 = sitodp i32 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
:14 %conv3 = sitodp i32 %zext_ln64

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:18 %conv4 = sitodp i32 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
:23 %conv5 = sitodp i32 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
:12 %conv = sitodp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv1 = sitodp i32 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
:21 %conv2 = sitodp i32 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="187" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:7 %conv6 = sitodp i32 %zext_ln71

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:11 %conv7 = sitodp i32 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv8 = sitodp i32 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
:51 %conv9 = sitodp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:55 %conv10 = sitodp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:60 %conv11 = sitodp i32 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
:14 %conv3 = sitodp i32 %zext_ln64

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:18 %conv4 = sitodp i32 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
:23 %conv5 = sitodp i32 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
:12 %conv = sitodp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv1 = sitodp i32 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
:21 %conv2 = sitodp i32 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:7 %conv6 = sitodp i32 %zext_ln71

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:11 %conv7 = sitodp i32 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv8 = sitodp i32 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
:51 %conv9 = sitodp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:55 %conv10 = sitodp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:60 %conv11 = sitodp i32 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
:14 %conv3 = sitodp i32 %zext_ln64

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:18 %conv4 = sitodp i32 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
:23 %conv5 = sitodp i32 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
:12 %conv = sitodp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
:16 %conv1 = sitodp i32 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
:21 %conv2 = sitodp i32 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="211" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %mul6 = dmul i64 %conv6, i64 0.299

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %mul7 = dmul i64 %conv7, i64 0.587

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul8 = dmul i64 %conv8, i64 0.114

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52 %mul9 = dmul i64 %conv9, i64 0.299

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56 %mul10 = dmul i64 %conv10, i64 0.587

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61 %mul11 = dmul i64 %conv11, i64 0.114

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %mul3 = dmul i64 %conv3, i64 0.299

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %mul4 = dmul i64 %conv4, i64 0.587

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul5 = dmul i64 %conv5, i64 0.114

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %mul = dmul i64 %conv, i64 0.299

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul1 = dmul i64 %conv1, i64 0.587

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %mul2 = dmul i64 %conv2, i64 0.114

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="223" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %mul6 = dmul i64 %conv6, i64 0.299

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %mul7 = dmul i64 %conv7, i64 0.587

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul8 = dmul i64 %conv8, i64 0.114

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52 %mul9 = dmul i64 %conv9, i64 0.299

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56 %mul10 = dmul i64 %conv10, i64 0.587

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61 %mul11 = dmul i64 %conv11, i64 0.114

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %mul3 = dmul i64 %conv3, i64 0.299

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %mul4 = dmul i64 %conv4, i64 0.587

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul5 = dmul i64 %conv5, i64 0.114

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %mul = dmul i64 %conv, i64 0.299

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul1 = dmul i64 %conv1, i64 0.587

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %mul2 = dmul i64 %conv2, i64 0.114

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="235" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %mul6 = dmul i64 %conv6, i64 0.299

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %mul7 = dmul i64 %conv7, i64 0.587

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul8 = dmul i64 %conv8, i64 0.114

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52 %mul9 = dmul i64 %conv9, i64 0.299

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56 %mul10 = dmul i64 %conv10, i64 0.587

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61 %mul11 = dmul i64 %conv11, i64 0.114

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %mul3 = dmul i64 %conv3, i64 0.299

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %mul4 = dmul i64 %conv4, i64 0.587

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul5 = dmul i64 %conv5, i64 0.114

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %mul = dmul i64 %conv, i64 0.299

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul1 = dmul i64 %conv1, i64 0.587

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %mul2 = dmul i64 %conv2, i64 0.114

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="247" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %mul6 = dmul i64 %conv6, i64 0.299

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %mul7 = dmul i64 %conv7, i64 0.587

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul8 = dmul i64 %conv8, i64 0.114

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52 %mul9 = dmul i64 %conv9, i64 0.299

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56 %mul10 = dmul i64 %conv10, i64 0.587

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61 %mul11 = dmul i64 %conv11, i64 0.114

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %mul3 = dmul i64 %conv3, i64 0.299

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %mul4 = dmul i64 %conv4, i64 0.587

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul5 = dmul i64 %conv5, i64 0.114

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %mul = dmul i64 %conv, i64 0.299

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul1 = dmul i64 %conv1, i64 0.587

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %mul2 = dmul i64 %conv2, i64 0.114

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="259" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %mul6 = dmul i64 %conv6, i64 0.299

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %mul7 = dmul i64 %conv7, i64 0.587

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul8 = dmul i64 %conv8, i64 0.114

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52 %mul9 = dmul i64 %conv9, i64 0.299

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56 %mul10 = dmul i64 %conv10, i64 0.587

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61 %mul11 = dmul i64 %conv11, i64 0.114

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %mul3 = dmul i64 %conv3, i64 0.299

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %mul4 = dmul i64 %conv4, i64 0.587

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul5 = dmul i64 %conv5, i64 0.114

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %mul = dmul i64 %conv, i64 0.299

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul1 = dmul i64 %conv1, i64 0.587

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %mul2 = dmul i64 %conv2, i64 0.114

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="271" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %mul6 = dmul i64 %conv6, i64 0.299

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %mul7 = dmul i64 %conv7, i64 0.587

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul8 = dmul i64 %conv8, i64 0.114

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52 %mul9 = dmul i64 %conv9, i64 0.299

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56 %mul10 = dmul i64 %conv10, i64 0.587

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61 %mul11 = dmul i64 %conv11, i64 0.114

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %mul3 = dmul i64 %conv3, i64 0.299

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %mul4 = dmul i64 %conv4, i64 0.587

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul5 = dmul i64 %conv5, i64 0.114

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %mul = dmul i64 %conv, i64 0.299

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %mul1 = dmul i64 %conv1, i64 0.587

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %mul2 = dmul i64 %conv2, i64 0.114

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="283" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %add4 = dadd i64 %mul6, i64 %mul7

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57 %add6 = dadd i64 %mul9, i64 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="287" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %add4 = dadd i64 %mul6, i64 %mul7

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57 %add6 = dadd i64 %mul9, i64 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="291" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %add4 = dadd i64 %mul6, i64 %mul7

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57 %add6 = dadd i64 %mul9, i64 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="295" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %add4 = dadd i64 %mul6, i64 %mul7

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57 %add6 = dadd i64 %mul9, i64 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="299" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %add4 = dadd i64 %mul6, i64 %mul7

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57 %add6 = dadd i64 %mul9, i64 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="303" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add5 = dadd i64 %add4, i64 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62 %add7 = dadd i64 %add6, i64 %mul11

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %add3 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="307" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add5 = dadd i64 %add4, i64 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62 %add7 = dadd i64 %add6, i64 %mul11

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %add3 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="311" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add5 = dadd i64 %add4, i64 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62 %add7 = dadd i64 %add6, i64 %mul11

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %add3 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="315" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add5 = dadd i64 %add4, i64 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62 %add7 = dadd i64 %add6, i64 %mul11

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %add3 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="319" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add5 = dadd i64 %add4, i64 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62 %add7 = dadd i64 %add6, i64 %mul11

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %add3 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="323" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %dc_2 = dsub i64 255, i64 %add5

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63 %dc_3 = dsub i64 255, i64 %add7

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %dc_1 = dsub i64 255, i64 %add3

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %dc = dsub i64 255, i64 %add1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="327" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %dc_2 = dsub i64 255, i64 %add5

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63 %dc_3 = dsub i64 255, i64 %add7

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %dc_1 = dsub i64 255, i64 %add3

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %dc = dsub i64 255, i64 %add1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="331" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %dc_2 = dsub i64 255, i64 %add5

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63 %dc_3 = dsub i64 255, i64 %add7

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %dc_1 = dsub i64 255, i64 %add3

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %dc = dsub i64 255, i64 %add1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="335" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %dc_2 = dsub i64 255, i64 %add5

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63 %dc_3 = dsub i64 255, i64 %add7

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %dc_1 = dsub i64 255, i64 %add3

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %dc = dsub i64 255, i64 %add1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="339" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %dc_2 = dsub i64 255, i64 %add5

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63 %dc_3 = dsub i64 255, i64 %add7

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %dc_1 = dsub i64 255, i64 %add3

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %dc = dsub i64 255, i64 %add1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
:20 %data_V_2 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="52" op_0_bw="64">
<![CDATA[
:23 %tmp_29 = trunc i64 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:24 %mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="137" op_0_bw="54">
<![CDATA[
:25 %zext_ln15_2 = zext i54 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="11">
<![CDATA[
:26 %zext_ln510_2 = zext i11 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln510_2"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27 %add_ln510_2 = add i12 %zext_ln510_2, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_2"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:28 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29 %sub_ln1311_2 = sub i11 1023, i11 %tmp_28

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="11">
<![CDATA[
:30 %sext_ln1311_2 = sext i11 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:31 %ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
:32 %sh_prom_i_i_i_i_i35_cast_cast_cast = sext i12 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i35_cast_cast_cast"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="137" op_0_bw="32">
<![CDATA[
:33 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i35_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i35_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:34 %r_V_4 = lshr i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:35 %r_V_5 = shl i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:36 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_4, i32 53

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1">
<![CDATA[
:37 %zext_ln662_2 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %r_V_5, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:39 %val_2 = select i1 %isNeg_2, i8 %zext_ln662_2, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40 %result_V_9 = sub i8 0, i8 %val_2

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:41 %result_V_14 = select i1 %p_Result_2, i8 %result_V_9, i8 %val_2

]]></Node>
<StgValue><ssdm name="result_V_14"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:42 %store_ln71 = store i8 %result_V_14, i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
:64 %data_V_3 = bitcast i64 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:65 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66 %tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="52" op_0_bw="64">
<![CDATA[
:67 %tmp_31 = trunc i64 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:68 %mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_31, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="137" op_0_bw="54">
<![CDATA[
:69 %zext_ln15_3 = zext i54 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="11">
<![CDATA[
:70 %zext_ln510_3 = zext i11 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln510_3"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:71 %add_ln510_3 = add i12 %zext_ln510_3, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_3"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:72 %isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_3, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:73 %sub_ln1311_3 = sub i11 1023, i11 %tmp_30

]]></Node>
<StgValue><ssdm name="sub_ln1311_3"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="11">
<![CDATA[
:74 %sext_ln1311_3 = sext i11 %sub_ln1311_3

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:75 %ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510_3

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
:76 %sh_prom_i_i_i_i_i56_cast_cast_cast = sext i12 %ush_3

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i56_cast_cast_cast"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="137" op_0_bw="32">
<![CDATA[
:77 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i56_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i56_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:78 %r_V_6 = lshr i137 %zext_ln15_3, i137 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:79 %r_V_7 = shl i137 %zext_ln15_3, i137 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:80 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_6, i32 53

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1">
<![CDATA[
:81 %zext_ln662_3 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %r_V_7, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:83 %val_3 = select i1 %isNeg_3, i8 %zext_ln662_3, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:84 %result_V_10 = sub i8 0, i8 %val_3

]]></Node>
<StgValue><ssdm name="result_V_10"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:85 %result_V = select i1 %p_Result_3, i8 %result_V_10, i8 %val_3

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:86 %store_ln76 = store i8 %result_V, i8 %Inversed_Value_Old

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:87 %br_ln79 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64">
<![CDATA[
:27 %data_V_1 = bitcast i64 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:28 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="52" op_0_bw="64">
<![CDATA[
:30 %tmp_27 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:31 %mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_27, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="137" op_0_bw="54">
<![CDATA[
:32 %zext_ln15_1 = zext i54 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="11">
<![CDATA[
:33 %zext_ln510_1 = zext i11 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:34 %add_ln510_1 = add i12 %zext_ln510_1, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_1"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:35 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:36 %sub_ln1311_1 = sub i11 1023, i11 %tmp_26

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
:37 %sext_ln1311_1 = sext i11 %sub_ln1311_1

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:38 %ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="12">
<![CDATA[
:39 %sh_prom_i_i_i_i_i14_cast_cast_cast = sext i12 %ush_1

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i14_cast_cast_cast"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="137" op_0_bw="32">
<![CDATA[
:40 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i14_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i14_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:41 %r_V_2 = lshr i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:42 %r_V_3 = shl i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:43 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1">
<![CDATA[
:44 %zext_ln662_1 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %r_V_3, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:46 %val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47 %result_V_5 = sub i8 0, i8 %val_1

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:48 %result_V_13 = select i1 %p_Result_1, i8 %result_V_5, i8 %val_1

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:49 %store_ln64 = store i8 %result_V_13, i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:50 %br_ln65 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64">
<![CDATA[
:25 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:26 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="52" op_0_bw="64">
<![CDATA[
:28 %tmp_25 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:29 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_25, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="137" op_0_bw="54">
<![CDATA[
:30 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="11">
<![CDATA[
:31 %zext_ln510 = zext i11 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:32 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:33 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34 %sub_ln1311 = sub i11 1023, i11 %tmp_24

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="11">
<![CDATA[
:35 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:36 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="12">
<![CDATA[
:37 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="137" op_0_bw="32">
<![CDATA[
:38 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:39 %r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:40 %r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:41 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="1">
<![CDATA[
:42 %zext_ln662 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %r_V_1, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:44 %val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45 %result_V_2 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:46 %result_V_12 = select i1 %p_Result_s, i8 %result_V_2, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_12"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:47 %store_ln54 = store i8 %result_V_12, i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:48 %br_ln55 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="438" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %Current_Write_load_1 = load i32 %Current_Write

]]></Node>
<StgValue><ssdm name="Current_Write_load_1"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %Inversed_Value_load_1 = load i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="Inversed_Value_load_1"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
:2 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %Inversed_Value_load_1, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="32">
<![CDATA[
:3 %trunc_ln90 = trunc i32 %Current_Write_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4 %or_ln90 = or i24 %trunc_ln90, i24 %shl_ln1

]]></Node>
<StgValue><ssdm name="or_ln90"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %Current_Write_load_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:6 %Current_Write_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %tmp_1, i24 %or_ln90

]]></Node>
<StgValue><ssdm name="Current_Write_3"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln90 = store i32 %Current_Write_3, i32 %Current_Write

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %Current_Write_load_2 = load i32 %Current_Write

]]></Node>
<StgValue><ssdm name="Current_Write_load_2"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %Inversed_Value_Old_load = load i8 %Inversed_Value_Old

]]></Node>
<StgValue><ssdm name="Inversed_Value_Old_load"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:10 %shl_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %Inversed_Value_Old_load, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %Current_Write_4 = or i32 %Current_Write_load_2, i32 %shl_ln2

]]></Node>
<StgValue><ssdm name="Current_Write_4"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:12 %store_ln91 = store i32 %Current_Write_4, i32 %Current_Write

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:13 %tmpout_data_V = load i32 %Current_Write

]]></Node>
<StgValue><ssdm name="tmpout_data_V"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:14 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %Data_Out_V_data_V, i4 %Data_Out_V_keep_V, i4 %Data_Out_V_strb_V, i2 %Data_Out_V_user_V, i1 %Data_Out_V_last_V, i5 %Data_Out_V_id_V, i6 %Data_Out_V_dest_V, i32 %tmpout_data_V, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %Current_Write_load = load i32 %Current_Write

]]></Node>
<StgValue><ssdm name="Current_Write_load"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %Inversed_Value_load = load i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="Inversed_Value_load"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Inversed_Value_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="32">
<![CDATA[
:3 %trunc_ln86 = trunc i32 %Current_Write_load

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %or_ln86 = or i16 %trunc_ln86, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %Current_Write_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:6 %Current_Write_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp, i16 %or_ln86

]]></Node>
<StgValue><ssdm name="Current_Write_2"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln86 = store i32 %Current_Write_2, i32 %Current_Write

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln88 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %Current_Write_1 = load i8 %Inversed_Value

]]></Node>
<StgValue><ssdm name="Current_Write_1"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
:1 %zext_ln82 = zext i8 %Current_Write_1

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln82 = store i32 %zext_ln82, i32 %Current_Write

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln84 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="466" st_id="30" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:14 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %Data_Out_V_data_V, i4 %Data_Out_V_keep_V, i4 %Data_Out_V_strb_V, i2 %Data_Out_V_user_V, i1 %Data_Out_V_last_V, i5 %Data_Out_V_id_V, i6 %Data_Out_V_dest_V, i32 %tmpout_data_V, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln96 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %Write_Count_load_5 = load i32 %Write_Count

]]></Node>
<StgValue><ssdm name="Write_Count_load_5"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln99 = icmp_eq  i32 %Write_Count_load_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln99 = br i1 %icmp_ln99, void, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="471" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %tmpout_data_V_1 = load i32 %Current_Write

]]></Node>
<StgValue><ssdm name="tmpout_data_V_1"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0">
<![CDATA[
:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %Data_Out_V_data_V, i4 %Data_Out_V_keep_V, i4 %Data_Out_V_strb_V, i2 %Data_Out_V_user_V, i1 %Data_Out_V_last_V, i5 %Data_Out_V_id_V, i6 %Data_Out_V_dest_V, i32 %tmpout_data_V_1, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="473" st_id="33" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0">
<![CDATA[
:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %Data_Out_V_data_V, i4 %Data_Out_V_keep_V, i4 %Data_Out_V_strb_V, i2 %Data_Out_V_user_V, i1 %Data_Out_V_last_V, i5 %Data_Out_V_id_V, i6 %Data_Out_V_dest_V, i32 %tmpout_data_V_1, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln102 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0">
<![CDATA[
._crit_edge2:0 %ret_ln106 = ret

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
