#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5640a0a068e0 .scope module, "neuron" "neuron" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 50 "bias"
    .port_info 5 /OUTPUT 8 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5640a0a17ac0 .param/l "ACC_INT" 1 2 70, +C4<0000000000000000000000000000010100>;
P_0x5640a0a17b00 .param/l "ACC_POINT" 0 2 15, +C4<00000000000000000000000000011110>;
P_0x5640a0a17b40 .param/l "ACC_WIDTH" 0 2 14, +C4<00000000000000000000000000110000>;
P_0x5640a0a17b80 .param/str "ACTIVATION_TYPE" 0 2 23, "relu";
P_0x5640a0a17bc0 .param/str "ACT_FILE" 0 2 24, "hdl/sigmoid_hex.mem";
P_0x5640a0a17c00 .param/l "ACT_INT" 0 2 20, +C4<00000000000000000000000000000010>;
P_0x5640a0a17c40 .param/l "ACT_OUT_INT" 0 2 22, +C4<00000000000000000000000000000100>;
P_0x5640a0a17c80 .param/l "ACT_OUT_WIDTH" 0 2 21, +C4<00000000000000000000000000001000>;
P_0x5640a0a17cc0 .param/l "ACT_POINT" 1 2 71, +C4<000000000000000000000000000001110>;
P_0x5640a0a17d00 .param/l "ACT_WIDTH" 0 2 19, +C4<00000000000000000000000000010000>;
P_0x5640a0a17d40 .param/l "BIAS_POINT" 0 2 12, +C4<00000000000000000000000000001111>;
P_0x5640a0a17d80 .param/l "BIAS_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_0x5640a0a17dc0 .param/l "DIN_POINT" 0 2 7, +C4<00000000000000000000000000001111>;
P_0x5640a0a17e00 .param/l "DIN_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x5640a0a17e40 .param/l "PARALLEL" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x5640a0a17e80 .param/str "WEIGHT_HEAD" 0 2 17, "w1";
P_0x5640a0a17ec0 .param/l "WEIGTH_NUMB" 0 2 10, +C4<00000000000000000000000001000000>;
P_0x5640a0a17f00 .param/l "WEIGTH_POINT" 0 2 9, +C4<00000000000000000000000000001111>;
P_0x5640a0a17f40 .param/l "WEIGTH_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
v0x5640a0a41760_0 .var/s "acc_bias", 49 0;
v0x5640a0a41840_0 .net/s "acc_out", 49 0, L_0x5640a0a42870;  1 drivers
v0x5640a0a41970_0 .net "acc_valid", 0 0, L_0x5640a0a42bb0;  1 drivers
o0x7f7168d24ce8 .functor BUFZ 50, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5640a0a41a10_0 .net "bias", 49 0, o0x7f7168d24ce8;  0 drivers
v0x5640a0a41ad0_0 .var "bias_valid", 0 0;
o0x7f7168d22018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640a0a41b70_0 .net "clk", 0 0, o0x7f7168d22018;  0 drivers
o0x7f7168d24988 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5640a0a41c10_0 .net/s "din", 63 0, o0x7f7168d24988;  0 drivers
o0x7f7168d23158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640a0a41cb0_0 .net "din_valid", 0 0, o0x7f7168d23158;  0 drivers
v0x5640a0a41d50_0 .net "dout", 7 0, L_0x5640a0a447d0;  1 drivers
v0x5640a0a41e80_0 .net "dout_valid", 0 0, L_0x5640a0a44730;  1 drivers
v0x5640a0a41f70_0 .net "percep_cast", 15 0, L_0x5640a0a444a0;  1 drivers
v0x5640a0a42030_0 .net "percept_cast_valid", 0 0, L_0x5640a0a44600;  1 drivers
o0x7f7168d231b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640a0a420d0_0 .net "rst", 0 0, o0x7f7168d231b8;  0 drivers
S_0x5640a0a06de0 .scope module, "activation_inst" "activation_function" 2 97, 3 3 0, S_0x5640a0a068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5640a0a10510 .param/str "ACTIVATION_TYPE" 0 3 8, "relu";
P_0x5640a0a10550 .param/l "DIN_INT" 0 3 5, +C4<00000000000000000000000000000010>;
P_0x5640a0a10590 .param/l "DIN_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x5640a0a105d0 .param/l "DOUT_INT" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x5640a0a10610 .param/l "DOUT_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x5640a0a10650 .param/str "FILENAME" 0 3 9, "hdl/sigmoid_hex.mem";
v0x5640a0a2d770_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a2d830_0 .net "din", 15 0, L_0x5640a0a444a0;  alias, 1 drivers
v0x5640a0a2d900_0 .net "din_valid", 0 0, L_0x5640a0a44600;  alias, 1 drivers
v0x5640a0a2da00_0 .net "dout", 7 0, L_0x5640a0a447d0;  alias, 1 drivers
v0x5640a0a2dad0_0 .net "dout_valid", 0 0, L_0x5640a0a44730;  alias, 1 drivers
S_0x5640a0a09ba0 .scope generate, "genblk3" "genblk3" 3 34, 3 34 0, S_0x5640a0a06de0;
 .timescale 0 0;
S_0x5640a0a03220 .scope module, "relu_inst" "relu" 3 40, 4 3 0, S_0x5640a0a09ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5640a09fc810 .param/l "DIN_INT" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x5640a09fc850 .param/l "DIN_POINT" 1 4 15, +C4<000000000000000000000000000001110>;
P_0x5640a09fc890 .param/l "DIN_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
P_0x5640a09fc8d0 .param/l "DOUT_INT" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x5640a09fc910 .param/l "DOUT_POINT" 1 4 16, +C4<000000000000000000000000000000100>;
P_0x5640a09fc950 .param/l "DOUT_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
L_0x5640a0a44730 .functor BUFZ 1, v0x5640a0a12420_0, C4<0>, C4<0>, C4<0>;
L_0x5640a0a447d0 .functor BUFZ 8, v0x5640a09f0c80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5640a09f5a90_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a09f3fe0_0 .net/s "din", 15 0, L_0x5640a0a444a0;  alias, 1 drivers
v0x5640a09f3700_0 .net "din_valid", 0 0, L_0x5640a0a44600;  alias, 1 drivers
v0x5640a09f3910_0 .net/s "dout", 7 0, L_0x5640a0a447d0;  alias, 1 drivers
v0x5640a09f0c80_0 .var/s "dout_r", 7 0;
v0x5640a0a12380_0 .net "dout_valid", 0 0, L_0x5640a0a44730;  alias, 1 drivers
v0x5640a0a12420_0 .var "valid_r", 0 0;
S_0x5640a0a0bf20 .scope generate, "genblk4" "genblk4" 4 54, 4 54 0, S_0x5640a0a03220;
 .timescale 0 0;
E_0x5640a097af00 .event posedge, v0x5640a09f5a90_0;
S_0x5640a0a2dc10 .scope module, "perceptron_inst" "parallel_perceptron" 2 51, 5 3 0, S_0x5640a0a068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5640a0a2de00 .param/l "ACC_POINT" 0 5 15, +C4<00000000000000000000000000011110>;
P_0x5640a0a2de40 .param/l "ACC_WIDTH" 0 5 14, +C4<00000000000000000000000000110000>;
P_0x5640a0a2de80 .param/l "BIAS_POINT" 0 5 11, +C4<00000000000000000000000000001111>;
P_0x5640a0a2dec0 .param/l "BIAS_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x5640a0a2df00 .param/l "DIN_POINT" 0 5 6, +C4<00000000000000000000000000001111>;
P_0x5640a0a2df40 .param/l "DIN_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x5640a0a2df80 .param/l "PARALLEL" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x5640a0a2dfc0 .param/str "WEIGHT_HEAD" 0 5 18, "w1";
P_0x5640a0a2e000 .param/str "WEIGHT_TAIL" 0 5 29, ".hex";
P_0x5640a0a2e040 .param/l "WEIGTH_NUMB" 0 5 9, +C4<00000000000000000000000001000000>;
P_0x5640a0a2e080 .param/l "WEIGTH_POINT" 0 5 8, +C4<00000000000000000000000000001111>;
P_0x5640a0a2e0c0 .param/l "WEIGTH_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
v0x5640a0a3fe50_0 .net/s "acc_out", 49 0, L_0x5640a0a42870;  alias, 1 drivers
v0x5640a0a3ff30_0 .net "acc_valid", 0 0, L_0x5640a0a42bb0;  alias, 1 drivers
v0x5640a0a3fff0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a40090_0 .net/s "din", 63 0, o0x7f7168d24988;  alias, 0 drivers
v0x5640a0a40130_0 .net "din_valid", 0 0, o0x7f7168d23158;  alias, 0 drivers
v0x5640a0a402b0_0 .net "rst", 0 0, o0x7f7168d231b8;  alias, 0 drivers
L_0x5640a0a431a0 .part o0x7f7168d24988, 0, 16;
L_0x5640a0a436d0 .part o0x7f7168d24988, 16, 16;
L_0x5640a0a43d20 .part o0x7f7168d24988, 32, 16;
L_0x5640a0a441e0 .part o0x7f7168d24988, 48, 16;
S_0x5640a0a2e740 .scope generate, "genblk2" "genblk2" 5 32, 5 32 0, S_0x5640a0a2dc10;
 .timescale 0 0;
v0x5640a0a3fc40_0 .net "acc_out_pre", 191 0, L_0x5640a0a442b0;  1 drivers
v0x5640a0a3fd70_0 .net "acc_valid_pre", 3 0, L_0x5640a0a44380;  1 drivers
L_0x5640a0a42c80 .part L_0x5640a0a44380, 0, 1;
L_0x5640a0a442b0 .concat8 [ 48 48 48 48], v0x5640a0a336e0_0, v0x5640a0a36c70_0, v0x5640a0a3a330_0, v0x5640a0a3d9e0_0;
L_0x5640a0a44380 .concat8 [ 1 1 1 1], v0x5640a0a33ed0_0, v0x5640a0a37350_0, v0x5640a0a3aa10_0, v0x5640a0a3e0c0_0;
S_0x5640a0a2e930 .scope module, "adder_tree_inst" "adder_tree" 5 87, 6 5 0, S_0x5640a0a2e740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5640a0a0d2c0 .param/l "DATA_WIDTH" 0 6 6, +C4<00000000000000000000000000110000>;
P_0x5640a0a0d300 .param/l "PARALLEL" 0 6 7, +C4<00000000000000000000000000000100>;
v0x5640a0a31eb0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a31f70_0 .var "delay_valid", 1 0;
v0x5640a0a32050_0 .net "din", 191 0, L_0x5640a0a442b0;  alias, 1 drivers
v0x5640a0a320f0_0 .net "dout", 49 0, L_0x5640a0a42870;  alias, 1 drivers
v0x5640a0a321e0_0 .net "in_valid", 0 0, L_0x5640a0a42c80;  1 drivers
v0x5640a0a322f0_0 .net "out_valid", 0 0, L_0x5640a0a42bb0;  alias, 1 drivers
L_0x5640a0a42bb0 .part v0x5640a0a31f70_0, 1, 1;
S_0x5640a0a2ec50 .scope generate, "genblk2" "genblk2" 6 16, 6 16 0, S_0x5640a0a2e930;
 .timescale 0 0;
P_0x5640a0a2ee40 .param/l "NEXT_ITER" 1 6 25, +C4<000000000000000000000000000000010>;
v0x5640a0a31d80_0 .net "result", 97 0, L_0x5640a0a42780;  1 drivers
S_0x5640a0a2ef10 .scope module, "add_pairs_inst" "add_pairs" 6 30, 6 72 0, S_0x5640a0a2ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /OUTPUT 98 "dout"
P_0x5640a09f2e20 .param/l "DATA_WIDTH" 0 6 73, +C4<00000000000000000000000000110000>;
P_0x5640a09f2e60 .param/l "OUT_WIDTH" 1 6 80, +C4<000000000000000000000000000000010>;
P_0x5640a09f2ea0 .param/l "STAGE_N" 0 6 74, +C4<00000000000000000000000000000100>;
v0x5640a0a30880_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a30940_0 .net "din", 191 0, L_0x5640a0a442b0;  alias, 1 drivers
v0x5640a0a30a20_0 .net "dout", 97 0, L_0x5640a0a42780;  alias, 1 drivers
L_0x5640a0a422e0 .part L_0x5640a0a442b0, 0, 48;
L_0x5640a0a42380 .part L_0x5640a0a442b0, 48, 48;
L_0x5640a0a425b0 .part L_0x5640a0a442b0, 96, 48;
L_0x5640a0a42680 .part L_0x5640a0a442b0, 144, 48;
L_0x5640a0a42780 .concat8 [ 49 49 0 0], v0x5640a0a2fc40_0, v0x5640a0a306d0_0;
S_0x5640a0a2f2f0 .scope generate, "genblk1[0]" "genblk1[0]" 6 83, 6 83 0, S_0x5640a0a2ef10;
 .timescale 0 0;
P_0x5640a0a2f500 .param/l "i" 0 6 83, +C4<00>;
S_0x5640a0a2f5e0 .scope module, "add_inst" "signed_adder" 6 84, 6 56 0, S_0x5640a0a2f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5640a0a2f7b0 .param/l "DATA_WIDTH" 0 6 57, +C4<00000000000000000000000000110000>;
v0x5640a0a2f8b0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a2f9c0_0 .net/s "din1", 47 0, L_0x5640a0a422e0;  1 drivers
v0x5640a0a2faa0_0 .net/s "din2", 47 0, L_0x5640a0a42380;  1 drivers
v0x5640a0a2fb60_0 .net/s "dout", 48 0, v0x5640a0a2fc40_0;  1 drivers
v0x5640a0a2fc40_0 .var "dout_r", 48 0;
S_0x5640a0a2fdf0 .scope generate, "genblk1[1]" "genblk1[1]" 6 83, 6 83 0, S_0x5640a0a2ef10;
 .timescale 0 0;
P_0x5640a0a30000 .param/l "i" 0 6 83, +C4<01>;
S_0x5640a0a300c0 .scope module, "add_inst" "signed_adder" 6 84, 6 56 0, S_0x5640a0a2fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5640a0a30290 .param/l "DATA_WIDTH" 0 6 57, +C4<00000000000000000000000000110000>;
v0x5640a0a30360_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a30420_0 .net/s "din1", 47 0, L_0x5640a0a425b0;  1 drivers
v0x5640a0a30500_0 .net/s "din2", 47 0, L_0x5640a0a42680;  1 drivers
v0x5640a0a305f0_0 .net/s "dout", 48 0, v0x5640a0a306d0_0;  1 drivers
v0x5640a0a306d0_0 .var "dout_r", 48 0;
S_0x5640a0a30b60 .scope module, "adder_tree_inst" "adder_tree" 6 36, 6 5 0, S_0x5640a0a2ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 98 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5640a0a13f00 .param/l "DATA_WIDTH" 0 6 6, +C4<000000000000000000000000000110001>;
P_0x5640a0a13f40 .param/l "PARALLEL" 0 6 7, +C4<000000000000000000000000000000010>;
L_0x5640a0a42ae0 .functor BUFZ 1, v0x5640a0a318b0_0, C4<0>, C4<0>, C4<0>;
v0x5640a0a317f0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a318b0_0 .var "delay_valid", 0 0;
v0x5640a0a31990_0 .net "din", 97 0, L_0x5640a0a42780;  alias, 1 drivers
v0x5640a0a31a60_0 .net "dout", 49 0, L_0x5640a0a42870;  alias, 1 drivers
o0x7f7168d228e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640a0a31b30_0 .net "in_valid", 0 0, o0x7f7168d228e8;  0 drivers
v0x5640a0a31c20_0 .net "out_valid", 0 0, L_0x5640a0a42ae0;  1 drivers
L_0x5640a0a428e0 .part L_0x5640a0a42780, 0, 49;
L_0x5640a0a42a10 .part L_0x5640a0a42780, 49, 49;
S_0x5640a0a30e10 .scope generate, "genblk1" "genblk1" 6 16, 6 16 0, S_0x5640a0a30b60;
 .timescale 0 0;
S_0x5640a0a30fe0 .scope module, "sign_adder_inst" "signed_adder" 6 17, 6 56 0, S_0x5640a0a30e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 49 "din1"
    .port_info 2 /INPUT 49 "din2"
    .port_info 3 /OUTPUT 50 "dout"
P_0x5640a0a311d0 .param/l "DATA_WIDTH" 0 6 57, +C4<000000000000000000000000000110001>;
L_0x5640a0a42870 .functor BUFZ 50, v0x5640a0a31640_0, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>;
v0x5640a0a312d0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a31390_0 .net/s "din1", 48 0, L_0x5640a0a428e0;  1 drivers
v0x5640a0a31470_0 .net/s "din2", 48 0, L_0x5640a0a42a10;  1 drivers
v0x5640a0a31560_0 .net/s "dout", 49 0, L_0x5640a0a42870;  alias, 1 drivers
v0x5640a0a31640_0 .var "dout_r", 49 0;
S_0x5640a0a32450 .scope generate, "percept_inst[0]" "percept_inst[0]" 5 60, 5 60 0, S_0x5640a0a2e740;
 .timescale 0 0;
P_0x5640a0a32660 .param/l "i" 0 5 60, +C4<00>;
P_0x5640a0a326a0 .param/l "temp" 1 5 61, +C4<00000000000000000000000000110000>;
P_0x5640a0a326e0 .param/l "text" 1 5 62, C4<01110111001100010000000000000000000000000011000000101110011010000110010101111000>;
S_0x5640a0a32840 .scope module, "perceptron_inst" "perceptron" 5 74, 7 3 0, S_0x5640a0a32450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5640a0a32a10 .param/l "ACC_POINT" 0 7 14, +C4<00000000000000000000000000011110>;
P_0x5640a0a32a50 .param/l "ACC_WIDTH" 0 7 13, +C4<00000000000000000000000000110000>;
P_0x5640a0a32a90 .param/l "BIAS_POINT" 0 7 10, +C4<00000000000000000000000000001111>;
P_0x5640a0a32ad0 .param/l "BIAS_WIDTH" 0 7 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a32b10 .param/l "DIN_POINT" 0 7 5, +C4<00000000000000000000000000001111>;
P_0x5640a0a32b50 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x5640a0a32b90 .param/l "WEIGTH_FILE" 0 7 17, C4<01110111001100010000000000000000000000000011000000101110011010000110010101111000>;
P_0x5640a0a32bd0 .param/l "WEIGTH_NUMB" 0 7 8, +C4<00000000000000000000000001000000>;
P_0x5640a0a32c10 .param/l "WEIGTH_POINT" 0 7 7, +C4<00000000000000000000000000001111>;
P_0x5640a0a32c50 .param/l "WEIGTH_WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0x5640a0a42fe0 .functor NOT 1, o0x7f7168d231b8, C4<0>, C4<0>, C4<0>;
L_0x5640a0a43080 .functor AND 1, v0x5640a0a35410_0, L_0x5640a0a42fe0, C4<1>, C4<1>;
v0x5640a0a34e80_0 .net *"_s4", 0 0, L_0x5640a0a42fe0;  1 drivers
v0x5640a0a34f80_0 .net/s "acc_out", 47 0, v0x5640a0a336e0_0;  1 drivers
v0x5640a0a35040_0 .net "acc_valid", 0 0, v0x5640a0a33ed0_0;  1 drivers
v0x5640a0a35140_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a351e0_0 .net/s "din", 15 0, L_0x5640a0a431a0;  1 drivers
v0x5640a0a352d0_0 .var "din_r", 15 0;
v0x5640a0a35370_0 .net "din_valid", 0 0, o0x7f7168d23158;  alias, 0 drivers
v0x5640a0a35410_0 .var "din_valid_r", 0 0;
v0x5640a0a354d0_0 .var "new_acc", 0 0;
v0x5640a0a355a0_0 .net "rst", 0 0, o0x7f7168d231b8;  alias, 0 drivers
v0x5640a0a35640_0 .var "w_addr_r", 0 0;
v0x5640a0a35700_0 .net/s "weight", 15 0, v0x5640a0a34ce0_0;  1 drivers
v0x5640a0a357c0_0 .var "weigth_addr", 6 0;
L_0x5640a0a42db0 .part v0x5640a0a357c0_0, 0, 6;
S_0x5640a0a331e0 .scope module, "macc_inst" "dsp48_macc" 7 70, 8 8 0, S_0x5640a0a32840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5640a0a333d0 .param/l "DIN1_WIDTH" 0 8 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a33410 .param/l "DIN2_WIDTH" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x5640a0a33450 .param/l "DOUT_WIDTH" 0 8 11, +C4<00000000000000000000000000110000>;
P_0x5640a0a33490 .param/l "MULT_WIDTH" 0 8 35, +C4<000000000000000000000000000100000>;
v0x5640a0a336e0_0 .var/s "acc", 47 0;
v0x5640a0a337e0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a339b0_0 .net/s "din1", 15 0, v0x5640a0a352d0_0;  1 drivers
v0x5640a0a33a80_0 .net/s "din2", 15 0, v0x5640a0a34ce0_0;  alias, 1 drivers
v0x5640a0a33b60_0 .net "din_valid", 0 0, L_0x5640a0a43080;  1 drivers
v0x5640a0a33c70_0 .var "din_valid_r", 0 0;
v0x5640a0a33d30_0 .net/s "dout", 47 0, v0x5640a0a336e0_0;  alias, 1 drivers
v0x5640a0a33e10_0 .net "dout_valid", 0 0, v0x5640a0a33ed0_0;  alias, 1 drivers
v0x5640a0a33ed0_0 .var "dout_valid_r", 0 0;
v0x5640a0a33f90_0 .var/s "mult", 31 0;
v0x5640a0a34070_0 .var "mult_valid", 0 0;
v0x5640a0a34130_0 .net "new_acc", 0 0, v0x5640a0a354d0_0;  1 drivers
v0x5640a0a341f0_0 .var "new_acc_r", 0 0;
v0x5640a0a342b0_0 .var "new_acc_rr", 0 0;
v0x5640a0a34370_0 .var/s "pre_mult1", 15 0;
v0x5640a0a34450_0 .var/s "pre_mult2", 15 0;
S_0x5640a0a34610 .scope module, "rom_weigth" "rom" 7 46, 9 5 0, S_0x5640a0a32840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5640a0a347b0 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x5640a0a347f0 .param/l "INIT_VALS" 0 9 8, C4<01110111001100010000000000000000000000000011000000101110011010000110010101111000>;
P_0x5640a0a34830 .param/l "N_ADDR" 0 9 6, +C4<00000000000000000000000001000000>;
v0x5640a0a349d0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a34a70 .array "mem", 0 63, 15 0;
v0x5640a0a34b30_0 .net "radd", 5 0, L_0x5640a0a42db0;  1 drivers
L_0x7f7168cd9018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640a0a34c20_0 .net "ren", 0 0, L_0x7f7168cd9018;  1 drivers
v0x5640a0a34ce0_0 .var "wout", 15 0;
S_0x5640a0a35960 .scope generate, "percept_inst[1]" "percept_inst[1]" 5 60, 5 60 0, S_0x5640a0a2e740;
 .timescale 0 0;
P_0x5640a0a35b50 .param/l "i" 0 5 60, +C4<01>;
P_0x5640a0a35b90 .param/l "temp" 1 5 61, +C4<00000000000000000000000000110001>;
P_0x5640a0a35bd0 .param/l "text" 1 5 62, C4<01110111001100010000000000000000000000000011000100101110011010000110010101111000>;
S_0x5640a0a35d60 .scope module, "perceptron_inst" "perceptron" 5 74, 7 3 0, S_0x5640a0a35960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5640a0a35f30 .param/l "ACC_POINT" 0 7 14, +C4<00000000000000000000000000011110>;
P_0x5640a0a35f70 .param/l "ACC_WIDTH" 0 7 13, +C4<00000000000000000000000000110000>;
P_0x5640a0a35fb0 .param/l "BIAS_POINT" 0 7 10, +C4<00000000000000000000000000001111>;
P_0x5640a0a35ff0 .param/l "BIAS_WIDTH" 0 7 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a36030 .param/l "DIN_POINT" 0 7 5, +C4<00000000000000000000000000001111>;
P_0x5640a0a36070 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x5640a0a360b0 .param/l "WEIGTH_FILE" 0 7 17, C4<01110111001100010000000000000000000000000011000100101110011010000110010101111000>;
P_0x5640a0a360f0 .param/l "WEIGTH_NUMB" 0 7 8, +C4<00000000000000000000000001000000>;
P_0x5640a0a36130 .param/l "WEIGTH_POINT" 0 7 7, +C4<00000000000000000000000000001111>;
P_0x5640a0a36170 .param/l "WEIGTH_WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0x5640a0a43510 .functor NOT 1, o0x7f7168d231b8, C4<0>, C4<0>, C4<0>;
L_0x5640a0a435b0 .functor AND 1, v0x5640a0a38990_0, L_0x5640a0a43510, C4<1>, C4<1>;
v0x5640a0a383d0_0 .net *"_s4", 0 0, L_0x5640a0a43510;  1 drivers
v0x5640a0a384d0_0 .net/s "acc_out", 47 0, v0x5640a0a36c70_0;  1 drivers
v0x5640a0a38590_0 .net "acc_valid", 0 0, v0x5640a0a37350_0;  1 drivers
v0x5640a0a38690_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a38730_0 .net/s "din", 15 0, L_0x5640a0a436d0;  1 drivers
v0x5640a0a38820_0 .var "din_r", 15 0;
v0x5640a0a388c0_0 .net "din_valid", 0 0, o0x7f7168d23158;  alias, 0 drivers
v0x5640a0a38990_0 .var "din_valid_r", 0 0;
v0x5640a0a38a30_0 .var "new_acc", 0 0;
v0x5640a0a38b00_0 .net "rst", 0 0, o0x7f7168d231b8;  alias, 0 drivers
v0x5640a0a38bd0_0 .var "w_addr_r", 0 0;
v0x5640a0a38c70_0 .net/s "weight", 15 0, v0x5640a0a38230_0;  1 drivers
v0x5640a0a38d10_0 .var "weigth_addr", 6 0;
L_0x5640a0a43290 .part v0x5640a0a38d10_0, 0, 6;
S_0x5640a0a36730 .scope module, "macc_inst" "dsp48_macc" 7 70, 8 8 0, S_0x5640a0a35d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5640a0a36920 .param/l "DIN1_WIDTH" 0 8 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a36960 .param/l "DIN2_WIDTH" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x5640a0a369a0 .param/l "DOUT_WIDTH" 0 8 11, +C4<00000000000000000000000000110000>;
P_0x5640a0a369e0 .param/l "MULT_WIDTH" 0 8 35, +C4<000000000000000000000000000100000>;
v0x5640a0a36c70_0 .var/s "acc", 47 0;
v0x5640a0a36d70_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a36e30_0 .net/s "din1", 15 0, v0x5640a0a38820_0;  1 drivers
v0x5640a0a36f00_0 .net/s "din2", 15 0, v0x5640a0a38230_0;  alias, 1 drivers
v0x5640a0a36fe0_0 .net "din_valid", 0 0, L_0x5640a0a435b0;  1 drivers
v0x5640a0a370f0_0 .var "din_valid_r", 0 0;
v0x5640a0a371b0_0 .net/s "dout", 47 0, v0x5640a0a36c70_0;  alias, 1 drivers
v0x5640a0a37290_0 .net "dout_valid", 0 0, v0x5640a0a37350_0;  alias, 1 drivers
v0x5640a0a37350_0 .var "dout_valid_r", 0 0;
v0x5640a0a37410_0 .var/s "mult", 31 0;
v0x5640a0a374f0_0 .var "mult_valid", 0 0;
v0x5640a0a375b0_0 .net "new_acc", 0 0, v0x5640a0a38a30_0;  1 drivers
v0x5640a0a37670_0 .var "new_acc_r", 0 0;
v0x5640a0a37730_0 .var "new_acc_rr", 0 0;
v0x5640a0a377f0_0 .var/s "pre_mult1", 15 0;
v0x5640a0a378d0_0 .var/s "pre_mult2", 15 0;
S_0x5640a0a37ad0 .scope module, "rom_weigth" "rom" 7 46, 9 5 0, S_0x5640a0a35d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5640a0a37c70 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x5640a0a37cb0 .param/l "INIT_VALS" 0 9 8, C4<01110111001100010000000000000000000000000011000100101110011010000110010101111000>;
P_0x5640a0a37cf0 .param/l "N_ADDR" 0 9 6, +C4<00000000000000000000000001000000>;
v0x5640a0a37f20_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a37fc0 .array "mem", 0 63, 15 0;
v0x5640a0a38080_0 .net "radd", 5 0, L_0x5640a0a43290;  1 drivers
L_0x7f7168cd9060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640a0a38170_0 .net "ren", 0 0, L_0x7f7168cd9060;  1 drivers
v0x5640a0a38230_0 .var "wout", 15 0;
S_0x5640a0a38e90 .scope generate, "percept_inst[2]" "percept_inst[2]" 5 60, 5 60 0, S_0x5640a0a2e740;
 .timescale 0 0;
P_0x5640a0a39080 .param/l "i" 0 5 60, +C4<010>;
P_0x5640a0a390c0 .param/l "temp" 1 5 61, +C4<00000000000000000000000000110010>;
P_0x5640a0a39100 .param/l "text" 1 5 62, C4<01110111001100010000000000000000000000000011001000101110011010000110010101111000>;
S_0x5640a0a39310 .scope module, "perceptron_inst" "perceptron" 5 74, 7 3 0, S_0x5640a0a38e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5640a0a394e0 .param/l "ACC_POINT" 0 7 14, +C4<00000000000000000000000000011110>;
P_0x5640a0a39520 .param/l "ACC_WIDTH" 0 7 13, +C4<00000000000000000000000000110000>;
P_0x5640a0a39560 .param/l "BIAS_POINT" 0 7 10, +C4<00000000000000000000000000001111>;
P_0x5640a0a395a0 .param/l "BIAS_WIDTH" 0 7 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a395e0 .param/l "DIN_POINT" 0 7 5, +C4<00000000000000000000000000001111>;
P_0x5640a0a39620 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x5640a0a39660 .param/l "WEIGTH_FILE" 0 7 17, C4<01110111001100010000000000000000000000000011001000101110011010000110010101111000>;
P_0x5640a0a396a0 .param/l "WEIGTH_NUMB" 0 7 8, +C4<00000000000000000000000001000000>;
P_0x5640a0a396e0 .param/l "WEIGTH_POINT" 0 7 7, +C4<00000000000000000000000000001111>;
P_0x5640a0a39720 .param/l "WEIGTH_WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0x5640a0a43a50 .functor NOT 1, o0x7f7168d231b8, C4<0>, C4<0>, C4<0>;
L_0x5640a0a43c00 .functor AND 1, v0x5640a0a3c0d0_0, L_0x5640a0a43a50, C4<1>, C4<1>;
v0x5640a0a3baf0_0 .net *"_s4", 0 0, L_0x5640a0a43a50;  1 drivers
v0x5640a0a3bbf0_0 .net/s "acc_out", 47 0, v0x5640a0a3a330_0;  1 drivers
v0x5640a0a3bcb0_0 .net "acc_valid", 0 0, v0x5640a0a3aa10_0;  1 drivers
v0x5640a0a3bdb0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a3be50_0 .net/s "din", 15 0, L_0x5640a0a43d20;  1 drivers
v0x5640a0a3bf40_0 .var "din_r", 15 0;
v0x5640a0a3bfe0_0 .net "din_valid", 0 0, o0x7f7168d23158;  alias, 0 drivers
v0x5640a0a3c0d0_0 .var "din_valid_r", 0 0;
v0x5640a0a3c170_0 .var "new_acc", 0 0;
v0x5640a0a3c210_0 .net "rst", 0 0, o0x7f7168d231b8;  alias, 0 drivers
v0x5640a0a3c2b0_0 .var "w_addr_r", 0 0;
v0x5640a0a3c350_0 .net/s "weight", 15 0, v0x5640a0a3b950_0;  1 drivers
v0x5640a0a3c460_0 .var "weigth_addr", 6 0;
L_0x5640a0a437d0 .part v0x5640a0a3c460_0, 0, 6;
S_0x5640a0a39d40 .scope module, "macc_inst" "dsp48_macc" 7 70, 8 8 0, S_0x5640a0a39310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5640a0a39f30 .param/l "DIN1_WIDTH" 0 8 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a39f70 .param/l "DIN2_WIDTH" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x5640a0a39fb0 .param/l "DOUT_WIDTH" 0 8 11, +C4<00000000000000000000000000110000>;
P_0x5640a0a39ff0 .param/l "MULT_WIDTH" 0 8 35, +C4<000000000000000000000000000100000>;
v0x5640a0a3a330_0 .var/s "acc", 47 0;
v0x5640a0a3a430_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a3a4f0_0 .net/s "din1", 15 0, v0x5640a0a3bf40_0;  1 drivers
v0x5640a0a3a5c0_0 .net/s "din2", 15 0, v0x5640a0a3b950_0;  alias, 1 drivers
v0x5640a0a3a6a0_0 .net "din_valid", 0 0, L_0x5640a0a43c00;  1 drivers
v0x5640a0a3a7b0_0 .var "din_valid_r", 0 0;
v0x5640a0a3a870_0 .net/s "dout", 47 0, v0x5640a0a3a330_0;  alias, 1 drivers
v0x5640a0a3a950_0 .net "dout_valid", 0 0, v0x5640a0a3aa10_0;  alias, 1 drivers
v0x5640a0a3aa10_0 .var "dout_valid_r", 0 0;
v0x5640a0a3aad0_0 .var/s "mult", 31 0;
v0x5640a0a3abb0_0 .var "mult_valid", 0 0;
v0x5640a0a3ac70_0 .net "new_acc", 0 0, v0x5640a0a3c170_0;  1 drivers
v0x5640a0a3ad30_0 .var "new_acc_r", 0 0;
v0x5640a0a3adf0_0 .var "new_acc_rr", 0 0;
v0x5640a0a3aeb0_0 .var/s "pre_mult1", 15 0;
v0x5640a0a3af90_0 .var/s "pre_mult2", 15 0;
S_0x5640a0a3b190 .scope module, "rom_weigth" "rom" 7 46, 9 5 0, S_0x5640a0a39310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5640a0a3b330 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x5640a0a3b370 .param/l "INIT_VALS" 0 9 8, C4<01110111001100010000000000000000000000000011001000101110011010000110010101111000>;
P_0x5640a0a3b3b0 .param/l "N_ADDR" 0 9 6, +C4<00000000000000000000000001000000>;
v0x5640a0a3b640_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a3b6e0 .array "mem", 0 63, 15 0;
v0x5640a0a3b7a0_0 .net "radd", 5 0, L_0x5640a0a437d0;  1 drivers
L_0x7f7168cd90a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640a0a3b890_0 .net "ren", 0 0, L_0x7f7168cd90a8;  1 drivers
v0x5640a0a3b950_0 .var "wout", 15 0;
S_0x5640a0a3c600 .scope generate, "percept_inst[3]" "percept_inst[3]" 5 60, 5 60 0, S_0x5640a0a2e740;
 .timescale 0 0;
P_0x5640a0a3c840 .param/l "i" 0 5 60, +C4<011>;
P_0x5640a0a3c880 .param/l "temp" 1 5 61, +C4<00000000000000000000000000110011>;
P_0x5640a0a3c8c0 .param/l "text" 1 5 62, C4<01110111001100010000000000000000000000000011001100101110011010000110010101111000>;
S_0x5640a0a3cb30 .scope module, "perceptron_inst" "perceptron" 5 74, 7 3 0, S_0x5640a0a3c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5640a0a3cd00 .param/l "ACC_POINT" 0 7 14, +C4<00000000000000000000000000011110>;
P_0x5640a0a3cd40 .param/l "ACC_WIDTH" 0 7 13, +C4<00000000000000000000000000110000>;
P_0x5640a0a3cd80 .param/l "BIAS_POINT" 0 7 10, +C4<00000000000000000000000000001111>;
P_0x5640a0a3cdc0 .param/l "BIAS_WIDTH" 0 7 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a3ce00 .param/l "DIN_POINT" 0 7 5, +C4<00000000000000000000000000001111>;
P_0x5640a0a3ce40 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x5640a0a3ce80 .param/l "WEIGTH_FILE" 0 7 17, C4<01110111001100010000000000000000000000000011001100101110011010000110010101111000>;
P_0x5640a0a3cec0 .param/l "WEIGTH_NUMB" 0 7 8, +C4<00000000000000000000000001000000>;
P_0x5640a0a3cf00 .param/l "WEIGTH_POINT" 0 7 7, +C4<00000000000000000000000000001111>;
P_0x5640a0a3cf40 .param/l "WEIGTH_WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0x5640a0a44020 .functor NOT 1, o0x7f7168d231b8, C4<0>, C4<0>, C4<0>;
L_0x5640a0a440c0 .functor AND 1, v0x5640a0a3f730_0, L_0x5640a0a44020, C4<1>, C4<1>;
v0x5640a0a3f1a0_0 .net *"_s4", 0 0, L_0x5640a0a44020;  1 drivers
v0x5640a0a3f2a0_0 .net/s "acc_out", 47 0, v0x5640a0a3d9e0_0;  1 drivers
v0x5640a0a3f360_0 .net "acc_valid", 0 0, v0x5640a0a3e0c0_0;  1 drivers
v0x5640a0a3f460_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a3f500_0 .net/s "din", 15 0, L_0x5640a0a441e0;  1 drivers
v0x5640a0a3f5f0_0 .var "din_r", 15 0;
v0x5640a0a3f690_0 .net "din_valid", 0 0, o0x7f7168d23158;  alias, 0 drivers
v0x5640a0a3f730_0 .var "din_valid_r", 0 0;
v0x5640a0a3f7d0_0 .var "new_acc", 0 0;
v0x5640a0a3f8a0_0 .net "rst", 0 0, o0x7f7168d231b8;  alias, 0 drivers
v0x5640a0a3f940_0 .var "w_addr_r", 0 0;
v0x5640a0a3f9e0_0 .net/s "weight", 15 0, v0x5640a0a3f000_0;  1 drivers
v0x5640a0a3faa0_0 .var "weigth_addr", 6 0;
L_0x5640a0a43df0 .part v0x5640a0a3faa0_0, 0, 6;
S_0x5640a0a3d500 .scope module, "macc_inst" "dsp48_macc" 7 70, 8 8 0, S_0x5640a0a3cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5640a0a338a0 .param/l "DIN1_WIDTH" 0 8 9, +C4<00000000000000000000000000010000>;
P_0x5640a0a338e0 .param/l "DIN2_WIDTH" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x5640a0a33920 .param/l "DOUT_WIDTH" 0 8 11, +C4<00000000000000000000000000110000>;
P_0x5640a0a33960 .param/l "MULT_WIDTH" 0 8 35, +C4<000000000000000000000000000100000>;
v0x5640a0a3d9e0_0 .var/s "acc", 47 0;
v0x5640a0a3dae0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a3dba0_0 .net/s "din1", 15 0, v0x5640a0a3f5f0_0;  1 drivers
v0x5640a0a3dc70_0 .net/s "din2", 15 0, v0x5640a0a3f000_0;  alias, 1 drivers
v0x5640a0a3dd50_0 .net "din_valid", 0 0, L_0x5640a0a440c0;  1 drivers
v0x5640a0a3de60_0 .var "din_valid_r", 0 0;
v0x5640a0a3df20_0 .net/s "dout", 47 0, v0x5640a0a3d9e0_0;  alias, 1 drivers
v0x5640a0a3e000_0 .net "dout_valid", 0 0, v0x5640a0a3e0c0_0;  alias, 1 drivers
v0x5640a0a3e0c0_0 .var "dout_valid_r", 0 0;
v0x5640a0a3e180_0 .var/s "mult", 31 0;
v0x5640a0a3e260_0 .var "mult_valid", 0 0;
v0x5640a0a3e320_0 .net "new_acc", 0 0, v0x5640a0a3f7d0_0;  1 drivers
v0x5640a0a3e3e0_0 .var "new_acc_r", 0 0;
v0x5640a0a3e4a0_0 .var "new_acc_rr", 0 0;
v0x5640a0a3e560_0 .var/s "pre_mult1", 15 0;
v0x5640a0a3e640_0 .var/s "pre_mult2", 15 0;
S_0x5640a0a3e840 .scope module, "rom_weigth" "rom" 7 46, 9 5 0, S_0x5640a0a3cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5640a0a3e9e0 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x5640a0a3ea20 .param/l "INIT_VALS" 0 9 8, C4<01110111001100010000000000000000000000000011001100101110011010000110010101111000>;
P_0x5640a0a3ea60 .param/l "N_ADDR" 0 9 6, +C4<00000000000000000000000001000000>;
v0x5640a0a3ecf0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a3ed90 .array "mem", 0 63, 15 0;
v0x5640a0a3ee50_0 .net "radd", 5 0, L_0x5640a0a43df0;  1 drivers
L_0x7f7168cd90f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640a0a3ef40_0 .net "ren", 0 0, L_0x7f7168cd90f0;  1 drivers
v0x5640a0a3f000_0 .var "wout", 15 0;
S_0x5640a0a40480 .scope module, "signed_cast_inst" "signed_cast" 2 81, 10 20 0, S_0x5640a0a068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 50 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5640a0a40600 .param/l "DIN_INT" 1 10 32, +C4<0000000000000000000000000000010100>;
P_0x5640a0a40640 .param/l "DIN_POINT" 0 10 22, +C4<00000000000000000000000000011110>;
P_0x5640a0a40680 .param/l "DIN_WIDTH" 0 10 21, +C4<000000000000000000000000000110010>;
P_0x5640a0a406c0 .param/l "DOUT_INT" 1 10 33, +C4<0000000000000000000000000000000010>;
P_0x5640a0a40700 .param/l "DOUT_POINT" 0 10 24, +C4<000000000000000000000000000001110>;
P_0x5640a0a40740 .param/l "DOUT_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
L_0x5640a0a44600 .functor BUFZ 1, v0x5640a0a41600_0, C4<0>, C4<0>, C4<0>;
v0x5640a0a40ec0_0 .net "clk", 0 0, o0x7f7168d22018;  alias, 0 drivers
v0x5640a0a40f60_0 .var "debug", 2 0;
v0x5640a0a41040_0 .net "din", 49 0, v0x5640a0a41760_0;  1 drivers
v0x5640a0a41130_0 .net "din_valid", 0 0, v0x5640a0a41ad0_0;  1 drivers
v0x5640a0a411f0_0 .net "dout", 15 0, L_0x5640a0a444a0;  alias, 1 drivers
v0x5640a0a41350_0 .var "dout_frac", 13 0;
v0x5640a0a41430_0 .var "dout_int", 1 0;
v0x5640a0a41510_0 .net "dout_valid", 0 0, L_0x5640a0a44600;  alias, 1 drivers
v0x5640a0a41600_0 .var "valid_out", 0 0;
L_0x5640a0a444a0 .concat [ 14 2 0 0], v0x5640a0a41350_0, v0x5640a0a41430_0;
S_0x5640a0a40b50 .scope generate, "genblk3" "genblk3" 10 49, 10 49 0, S_0x5640a0a40480;
 .timescale 0 0;
S_0x5640a0a40cd0 .scope generate, "genblk5" "genblk5" 10 82, 10 82 0, S_0x5640a0a40480;
 .timescale 0 0;
    .scope S_0x5640a0a2f5e0;
T_0 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5640a0a2fc40_0, 0, 49;
    %end;
    .thread T_0;
    .scope S_0x5640a0a2f5e0;
T_1 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a2f9c0_0;
    %pad/s 49;
    %load/vec4 v0x5640a0a2faa0_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5640a0a2fc40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5640a0a300c0;
T_2 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5640a0a306d0_0, 0, 49;
    %end;
    .thread T_2;
    .scope S_0x5640a0a300c0;
T_3 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a30420_0;
    %pad/s 49;
    %load/vec4 v0x5640a0a30500_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5640a0a306d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5640a0a30fe0;
T_4 ;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x5640a0a31640_0, 0, 50;
    %end;
    .thread T_4;
    .scope S_0x5640a0a30fe0;
T_5 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a31390_0;
    %pad/s 50;
    %load/vec4 v0x5640a0a31470_0;
    %pad/s 50;
    %add;
    %assign/vec4 v0x5640a0a31640_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5640a0a30b60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a318b0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5640a0a30b60;
T_7 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a318b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5640a0a31b30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5640a0a318b0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5640a0a2e930;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640a0a31f70_0, 0, 2;
    %end;
    .thread T_8;
    .scope S_0x5640a0a2e930;
T_9 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a31f70_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5640a0a321e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x5640a0a31f70_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5640a0a34610;
T_10 ;
    %vpi_call 9 17 "$readmemh", P_0x5640a0a347f0, v0x5640a0a34a70 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5640a0a34610;
T_11 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a34c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5640a0a34b30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5640a0a34a70, 4;
    %assign/vec4 v0x5640a0a34ce0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5640a0a331e0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a34370_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5640a0a331e0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a34450_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x5640a0a331e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a33c70_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5640a0a331e0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a341f0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5640a0a331e0;
T_16 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a33b60_0;
    %assign/vec4 v0x5640a0a33c70_0, 0;
    %load/vec4 v0x5640a0a339b0_0;
    %assign/vec4 v0x5640a0a34370_0, 0;
    %load/vec4 v0x5640a0a33a80_0;
    %assign/vec4 v0x5640a0a34450_0, 0;
    %load/vec4 v0x5640a0a34130_0;
    %assign/vec4 v0x5640a0a341f0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5640a0a331e0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640a0a33f90_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5640a0a331e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a34070_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5640a0a331e0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a342b0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5640a0a331e0;
T_20 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a34370_0;
    %pad/s 32;
    %load/vec4 v0x5640a0a34450_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5640a0a33f90_0, 0;
    %load/vec4 v0x5640a0a33c70_0;
    %assign/vec4 v0x5640a0a34070_0, 0;
    %load/vec4 v0x5640a0a341f0_0;
    %assign/vec4 v0x5640a0a342b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5640a0a331e0;
T_21 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5640a0a336e0_0, 0, 48;
    %end;
    .thread T_21;
    .scope S_0x5640a0a331e0;
T_22 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a34070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5640a0a342b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5640a0a33f90_0;
    %pad/s 48;
    %assign/vec4 v0x5640a0a336e0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5640a0a336e0_0;
    %load/vec4 v0x5640a0a33f90_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5640a0a336e0_0, 0;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5640a0a331e0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a33ed0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5640a0a331e0;
T_24 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a341f0_0;
    %load/vec4 v0x5640a0a33c70_0;
    %and;
    %assign/vec4 v0x5640a0a33ed0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5640a0a32840;
T_25 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5640a0a357c0_0, 0, 7;
    %end;
    .thread T_25;
    .scope S_0x5640a0a32840;
T_26 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a355a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5640a0a357c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5640a0a35370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5640a0a357c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5640a0a357c0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5640a0a32840;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a352d0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x5640a0a32840;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a35410_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5640a0a32840;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a354d0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x5640a0a32840;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a35640_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5640a0a32840;
T_31 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a351e0_0;
    %assign/vec4 v0x5640a0a352d0_0, 0;
    %load/vec4 v0x5640a0a35370_0;
    %assign/vec4 v0x5640a0a35410_0, 0;
    %load/vec4 v0x5640a0a357c0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5640a0a35640_0, 0;
    %load/vec4 v0x5640a0a35640_0;
    %load/vec4 v0x5640a0a357c0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5640a0a355a0_0;
    %or;
    %assign/vec4 v0x5640a0a354d0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5640a0a37ad0;
T_32 ;
    %vpi_call 9 17 "$readmemh", P_0x5640a0a37cb0, v0x5640a0a37fc0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5640a0a37ad0;
T_33 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a38170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5640a0a38080_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5640a0a37fc0, 4;
    %assign/vec4 v0x5640a0a38230_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5640a0a36730;
T_34 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a377f0_0, 0, 16;
    %end;
    .thread T_34;
    .scope S_0x5640a0a36730;
T_35 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a378d0_0, 0, 16;
    %end;
    .thread T_35;
    .scope S_0x5640a0a36730;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a370f0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5640a0a36730;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a37670_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x5640a0a36730;
T_38 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a36fe0_0;
    %assign/vec4 v0x5640a0a370f0_0, 0;
    %load/vec4 v0x5640a0a36e30_0;
    %assign/vec4 v0x5640a0a377f0_0, 0;
    %load/vec4 v0x5640a0a36f00_0;
    %assign/vec4 v0x5640a0a378d0_0, 0;
    %load/vec4 v0x5640a0a375b0_0;
    %assign/vec4 v0x5640a0a37670_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5640a0a36730;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640a0a37410_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x5640a0a36730;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a374f0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5640a0a36730;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a37730_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x5640a0a36730;
T_42 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a377f0_0;
    %pad/s 32;
    %load/vec4 v0x5640a0a378d0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5640a0a37410_0, 0;
    %load/vec4 v0x5640a0a370f0_0;
    %assign/vec4 v0x5640a0a374f0_0, 0;
    %load/vec4 v0x5640a0a37670_0;
    %assign/vec4 v0x5640a0a37730_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5640a0a36730;
T_43 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5640a0a36c70_0, 0, 48;
    %end;
    .thread T_43;
    .scope S_0x5640a0a36730;
T_44 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a374f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5640a0a37730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5640a0a37410_0;
    %pad/s 48;
    %assign/vec4 v0x5640a0a36c70_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5640a0a36c70_0;
    %load/vec4 v0x5640a0a37410_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5640a0a36c70_0, 0;
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5640a0a36730;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a37350_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x5640a0a36730;
T_46 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a37670_0;
    %load/vec4 v0x5640a0a370f0_0;
    %and;
    %assign/vec4 v0x5640a0a37350_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5640a0a35d60;
T_47 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5640a0a38d10_0, 0, 7;
    %end;
    .thread T_47;
    .scope S_0x5640a0a35d60;
T_48 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a38b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5640a0a38d10_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5640a0a388c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5640a0a38d10_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5640a0a38d10_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5640a0a35d60;
T_49 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a38820_0, 0, 16;
    %end;
    .thread T_49;
    .scope S_0x5640a0a35d60;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a38990_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x5640a0a35d60;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a38a30_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5640a0a35d60;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a38bd0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x5640a0a35d60;
T_53 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a38730_0;
    %assign/vec4 v0x5640a0a38820_0, 0;
    %load/vec4 v0x5640a0a388c0_0;
    %assign/vec4 v0x5640a0a38990_0, 0;
    %load/vec4 v0x5640a0a38d10_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5640a0a38bd0_0, 0;
    %load/vec4 v0x5640a0a38bd0_0;
    %load/vec4 v0x5640a0a38d10_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5640a0a38b00_0;
    %or;
    %assign/vec4 v0x5640a0a38a30_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5640a0a3b190;
T_54 ;
    %vpi_call 9 17 "$readmemh", P_0x5640a0a3b370, v0x5640a0a3b6e0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x5640a0a3b190;
T_55 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x5640a0a3b7a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5640a0a3b6e0, 4;
    %assign/vec4 v0x5640a0a3b950_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5640a0a39d40;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a3aeb0_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x5640a0a39d40;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a3af90_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x5640a0a39d40;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3a7b0_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x5640a0a39d40;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3ad30_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x5640a0a39d40;
T_60 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3a6a0_0;
    %assign/vec4 v0x5640a0a3a7b0_0, 0;
    %load/vec4 v0x5640a0a3a4f0_0;
    %assign/vec4 v0x5640a0a3aeb0_0, 0;
    %load/vec4 v0x5640a0a3a5c0_0;
    %assign/vec4 v0x5640a0a3af90_0, 0;
    %load/vec4 v0x5640a0a3ac70_0;
    %assign/vec4 v0x5640a0a3ad30_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5640a0a39d40;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640a0a3aad0_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x5640a0a39d40;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3abb0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x5640a0a39d40;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3adf0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5640a0a39d40;
T_64 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3aeb0_0;
    %pad/s 32;
    %load/vec4 v0x5640a0a3af90_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5640a0a3aad0_0, 0;
    %load/vec4 v0x5640a0a3a7b0_0;
    %assign/vec4 v0x5640a0a3abb0_0, 0;
    %load/vec4 v0x5640a0a3ad30_0;
    %assign/vec4 v0x5640a0a3adf0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5640a0a39d40;
T_65 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5640a0a3a330_0, 0, 48;
    %end;
    .thread T_65;
    .scope S_0x5640a0a39d40;
T_66 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5640a0a3adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5640a0a3aad0_0;
    %pad/s 48;
    %assign/vec4 v0x5640a0a3a330_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x5640a0a3a330_0;
    %load/vec4 v0x5640a0a3aad0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5640a0a3a330_0, 0;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5640a0a39d40;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3aa10_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x5640a0a39d40;
T_68 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3ad30_0;
    %load/vec4 v0x5640a0a3a7b0_0;
    %and;
    %assign/vec4 v0x5640a0a3aa10_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5640a0a39310;
T_69 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5640a0a3c460_0, 0, 7;
    %end;
    .thread T_69;
    .scope S_0x5640a0a39310;
T_70 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5640a0a3c460_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5640a0a3bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x5640a0a3c460_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5640a0a3c460_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5640a0a39310;
T_71 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a3bf40_0, 0, 16;
    %end;
    .thread T_71;
    .scope S_0x5640a0a39310;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3c0d0_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x5640a0a39310;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3c170_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x5640a0a39310;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3c2b0_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x5640a0a39310;
T_75 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3be50_0;
    %assign/vec4 v0x5640a0a3bf40_0, 0;
    %load/vec4 v0x5640a0a3bfe0_0;
    %assign/vec4 v0x5640a0a3c0d0_0, 0;
    %load/vec4 v0x5640a0a3c460_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5640a0a3c2b0_0, 0;
    %load/vec4 v0x5640a0a3c2b0_0;
    %load/vec4 v0x5640a0a3c460_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5640a0a3c210_0;
    %or;
    %assign/vec4 v0x5640a0a3c170_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5640a0a3e840;
T_76 ;
    %vpi_call 9 17 "$readmemh", P_0x5640a0a3ea20, v0x5640a0a3ed90 {0 0 0};
    %end;
    .thread T_76;
    .scope S_0x5640a0a3e840;
T_77 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x5640a0a3ee50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5640a0a3ed90, 4;
    %assign/vec4 v0x5640a0a3f000_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5640a0a3d500;
T_78 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a3e560_0, 0, 16;
    %end;
    .thread T_78;
    .scope S_0x5640a0a3d500;
T_79 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a3e640_0, 0, 16;
    %end;
    .thread T_79;
    .scope S_0x5640a0a3d500;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3de60_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x5640a0a3d500;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3e3e0_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x5640a0a3d500;
T_82 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3dd50_0;
    %assign/vec4 v0x5640a0a3de60_0, 0;
    %load/vec4 v0x5640a0a3dba0_0;
    %assign/vec4 v0x5640a0a3e560_0, 0;
    %load/vec4 v0x5640a0a3dc70_0;
    %assign/vec4 v0x5640a0a3e640_0, 0;
    %load/vec4 v0x5640a0a3e320_0;
    %assign/vec4 v0x5640a0a3e3e0_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5640a0a3d500;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640a0a3e180_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0x5640a0a3d500;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3e260_0, 0, 1;
    %end;
    .thread T_84;
    .scope S_0x5640a0a3d500;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3e4a0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x5640a0a3d500;
T_86 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3e560_0;
    %pad/s 32;
    %load/vec4 v0x5640a0a3e640_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5640a0a3e180_0, 0;
    %load/vec4 v0x5640a0a3de60_0;
    %assign/vec4 v0x5640a0a3e260_0, 0;
    %load/vec4 v0x5640a0a3e3e0_0;
    %assign/vec4 v0x5640a0a3e4a0_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5640a0a3d500;
T_87 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5640a0a3d9e0_0, 0, 48;
    %end;
    .thread T_87;
    .scope S_0x5640a0a3d500;
T_88 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x5640a0a3e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x5640a0a3e180_0;
    %pad/s 48;
    %assign/vec4 v0x5640a0a3d9e0_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x5640a0a3d9e0_0;
    %load/vec4 v0x5640a0a3e180_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5640a0a3d9e0_0, 0;
T_88.3 ;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5640a0a3d500;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3e0c0_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x5640a0a3d500;
T_90 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3e3e0_0;
    %load/vec4 v0x5640a0a3de60_0;
    %and;
    %assign/vec4 v0x5640a0a3e0c0_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5640a0a3cb30;
T_91 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5640a0a3faa0_0, 0, 7;
    %end;
    .thread T_91;
    .scope S_0x5640a0a3cb30;
T_92 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5640a0a3faa0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5640a0a3f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x5640a0a3faa0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5640a0a3faa0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5640a0a3cb30;
T_93 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5640a0a3f5f0_0, 0, 16;
    %end;
    .thread T_93;
    .scope S_0x5640a0a3cb30;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3f730_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0x5640a0a3cb30;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3f7d0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x5640a0a3cb30;
T_96 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a3f940_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x5640a0a3cb30;
T_97 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a3f500_0;
    %assign/vec4 v0x5640a0a3f5f0_0, 0;
    %load/vec4 v0x5640a0a3f690_0;
    %assign/vec4 v0x5640a0a3f730_0, 0;
    %load/vec4 v0x5640a0a3faa0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5640a0a3f940_0, 0;
    %load/vec4 v0x5640a0a3f940_0;
    %load/vec4 v0x5640a0a3faa0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5640a0a3f8a0_0;
    %or;
    %assign/vec4 v0x5640a0a3f7d0_0, 0;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5640a0a40b50;
T_98 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 1, 49, 7;
    %inv;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 19, 31, 6;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5640a0a41430_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 19, 31, 6;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5640a0a41430_0, 0;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5640a0a41430_0, 0;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5640a0a40cd0;
T_99 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a41040_0;
    %parti/s 14, 16, 6;
    %assign/vec4 v0x5640a0a41350_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5640a0a40480;
T_100 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640a0a41430_0, 0, 2;
    %end;
    .thread T_100;
    .scope S_0x5640a0a40480;
T_101 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5640a0a40f60_0, 0, 3;
    %end;
    .thread T_101;
    .scope S_0x5640a0a40480;
T_102 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x5640a0a41350_0, 0, 14;
    %end;
    .thread T_102;
    .scope S_0x5640a0a40480;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a41600_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x5640a0a40480;
T_104 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a41130_0;
    %assign/vec4 v0x5640a0a41600_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5640a0a0bf20;
T_105 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a09f3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640a0a12420_0, 0;
    %load/vec4 v0x5640a09f3fe0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5640a09f0c80_0, 0;
    %jmp T_105.3;
T_105.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5640a09f3fe0_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5640a09f3fe0_0;
    %parti/s 4, 10, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5640a09f0c80_0, 0;
T_105.3 ;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x5640a09f0c80_0;
    %assign/vec4 v0x5640a09f0c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640a0a12420_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5640a0a03220;
T_106 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5640a09f0c80_0, 0, 8;
    %end;
    .thread T_106;
    .scope S_0x5640a0a03220;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640a0a12420_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x5640a0a068e0;
T_108 ;
    %wait E_0x5640a097af00;
    %load/vec4 v0x5640a0a41970_0;
    %assign/vec4 v0x5640a0a41ad0_0, 0;
    %load/vec4 v0x5640a0a41970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x5640a0a41840_0;
    %load/vec4 v0x5640a0a41a10_0;
    %add;
    %assign/vec4 v0x5640a0a41760_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "neuron.v";
    "./hdls/activation_function.v";
    "./hdls/relu.v";
    "./hdls/parallel_perceptron.v";
    "./hdls/adder_tree.v";
    "./hdls/perceptron.v";
    "./hdls/dsp48_macc.v";
    "./hdls/rom.v";
    "./hdls/signed_cast.v";
