# Reading pref.tcl
# //  ModelSim SE-64 10.6d Feb 23 2018Linux 3.10.0-1160.105.1.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim_build/runsim.do
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 23 2018
# vmap -c 
# ** Warning: vmap will not overwrite local modelsim.ini.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is thw20@ee-beholder0.ee.ic.ac.uk.
# ** Warning: (vlib-34) Library already exists at "sim_build/work".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 23 2018
# vmap work sim_build/work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 02:41:21 on Feb 18,2024
# vcom -reportprogress 300 -work work "+acc" /home/thw20/FYP/systolic_array/hw/build/project_1.srcs/sources_1/ip/fp_mult/sim/fp_mult.vhd /home/thw20/FYP/systolic_array/hw/build/project_1.srcs/sources_1/ip/fp_add/sim/fp_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fp_mult
# -- Compiling architecture fp_mult_arch of fp_mult
# -- Compiling entity fp_add
# -- Compiling architecture fp_add_arch of fp_add
# End time: 02:41:21 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 02:41:21 on Feb 18,2024
# vlog -reportprogress 300 -work work -L axi_vip_v1_1_6 -L xilinx_vip "+define+COCOTB_SIM" -sv "+define+XSIM" -timescale 1ns/1ps -mfcu "+acc" /home/thw20/FYP/systolic_array/hw/sim/modelsim/glbl.v /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_ram.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/imports/verilog-axi/rtl/axi_ram.v /home/thw20/FYP/systolic_array/hw/build/project_1.srcs/sources_1/ip/axi_interconnect_0/sim/axi_interconnect_0.v /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv 
# -- Compiling module glbl
# -- Compiling package top_pkg
# -- Compiling module axi_read_master
# -- Compiling module axi_write_master
# -- Compiling module binary_to_onehot
# -- Compiling module count_ones
# -- Compiling module onehot_to_binary_comb
# -- Compiling module rr_arbiter
# -- Compiling module fixed_point_mac
# -- Compiling module float_mac
# -- Compiling module mac
# -- Importing package top_pkg
# -- Compiling package glbl_v_unit
# -- Importing package top_pkg
# -- Compiling module activation_core
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(74): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(75): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module processing_element
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(128): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(129): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module systolic_module
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(136): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(137): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(140): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(141): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(151): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(152): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(155): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(156): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module prefetcher
# -- Compiling module prefetcher_weight_bank
# -- Compiling module ultraram
# -- Compiling module ultraram_fifo
# -- Compiling module axi_interface
# -- Compiling module axi_ram
# -- Compiling module top
# -- Compiling module axi_ram
# -- Compiling module axi_interconnect_0
# -- Compiling module feature_transformation_core
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(150): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(156): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(398): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module feature_transformation_engine
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv(472): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv(474): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	glbl
# 	binary_to_onehot
# 	count_ones
# 	float_mac
# 	axi_ram
# 	top
# End time: 02:41:22 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
# vsim -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_9 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm -onfinish stop -pli "/home/thw20/miniconda3/envs/myenv/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so" sim_build/work.top sim_build/work.glbl 
# Start time: 02:41:23 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# ** Note: (vopt-143) Recognized 1 FSM in module "prefetcher_weight_bank(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "feature_transformation_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "feature_transformation_core(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_17_axic_register_slice(fast__10)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_17_axic_reg_srl_fifo(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_17_axic_reg_srl_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_read_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_write_master(fast)".
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): (vopt-2685) [TFMPC] - Too few port connections for 'activation_core_i'.  Expected 8, found 6.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): (vopt-2718) [TFMPC] - Missing connection for port 'resetn'.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): (vopt-2718) [TFMPC] - Missing connection for port 'core_clk'.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): (vopt-2685) [TFMPC] - Too few port connections for 'activation_core_i'.  Expected 8, found 6.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): (vopt-2718) [TFMPC] - Missing connection for port 'resetn'.
# ** Warning: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): (vopt-2718) [TFMPC] - Missing connection for port 'core_clk'.
# Loading sv_std.std
# Loading work.top_pkg(fast)
# Loading work.glbl_v_unit(fast)
# Loading work.top(fast)
# Loading work.axi_interface(fast)
# Loading work.prefetcher(fast)
# Loading work.prefetcher_weight_bank(fast)
# Loading work.ultraram_fifo(fast)
# Loading work.ultraram(fast)
# Loading work.axi_read_master(fast)
# Loading work.feature_transformation_engine(fast)
# Loading work.feature_transformation_core(fast)
# Loading work.systolic_module(fast)
# Loading work.processing_element(fast)
# Loading work.mac(fast)
# Loading work.activation_core(fast)
# Loading work.feature_transformation_core(fast__1)
# Loading work.systolic_module(fast__1)
# Loading work.processing_element(fast__1)
# Loading work.mac(fast__1)
# Loading work.fixed_point_mac(fast)
# Loading work.axi_write_master(fast)
# Loading work.rr_arbiter(fast)
# Loading work.onehot_to_binary_comb(fast)
# Loading work.axi_interconnect_0(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_top(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_converter_bank(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clock_converter(fast__2)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_crossbar(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_transactor(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_splitter(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_router(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_addr_decoder(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_comparator_static(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_carry_and(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_mux(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc(fast)
# Loading axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/top/top.sv(458): [PCDPC] - Port size (67586) does not match connection size (44) for port 'weight_channel_resp'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv(89).
#    Time: 0 ps  Iteration: 0  Instance: /top/prefetcher_feature_i File: /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv(260): [PCDPC] - Port size (33793) does not match connection size (22) for port 'feature_channel_resp'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[0]/feature_transformation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv(260): [PCDPC] - Port size (33793) does not match connection size (22) for port 'feature_channel_resp'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[0]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[1]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[2]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[3]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[4]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[5]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[6]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[7]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[8]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[9]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[10]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[11]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[12]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[13]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[14]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[15]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[16]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[17]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[18]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[19]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[20]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[21]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[22]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[23]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[24]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[25]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[26]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[27]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[28]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[29]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[30]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[31]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[32]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[33]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[34]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[35]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[36]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[37]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[38]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[39]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[40]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[41]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[42]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[43]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[44]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[45]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[46]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[47]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[48]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[49]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[50]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[51]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[52]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[53]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[54]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[55]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[56]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[57]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[58]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[59]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[60]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[61]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[62]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[63]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[64]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[65]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[66]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[67]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[68]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[69]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[70]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[71]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[72]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[73]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[74]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[75]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[76]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[77]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[78]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[79]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[80]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[81]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[82]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[83]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[84]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[85]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[86]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[87]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[88]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[89]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[90]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[91]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[92]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[93]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[94]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[95]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[96]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[97]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[98]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[99]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[100]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[101]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[102]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[103]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[104]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[105]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[106]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[107]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[108]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[109]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[110]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[111]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[112]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[113]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[114]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[115]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[116]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[117]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[118]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[119]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[120]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[121]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[122]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[123]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[124]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[125]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[126]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv(169): [PCDPC] - Port size (128) does not match connection size (512) for port 'debug_update_counter'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[0]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[1]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[2]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[0]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[1]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[2]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(79): [PCDPC] - Port size (8) does not match connection size (32) for port 'overwrite_data'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/mac_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'in_feature'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# ** Warning: (vsim-3015) /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv(137): [PCDPC] - Port size (32) does not match connection size (8) for port 'layer_config_leaky_relu_alpha_value'. The port definition is at: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/genblk1[127]/sys_module_i/rows_gen[3]/cols_gen[3]/pe_i/activation_core_i File: /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv
# Loading /home/thw20/miniconda3/envs/myenv/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so
#      -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:76   in set_program_name_in_venv        Did not detect Python virtual environment. Using system-wide Python interpreter
#      -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
#      -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       FLI registered
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: thw20  Hostname: ee-beholder0.ee.ic.ac.uk  ProcessID: 26178
#           Attempting to use alternate WLF file "./wlftAvxG8O".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftAvxG8O
sim:/top/axi_ram
# invalid command name "sim:/top/axi_ram"
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/weight_channel_resp/data[0]}
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/weight_channel_resp/data[1]}
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/weight_channel_resp/data[2]}
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/weight_channel_resp/data[3]}
add wave -position insertpoint {sim:/top/prefetcher_feature_i/weight_bank_fixed_i/weight_channel_resp/data[0]}
add wave -position insertpoint {sim:/top/prefetcher_feature_i/weight_bank_fixed_i/weight_channel_resp/data[1]}
add wave -position insertpoint {sim:/top/prefetcher_feature_i/weight_bank_fixed_i/weight_channel_resp/data[2]}
add wave -position insertpoint {sim:/top/prefetcher_feature_i/weight_bank_fixed_i/weight_channel_resp/data[3]}

add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/weight_channel_resp/data[0]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/weight_channel_resp/data[1]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/weight_channel_resp/data[2]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/weight_channel_resp/data[3]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/feature_channel_resp/data[0]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/feature_channel_resp/data[1]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/feature_channel_resp/data[2]}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/feature_channel_resp/data[3]}

add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/feature_channel_resp}
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/weight_channel_resp}

# Debug weight channel
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/*}
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_channel_resp}
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/row_fifo_out_data}
add wave -position insertpoint {sim:/top/prefetcher_weight_i/weight_bank_fixed_i/weight_channel_resp}


# Second
add wave -position insertpoint {sim:/top/transformation_engine_i/genblk1[1]/feature_transformation_core_i/*}
run -all
#      0.00ns INFO     cocotb                             Running on ModelSim SE-64 version 10.6d 2018.02
#      0.00ns INFO     cocotb                             Running tests with cocotb v1.8.0 from /home/thw20/miniconda3/envs/myenv/lib/python3.10/site-packages/cocotb
#      0.00ns INFO     cocotb                             Seeding Python random module with 1708224257
# ['', '/home/thw20/miniconda3/envs/myenv/lib/python310.zip', '/home/thw20/miniconda3/envs/myenv/lib/python3.10', '/home/thw20/miniconda3/envs/myenv/lib/python3.10/lib-dynload', '/home/thw20/miniconda3/envs/myenv/lib/python3.10/site-packages', '/home/thw20/FYP/systolic_array/hw/sim/cocotb/../../..']
#      0.00ns INFO     cocotb.regression                  Found test runner.graph_test
#      0.00ns INFO     cocotb.regression                  running graph_test (1/1)
#    220.00ns INFO     cocotb.axi_ram.axi                 AXI slave model (write)
#    220.00ns INFO     cocotb.axi_ram.axi                 cocotbext-axi version 0.1.24
#    220.00ns INFO     cocotb.axi_ram.axi                 Copyright (c) 2021 Alex Forencich
#    220.00ns INFO     cocotb.axi_ram.axi                 https://github.com/alexforencich/cocotbext-axi
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    220.00ns INFO     cocotb.axi_ram.axi                 AXI slave model configuration:
#    220.00ns INFO     cocotb.axi_ram.axi                   Address width: 34 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   ID width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   Byte size: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   Data width: 512 bits (64 bytes)
#    220.00ns INFO     cocotb.axi_ram.axi                 AXI slave model signals:
#    220.00ns INFO     cocotb.axi_ram.axi                   awaddr width: 34 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awburst width: 2 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awcache width: 4 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awid width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awlen width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awlock width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awprot width: 3 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awqos width: 4 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awready width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awregion width: 4 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awsize width: 3 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   awuser: not present
#    220.00ns INFO     cocotb.axi_ram.axi                   awvalid width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   wdata width: 512 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   wlast width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   wready width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   wstrb width: 64 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   wuser: not present
#    220.00ns INFO     cocotb.axi_ram.axi                   wvalid width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   bid width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   bready width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   bresp width: 2 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   buser: not present
#    220.00ns INFO     cocotb.axi_ram.axi                   bvalid width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    220.00ns INFO     cocotb.axi_ram.axi                 AXI slave model (read)
#    220.00ns INFO     cocotb.axi_ram.axi                 cocotbext-axi version 0.1.24
#    220.00ns INFO     cocotb.axi_ram.axi                 Copyright (c) 2021 Alex Forencich
#    220.00ns INFO     cocotb.axi_ram.axi                 https://github.com/alexforencich/cocotbext-axi
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    220.00ns INFO     cocotb.axi_ram.axi                 AXI slave model configuration:
#    220.00ns INFO     cocotb.axi_ram.axi                   Address width: 34 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   ID width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   Byte size: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   Data width: 512 bits (64 bytes)
#    220.00ns INFO     cocotb.axi_ram.axi                 AXI slave model signals:
#    220.00ns INFO     cocotb.axi_ram.axi                   araddr width: 34 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arburst width: 2 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arcache width: 4 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arid width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arlen width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arlock width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arprot width: 3 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arqos width: 4 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arready width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arregion width: 4 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   arsize width: 3 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   aruser: not present
#    220.00ns INFO     cocotb.axi_ram.axi                   arvalid width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   rdata width: 512 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   rid width: 8 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   rlast width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   rready width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   rresp width: 2 bits
#    220.00ns INFO     cocotb.axi_ram.axi                   ruser: not present
#    220.00ns INFO     cocotb.axi_ram.axi                   rvalid width: 1 bits
#    220.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    230.00ns INFO     cocotb.axi_ram.axi                 Reset asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
#    250.00ns INFO     cocotb.axi_ram.axi                 Reset de-asserted
# Writing: index=0, value=44, bytes=x2c
# Writing: index=4, value=47, bytes=x2f
# Writing: index=8, value=64, bytes=x40
# Writing: index=12, value=67, bytes=x43
# Writing: index=64, value=67, bytes=x43
# Writing: index=68, value=9, bytes=x09
# Writing: index=72, value=83, bytes=x53
# Writing: index=76, value=21, bytes=x15
# Writing: index=128, value=36, bytes=x24
# Writing: index=132, value=87, bytes=x57
# Writing: index=136, value=70, bytes=x46
# Writing: index=140, value=88, bytes=x58
# Writing: index=192, value=88, bytes=x58
# Writing: index=196, value=12, bytes=x0c
# Writing: index=200, value=58, bytes=x3a
# Writing: index=204, value=65, bytes=x41
# index=0, value=44, bytes=x2c
# Done reading
# Reading: index=0, value=44, bytes=xb','
# index=4, value=47, bytes=x2f
# Done reading
# Reading: index=4, value=47, bytes=xb'/'
# index=8, value=64, bytes=x40
# Done reading
# Reading: index=8, value=64, bytes=xb'@'
# index=12, value=67, bytes=x43
# Done reading
# Reading: index=12, value=67, bytes=xb'C'
# index=64, value=67, bytes=x43
# Done reading
# Reading: index=64, value=67, bytes=xb'C'
# index=68, value=9, bytes=x09
# Done reading
# Reading: index=68, value=9, bytes=xb'\t'
# index=72, value=83, bytes=x53
# Done reading
# Reading: index=72, value=83, bytes=xb'S'
# index=76, value=21, bytes=x15
# Done reading
# Reading: index=76, value=21, bytes=xb'\x15'
# index=128, value=36, bytes=x24
# Done reading
# Reading: index=128, value=36, bytes=xb'$'
# index=132, value=87, bytes=x57
# Done reading
# Reading: index=132, value=87, bytes=xb'W'
# index=136, value=70, bytes=x46
# Done reading
# Reading: index=136, value=70, bytes=xb'F'
# index=140, value=88, bytes=x58
# Done reading
# Reading: index=140, value=88, bytes=xb'X'
# index=192, value=88, bytes=x58
# Done reading
# Reading: index=192, value=88, bytes=xb'X'
# index=196, value=12, bytes=x0c
# Done reading
# Reading: index=196, value=12, bytes=xb'\x0c'
# index=200, value=58, bytes=x3a
# Done reading
# Reading: index=200, value=58, bytes=xb':'
# index=204, value=65, bytes=x41
# Done reading
# Reading: index=204, value=65, bytes=xb'A'
# Writing: index=256, value=0, bytes=x00
# Writing: index=260, value=-2, bytes=xfe
# Writing: index=264, value=-1, bytes=xff
# Writing: index=268, value=0, bytes=x00
# Writing: index=320, value=0, bytes=x00
# Writing: index=324, value=0, bytes=x00
# Writing: index=328, value=0, bytes=x00
# Writing: index=332, value=0, bytes=x00
# Writing: index=384, value=0, bytes=x00
# Writing: index=388, value=0, bytes=x00
# Writing: index=392, value=0, bytes=x00
# Writing: index=396, value=0, bytes=x00
# Writing: index=448, value=0, bytes=x00
# Writing: index=452, value=1, bytes=x01
# Writing: index=456, value=1, bytes=x01
# Writing: index=460, value=-1, bytes=xff
# index=256, value=0, bytes=x00
# Done reading
# Reading: index=256, value=0, bytes=xb'\x00'
# index=260, value=-2, bytes=xfe
# Done reading
# Reading: index=260, value=-2, bytes=xb'\xfe'
# index=264, value=-1, bytes=xff
# Done reading
# Reading: index=264, value=-1, bytes=xb'\xff'
# index=268, value=0, bytes=x00
# Done reading
# Reading: index=268, value=0, bytes=xb'\x00'
# index=320, value=0, bytes=x00
# Done reading
# Reading: index=320, value=0, bytes=xb'\x00'
# index=324, value=0, bytes=x00
# Done reading
# Reading: index=324, value=0, bytes=xb'\x00'
# index=328, value=0, bytes=x00
# Done reading
# Reading: index=328, value=0, bytes=xb'\x00'
# index=332, value=0, bytes=x00
# Done reading
# Reading: index=332, value=0, bytes=xb'\x00'
# index=384, value=0, bytes=x00
# Done reading
# Reading: index=384, value=0, bytes=xb'\x00'
# index=388, value=0, bytes=x00
# Done reading
# Reading: index=388, value=0, bytes=xb'\x00'
# index=392, value=0, bytes=x00
# Done reading
# Reading: index=392, value=0, bytes=xb'\x00'
# index=396, value=0, bytes=x00
# Done reading
# Reading: index=396, value=0, bytes=xb'\x00'
# index=448, value=0, bytes=x00
# Done reading
# Reading: index=448, value=0, bytes=xb'\x00'
# index=452, value=1, bytes=x01
# Done reading
# Reading: index=452, value=1, bytes=xb'\x01'
# index=456, value=1, bytes=x01
# Done reading
# Reading: index=456, value=1, bytes=xb'\x01'
# index=460, value=-1, bytes=xff
# Done reading
# Reading: index=460, value=-1, bytes=xb'\xff'
# Done writing and finish verification
# Done instructing fte
#    370.00ns INFO     cocotb.axi_ram.axi                 Read burst arid: 0x10 araddr: 0x00000000 arlen: 0 arsize: 6 arprot: AxiProt.0
#    600.00ns INFO     cocotb.axi_ram.axi                 Read burst arid: 0x10 araddr: 0x00000040 arlen: 0 arsize: 6 arprot: AxiProt.0
#    830.00ns INFO     cocotb.axi_ram.axi                 Read burst arid: 0x10 araddr: 0x00000080 arlen: 0 arsize: 6 arprot: AxiProt.0
#   1060.00ns INFO     cocotb.axi_ram.axi                 Read burst arid: 0x10 araddr: 0x000000c0 arlen: 0 arsize: 6 arprot: AxiProt.0
#   2270.00ns INFO     cocotb.top                         Finished writing
#   2270.00ns INFO     cocotb.regression                  graph_test passed
#   2270.00ns INFO     cocotb.regression                  **************************************************************************************
#                                                         ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
#                                                         **************************************************************************************
#                                                         ** runner.graph_test              PASS        2270.00           1.70       1331.59  **
#                                                         **************************************************************************************
#                                                         ** TESTS=1 PASS=1 FAIL=0 SKIP=0               2270.00           6.63        342.27  **
#                                                         **************************************************************************************
#                                                         
# ** Note: $finish
#    Time: 2270001 ps  Iteration: 0  Instance: /top/axi_ram
# Simulation stop requested.
