
BrainX_Testing_Firmware_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000905c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080091e4  080091e4  0000a1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009264  08009264  0000b0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009264  08009264  0000a264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800926c  0800926c  0000b0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800926c  0800926c  0000a26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009270  08009270  0000a270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08009274  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b0fc  2**0
                  CONTENTS
 10 .bss          00000ed4  200000fc  200000fc  0000b0fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000fd0  20000fd0  0000b0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b0fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013bdc  00000000  00000000  0000b12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038d5  00000000  00000000  0001ed08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f80  00000000  00000000  000225e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bb2  00000000  00000000  00023560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023bdd  00000000  00000000  00024112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000163a5  00000000  00000000  00047cef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c72dc  00000000  00000000  0005e094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00125370  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d64  00000000  00000000  001253b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000094  00000000  00000000  00129118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080091cc 	.word	0x080091cc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	080091cc 	.word	0x080091cc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <BrainX_RS485_Init>:
void BrainX_RS485_Init(RS485_Device *device, uint8_t id,
				GPIO_TypeDef *GPIO_Driver_Enable_Port,
				uint16_t GPIO_Driver_Enable_Pin,
				GPIO_TypeDef *GPIO_Receiver_Enable_Port,
				uint16_t GPIO_Receiver_Enable_Pin)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	60f8      	str	r0, [r7, #12]
 80004fc:	607a      	str	r2, [r7, #4]
 80004fe:	461a      	mov	r2, r3
 8000500:	460b      	mov	r3, r1
 8000502:	72fb      	strb	r3, [r7, #11]
 8000504:	4613      	mov	r3, r2
 8000506:	813b      	strh	r3, [r7, #8]
	device->device_id = id;
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	7afa      	ldrb	r2, [r7, #11]
 800050c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	device->GPIO_Driver_Enable_Port = GPIO_Driver_Enable_Port;
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	687a      	ldr	r2, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]
	device->GPIO_Driver_Enable_Pin = GPIO_Driver_Enable_Pin;
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	893a      	ldrh	r2, [r7, #8]
 800051a:	809a      	strh	r2, [r3, #4]
	device->GPIO_Receiver_Enable_Port = GPIO_Receiver_Enable_Port;
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	69ba      	ldr	r2, [r7, #24]
 8000520:	609a      	str	r2, [r3, #8]
	device->GPIO_Receiver_Enable_Pin = GPIO_Receiver_Enable_Pin;
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	8bba      	ldrh	r2, [r7, #28]
 8000526:	819a      	strh	r2, [r3, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr

08000534 <BrainX_RS485_RX_Enable>:

void BrainX_RS485_RX_Enable(RS485_Device *device){
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	/* RECEIVING MODE: RE: 0, DE: 0 */
	HAL_GPIO_WritePin(device->GPIO_Receiver_Enable_Port, device->GPIO_Receiver_Enable_Pin, 0);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	6898      	ldr	r0, [r3, #8]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	899b      	ldrh	r3, [r3, #12]
 8000544:	2200      	movs	r2, #0
 8000546:	4619      	mov	r1, r3
 8000548:	f001 fde4 	bl	8002114 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(device->GPIO_Driver_Enable_Port, device->GPIO_Driver_Enable_Pin, 0);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	6818      	ldr	r0, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	889b      	ldrh	r3, [r3, #4]
 8000554:	2200      	movs	r2, #0
 8000556:	4619      	mov	r1, r3
 8000558:	f001 fddc 	bl	8002114 <HAL_GPIO_WritePin>
}
 800055c:	bf00      	nop
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <BrainX_RS485_RX_StateMachine>:

void BrainX_RS485_RX_StateMachine(RS485_Device *device, uint8_t state){
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	460b      	mov	r3, r1
 800056e:	70fb      	strb	r3, [r7, #3]
	device->state = state;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	78fa      	ldrb	r2, [r7, #3]
 8000574:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <BrainX_RS485_RX_ScanningHeader>:

void BrainX_RS485_RX_ScanningHeader(RS485_Device *device){
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	if(device->rx_buffer[0] == 0x55){
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	7b9b      	ldrb	r3, [r3, #14]
 8000590:	2b55      	cmp	r3, #85	@ 0x55
 8000592:	d108      	bne.n	80005a6 <BrainX_RS485_RX_ScanningHeader+0x22>
		device->target_device_id = device->rx_buffer[1];
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	7bda      	ldrb	r2, [r3, #15]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		BrainX_RS485_RX_StateMachine(device, 1);
 800059e:	2101      	movs	r1, #1
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	f7ff ffdf 	bl	8000564 <BrainX_RS485_RX_StateMachine>
	}
}
 80005a6:	bf00      	nop
 80005a8:	3708      	adds	r7, #8
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
	...

080005b0 <BrainX_RS485_RX_CheckDevice>:

void BrainX_RS485_RX_CheckDevice(RS485_Device *device){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	uint8_t device_list[] = {0x10, 0x11, 0x12, 0x13, 0x14, 0x15};
 80005b8:	4a18      	ldr	r2, [pc, #96]	@ (800061c <BrainX_RS485_RX_CheckDevice+0x6c>)
 80005ba:	f107 030c 	add.w	r3, r7, #12
 80005be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c2:	6018      	str	r0, [r3, #0]
 80005c4:	3304      	adds	r3, #4
 80005c6:	8019      	strh	r1, [r3, #0]
	uint8_t length;

	if(device->state == 1){
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d11f      	bne.n	8000612 <BrainX_RS485_RX_CheckDevice+0x62>
		length = sizeof(device_list) / sizeof(device_list[0]);
 80005d2:	2306      	movs	r3, #6
 80005d4:	74fb      	strb	r3, [r7, #19]
		for(int i = 0; i < length; i++){
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
 80005da:	e016      	b.n	800060a <BrainX_RS485_RX_CheckDevice+0x5a>
			if(device->rx_buffer[1] == device_list[i]){
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	7bda      	ldrb	r2, [r3, #15]
 80005e0:	f107 010c 	add.w	r1, r7, #12
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	440b      	add	r3, r1
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d10a      	bne.n	8000604 <BrainX_RS485_RX_CheckDevice+0x54>
				BrainX_RS485_RX_StateMachine(device, 2);
 80005ee:	2102      	movs	r1, #2
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff ffb7 	bl	8000564 <BrainX_RS485_RX_StateMachine>
				device-> target_device_id = device->rx_buffer[1];
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	7bda      	ldrb	r2, [r3, #15]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
				break;
 8000600:	bf00      	nop
			}
		}
	}

}
 8000602:	e006      	b.n	8000612 <BrainX_RS485_RX_CheckDevice+0x62>
		for(int i = 0; i < length; i++){
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	3301      	adds	r3, #1
 8000608:	617b      	str	r3, [r7, #20]
 800060a:	7cfb      	ldrb	r3, [r7, #19]
 800060c:	697a      	ldr	r2, [r7, #20]
 800060e:	429a      	cmp	r2, r3
 8000610:	dbe4      	blt.n	80005dc <BrainX_RS485_RX_CheckDevice+0x2c>
}
 8000612:	bf00      	nop
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	080091e4 	.word	0x080091e4

08000620 <CheckDataContent.0>:

void BrainX_RS485_RX_CheckDataContent(RS485_Device *device){

	uint8_t CheckDataContent(uint8_t data_content_list[], uint8_t length){
 8000620:	b480      	push	{r7}
 8000622:	b087      	sub	sp, #28
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	460b      	mov	r3, r1
 800062a:	72fb      	strb	r3, [r7, #11]
 800062c:	4660      	mov	r0, ip
 800062e:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000632:	2300      	movs	r3, #0
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	e00c      	b.n	8000652 <CheckDataContent.0+0x32>
			if(device->rx_buffer[2] == data_content_list[i]){
 8000638:	6803      	ldr	r3, [r0, #0]
 800063a:	7c1a      	ldrb	r2, [r3, #16]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	68f9      	ldr	r1, [r7, #12]
 8000640:	440b      	add	r3, r1
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	429a      	cmp	r2, r3
 8000646:	d101      	bne.n	800064c <CheckDataContent.0+0x2c>
				return 1;
 8000648:	2301      	movs	r3, #1
 800064a:	e007      	b.n	800065c <CheckDataContent.0+0x3c>
		for(int i = 0; i < length; i++){
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	3301      	adds	r3, #1
 8000650:	617b      	str	r3, [r7, #20]
 8000652:	7afb      	ldrb	r3, [r7, #11]
 8000654:	697a      	ldr	r2, [r7, #20]
 8000656:	429a      	cmp	r2, r3
 8000658:	dbee      	blt.n	8000638 <CheckDataContent.0+0x18>
			}
		}
		return 0;
 800065a:	2300      	movs	r3, #0
	}
 800065c:	4618      	mov	r0, r3
 800065e:	371c      	adds	r7, #28
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr

08000668 <BrainX_RS485_RX_CheckDataContent>:
void BrainX_RS485_RX_CheckDataContent(RS485_Device *device){
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	f107 0320 	add.w	r3, r7, #32
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	613b      	str	r3, [r7, #16]

	if(device->state == 2){
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000680:	2b02      	cmp	r3, #2
 8000682:	d137      	bne.n	80006f4 <BrainX_RS485_RX_CheckDataContent+0x8c>

		//Device ID (0x10): Power Management Board
		if(device->rx_buffer[1] == 0x10){
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	7bdb      	ldrb	r3, [r3, #15]
 8000688:	2b10      	cmp	r3, #16
 800068a:	d133      	bne.n	80006f4 <BrainX_RS485_RX_CheckDataContent+0x8c>
			uint8_t PWR_MNGT_BOARD_DATA_CONTENT[] = {0x01, 0x02, 0x03};
 800068c:	4a1b      	ldr	r2, [pc, #108]	@ (80006fc <BrainX_RS485_RX_CheckDataContent+0x94>)
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	6812      	ldr	r2, [r2, #0]
 8000694:	4611      	mov	r1, r2
 8000696:	8019      	strh	r1, [r3, #0]
 8000698:	3302      	adds	r3, #2
 800069a:	0c12      	lsrs	r2, r2, #16
 800069c:	701a      	strb	r2, [r3, #0]

			if(CheckDataContent(PWR_MNGT_BOARD_DATA_CONTENT, 3) == 0){
 800069e:	f107 030c 	add.w	r3, r7, #12
 80006a2:	f107 0210 	add.w	r2, r7, #16
 80006a6:	4694      	mov	ip, r2
 80006a8:	2103      	movs	r1, #3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff ffb8 	bl	8000620 <CheckDataContent.0>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d01d      	beq.n	80006f2 <BrainX_RS485_RX_CheckDataContent+0x8a>
				return;
			}

			//Data Content: Voltage Measurement 0 - 140 (0.00V to 14.0V)
			if(device->rx_buffer[2] == 0x01){
 80006b6:	693b      	ldr	r3, [r7, #16]
 80006b8:	7c1b      	ldrb	r3, [r3, #16]
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d105      	bne.n	80006ca <BrainX_RS485_RX_CheckDataContent+0x62>
				//To Be Continued: Set a unique flag to log information via UART debugger
				BrainX_RS485_RX_StateMachine(device, 3);
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	2103      	movs	r1, #3
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff ff4e 	bl	8000564 <BrainX_RS485_RX_StateMachine>
 80006c8:	e014      	b.n	80006f4 <BrainX_RS485_RX_CheckDataContent+0x8c>
			}

			//Data Content: Current Measurement 0 - 50 (0A to 50A)
			else if(device->rx_buffer[2] == 0x02){
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	7c1b      	ldrb	r3, [r3, #16]
 80006ce:	2b02      	cmp	r3, #2
 80006d0:	d105      	bne.n	80006de <BrainX_RS485_RX_CheckDataContent+0x76>
				//To Be Continued: Set a unique flag to log information via UART debugger
				BrainX_RS485_RX_StateMachine(device, 3);
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	2103      	movs	r1, #3
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff ff44 	bl	8000564 <BrainX_RS485_RX_StateMachine>
 80006dc:	e00a      	b.n	80006f4 <BrainX_RS485_RX_CheckDataContent+0x8c>
			}

			//Data Content: Power Status (LOW - OK - CHARGING)
			else if(device->rx_buffer[2] == 0x03){
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	7c1b      	ldrb	r3, [r3, #16]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	d106      	bne.n	80006f4 <BrainX_RS485_RX_CheckDataContent+0x8c>
				//To Be Continued: Set a unique flag to log information via UART debugger
				BrainX_RS485_RX_StateMachine(device, 3);
 80006e6:	693b      	ldr	r3, [r7, #16]
 80006e8:	2103      	movs	r1, #3
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff3a 	bl	8000564 <BrainX_RS485_RX_StateMachine>
 80006f0:	e000      	b.n	80006f4 <BrainX_RS485_RX_CheckDataContent+0x8c>
				return;
 80006f2:	bf00      	nop


		}
	}

}
 80006f4:	3718      	adds	r7, #24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	080091ec 	.word	0x080091ec

08000700 <BrainX_RS485_RX_VerifyDataPacket>:

int BrainX_RS485_RX_VerifyDataPacket(RS485_Device *device){
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

	if(device->state == 3){
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800070e:	2b03      	cmp	r3, #3
 8000710:	d118      	bne.n	8000744 <BrainX_RS485_RX_VerifyDataPacket+0x44>
		device->checksum = 0x55 | device->rx_buffer[1] | device->rx_buffer[2] | device->rx_buffer[3];
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	7bda      	ldrb	r2, [r3, #15]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	7c1b      	ldrb	r3, [r3, #16]
 800071a:	4313      	orrs	r3, r2
 800071c:	b2da      	uxtb	r2, r3
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	7c5b      	ldrb	r3, [r3, #17]
 8000722:	4313      	orrs	r3, r2
 8000724:	b2db      	uxtb	r3, r3
 8000726:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 800072a:	b2da      	uxtb	r2, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

		if(device->checksum == device->rx_buffer[4]){
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	7c9b      	ldrb	r3, [r3, #18]
 800073c:	429a      	cmp	r2, r3
 800073e:	d101      	bne.n	8000744 <BrainX_RS485_RX_VerifyDataPacket+0x44>
			return 1;
 8000740:	2301      	movs	r3, #1
 8000742:	e000      	b.n	8000746 <BrainX_RS485_RX_VerifyDataPacket+0x46>
		}

	}
	return 0;
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	370c      	adds	r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr

08000752 <BrainX_RS485_RX_ReceiveVerifiedData>:

void BrainX_RS485_RX_ReceiveVerifiedData(RS485_Device *device){
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
	if(BrainX_RS485_RX_VerifyDataPacket(device) == 1){
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f7ff ffd0 	bl	8000700 <BrainX_RS485_RX_VerifyDataPacket>
 8000760:	4603      	mov	r3, r0
 8000762:	2b01      	cmp	r3, #1
 8000764:	d109      	bne.n	800077a <BrainX_RS485_RX_ReceiveVerifiedData+0x28>
		device->data_content = device->rx_buffer[2];
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	7c1a      	ldrb	r2, [r3, #16]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		device->data = device->rx_buffer[3];
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	7c5a      	ldrb	r2, [r3, #17]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	}
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <BrainX_RS485_RX_ReceiveData>:

void BrainX_RS485_RX_ReceiveData(RS485_Device *device){
 8000782:	b580      	push	{r7, lr}
 8000784:	b082      	sub	sp, #8
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
	BrainX_RS485_RX_ScanningHeader(device); //Waiting for Protocol Header (0x55)
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff fefa 	bl	8000584 <BrainX_RS485_RX_ScanningHeader>
	BrainX_RS485_RX_CheckDevice(device); //If header found, check next byte (device ID byte)
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff0d 	bl	80005b0 <BrainX_RS485_RX_CheckDevice>
	BrainX_RS485_RX_CheckDataContent(device); //If device ID is existent, verify if data content is existent
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff ff66 	bl	8000668 <BrainX_RS485_RX_CheckDataContent>
	BrainX_RS485_RX_VerifyDataPacket(device); //Detect data errors
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ffaf 	bl	8000700 <BrainX_RS485_RX_VerifyDataPacket>
	BrainX_RS485_RX_ReceiveVerifiedData(device);  //Process legitimate data
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f7ff ffd5 	bl	8000752 <BrainX_RS485_RX_ReceiveVerifiedData>
	BrainX_RS485_RX_StateMachine(device, 0); //Reset State Machine to State 0
 80007a8:	2100      	movs	r1, #0
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f7ff feda 	bl	8000564 <BrainX_RS485_RX_StateMachine>
}
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <BrainX_DisplayLED>:

#include "brainx_sys.h"

BrainX_Power_Status brainx_power_status;

void BrainX_DisplayLED(uint8_t status){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
	switch(status){
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	d019      	beq.n	80007fc <BrainX_DisplayLED+0x44>
 80007c8:	2b02      	cmp	r3, #2
 80007ca:	dc3d      	bgt.n	8000848 <BrainX_DisplayLED+0x90>
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d002      	beq.n	80007d6 <BrainX_DisplayLED+0x1e>
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d026      	beq.n	8000822 <BrainX_DisplayLED+0x6a>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 0);
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 1);
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 1);
			break;
	}
}
 80007d4:	e038      	b.n	8000848 <BrainX_DisplayLED+0x90>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 1);
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007dc:	481c      	ldr	r0, [pc, #112]	@ (8000850 <BrainX_DisplayLED+0x98>)
 80007de:	f001 fc99 	bl	8002114 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 1);
 80007e2:	2201      	movs	r2, #1
 80007e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007e8:	4819      	ldr	r0, [pc, #100]	@ (8000850 <BrainX_DisplayLED+0x98>)
 80007ea:	f001 fc93 	bl	8002114 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 0);
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f4:	4816      	ldr	r0, [pc, #88]	@ (8000850 <BrainX_DisplayLED+0x98>)
 80007f6:	f001 fc8d 	bl	8002114 <HAL_GPIO_WritePin>
			break;
 80007fa:	e025      	b.n	8000848 <BrainX_DisplayLED+0x90>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 1);
 80007fc:	2201      	movs	r2, #1
 80007fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000802:	4813      	ldr	r0, [pc, #76]	@ (8000850 <BrainX_DisplayLED+0x98>)
 8000804:	f001 fc86 	bl	8002114 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 0);
 8000808:	2200      	movs	r2, #0
 800080a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800080e:	4810      	ldr	r0, [pc, #64]	@ (8000850 <BrainX_DisplayLED+0x98>)
 8000810:	f001 fc80 	bl	8002114 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 1);
 8000814:	2201      	movs	r2, #1
 8000816:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800081a:	480d      	ldr	r0, [pc, #52]	@ (8000850 <BrainX_DisplayLED+0x98>)
 800081c:	f001 fc7a 	bl	8002114 <HAL_GPIO_WritePin>
			break;
 8000820:	e012      	b.n	8000848 <BrainX_DisplayLED+0x90>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 0);
 8000822:	2200      	movs	r2, #0
 8000824:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000828:	4809      	ldr	r0, [pc, #36]	@ (8000850 <BrainX_DisplayLED+0x98>)
 800082a:	f001 fc73 	bl	8002114 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 1);
 800082e:	2201      	movs	r2, #1
 8000830:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000834:	4806      	ldr	r0, [pc, #24]	@ (8000850 <BrainX_DisplayLED+0x98>)
 8000836:	f001 fc6d 	bl	8002114 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 1);
 800083a:	2201      	movs	r2, #1
 800083c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000840:	4803      	ldr	r0, [pc, #12]	@ (8000850 <BrainX_DisplayLED+0x98>)
 8000842:	f001 fc67 	bl	8002114 <HAL_GPIO_WritePin>
			break;
 8000846:	bf00      	nop
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40020c00 	.word	0x40020c00

08000854 <BrainX_USBCDC_RX_StateMachine>:
uint8_t device_id;
uint8_t data_content;
uint8_t data;
uint8_t checksum;

void BrainX_USBCDC_RX_StateMachine(uint8_t state){
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
	usbcdc_rx_state = state;
 800085e:	4a04      	ldr	r2, [pc, #16]	@ (8000870 <BrainX_USBCDC_RX_StateMachine+0x1c>)
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	7013      	strb	r3, [r2, #0]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	20000122 	.word	0x20000122

08000874 <BrainX_USBCDC_RX_ScanningHeader>:

void BrainX_USBCDC_RX_ScanningHeader(){
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
	if(usbcdc_rx_buffer[0] == HEADER_BYTE){
 8000878:	4b04      	ldr	r3, [pc, #16]	@ (800088c <BrainX_USBCDC_RX_ScanningHeader+0x18>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b55      	cmp	r3, #85	@ 0x55
 800087e:	d102      	bne.n	8000886 <BrainX_USBCDC_RX_ScanningHeader+0x12>
		BrainX_USBCDC_RX_StateMachine(1);
 8000880:	2001      	movs	r0, #1
 8000882:	f7ff ffe7 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
	}
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000118 	.word	0x20000118

08000890 <BrainX_USBCDC_RX_CheckDevice>:

void BrainX_USBCDC_RX_CheckDevice(){
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
	uint8_t device_list[] = {0x10, 0x11, 0x12, 0x13, 0x14, 0x15};
 8000896:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <BrainX_USBCDC_RX_CheckDevice+0x58>)
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800089e:	6018      	str	r0, [r3, #0]
 80008a0:	3304      	adds	r3, #4
 80008a2:	8019      	strh	r1, [r3, #0]
	uint8_t length;

	if(usbcdc_rx_state == 1){
 80008a4:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <BrainX_USBCDC_RX_CheckDevice+0x5c>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d118      	bne.n	80008de <BrainX_USBCDC_RX_CheckDevice+0x4e>
		length = sizeof(device_list) / sizeof(device_list[0]);
 80008ac:	2306      	movs	r3, #6
 80008ae:	72fb      	strb	r3, [r7, #11]
		for(int i = 0; i < length; i++){
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	e00f      	b.n	80008d6 <BrainX_USBCDC_RX_CheckDevice+0x46>
			if(usbcdc_rx_buffer[1] == device_list[i]){
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <BrainX_USBCDC_RX_CheckDevice+0x60>)
 80008b8:	785a      	ldrb	r2, [r3, #1]
 80008ba:	1d39      	adds	r1, r7, #4
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	440b      	add	r3, r1
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	429a      	cmp	r2, r3
 80008c4:	d104      	bne.n	80008d0 <BrainX_USBCDC_RX_CheckDevice+0x40>
				BrainX_USBCDC_RX_StateMachine(2);
 80008c6:	2002      	movs	r0, #2
 80008c8:	f7ff ffc4 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
				break;
 80008cc:	bf00      	nop
			}
		}
	}

}
 80008ce:	e006      	b.n	80008de <BrainX_USBCDC_RX_CheckDevice+0x4e>
		for(int i = 0; i < length; i++){
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	3301      	adds	r3, #1
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	7afb      	ldrb	r3, [r7, #11]
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	429a      	cmp	r2, r3
 80008dc:	dbeb      	blt.n	80008b6 <BrainX_USBCDC_RX_CheckDevice+0x26>
}
 80008de:	bf00      	nop
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	080091f0 	.word	0x080091f0
 80008ec:	20000122 	.word	0x20000122
 80008f0:	20000118 	.word	0x20000118

080008f4 <CheckDataContent.0>:

void BrainX_USBCDC_RX_CheckDataContent(){

	uint8_t CheckDataContent(uint8_t data_content_list[], uint8_t length){
 80008f4:	b480      	push	{r7}
 80008f6:	b087      	sub	sp, #28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	460b      	mov	r3, r1
 80008fe:	72fb      	strb	r3, [r7, #11]
 8000900:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	e00c      	b.n	8000924 <CheckDataContent.0+0x30>
			if(usbcdc_rx_buffer[2] == data_content_list[i]){
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <CheckDataContent.0+0x48>)
 800090c:	789a      	ldrb	r2, [r3, #2]
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	68f9      	ldr	r1, [r7, #12]
 8000912:	440b      	add	r3, r1
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d101      	bne.n	800091e <CheckDataContent.0+0x2a>
				return 1;
 800091a:	2301      	movs	r3, #1
 800091c:	e007      	b.n	800092e <CheckDataContent.0+0x3a>
		for(int i = 0; i < length; i++){
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	3301      	adds	r3, #1
 8000922:	617b      	str	r3, [r7, #20]
 8000924:	7afb      	ldrb	r3, [r7, #11]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	429a      	cmp	r2, r3
 800092a:	dbee      	blt.n	800090a <CheckDataContent.0+0x16>
			}
		}
		return 0;
 800092c:	2300      	movs	r3, #0
	}
 800092e:	4618      	mov	r0, r3
 8000930:	371c      	adds	r7, #28
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	20000118 	.word	0x20000118

08000940 <BrainX_USBCDC_RX_CheckDataContent>:
void BrainX_USBCDC_RX_CheckDataContent(){
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	f107 0310 	add.w	r3, r7, #16
 800094a:	607b      	str	r3, [r7, #4]

	if(usbcdc_rx_state == 2){
 800094c:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <BrainX_USBCDC_RX_CheckDataContent+0x78>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b02      	cmp	r3, #2
 8000952:	d12d      	bne.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>

		//Device ID (0x10): Power Management Board
		if(usbcdc_rx_buffer[1] == 0x10){
 8000954:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <BrainX_USBCDC_RX_CheckDataContent+0x7c>)
 8000956:	785b      	ldrb	r3, [r3, #1]
 8000958:	2b10      	cmp	r3, #16
 800095a:	d129      	bne.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>
			uint8_t PWR_MNGT_BOARD_DATA_CONTENT[] = {0x01, 0x02, 0x03};
 800095c:	4a18      	ldr	r2, [pc, #96]	@ (80009c0 <BrainX_USBCDC_RX_CheckDataContent+0x80>)
 800095e:	463b      	mov	r3, r7
 8000960:	6812      	ldr	r2, [r2, #0]
 8000962:	4611      	mov	r1, r2
 8000964:	8019      	strh	r1, [r3, #0]
 8000966:	3302      	adds	r3, #2
 8000968:	0c12      	lsrs	r2, r2, #16
 800096a:	701a      	strb	r2, [r3, #0]

			if(CheckDataContent(PWR_MNGT_BOARD_DATA_CONTENT, 3) == 0){
 800096c:	463b      	mov	r3, r7
 800096e:	1d3a      	adds	r2, r7, #4
 8000970:	4694      	mov	ip, r2
 8000972:	2103      	movs	r1, #3
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff ffbd 	bl	80008f4 <CheckDataContent.0>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d016      	beq.n	80009ae <BrainX_USBCDC_RX_CheckDataContent+0x6e>
				return;
			}

			switch(usbcdc_rx_buffer[2]){
 8000980:	4b0e      	ldr	r3, [pc, #56]	@ (80009bc <BrainX_USBCDC_RX_CheckDataContent+0x7c>)
 8000982:	789b      	ldrb	r3, [r3, #2]
 8000984:	2b03      	cmp	r3, #3
 8000986:	d00e      	beq.n	80009a6 <BrainX_USBCDC_RX_CheckDataContent+0x66>
 8000988:	2b03      	cmp	r3, #3
 800098a:	dc11      	bgt.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>
 800098c:	2b01      	cmp	r3, #1
 800098e:	d002      	beq.n	8000996 <BrainX_USBCDC_RX_CheckDataContent+0x56>
 8000990:	2b02      	cmp	r3, #2
 8000992:	d004      	beq.n	800099e <BrainX_USBCDC_RX_CheckDataContent+0x5e>
 8000994:	e00c      	b.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>
			//Data Content: Voltage Measurement 0 - 140 (0.00V to 14.0V)
				case 0x01:
				//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_USBCDC_RX_StateMachine(3);
 8000996:	2003      	movs	r0, #3
 8000998:	f7ff ff5c 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 800099c:	e008      	b.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>

			//Data Content: Current Measurement 0 - 50 (0A to 50A)
				case 0x02:
				//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_USBCDC_RX_StateMachine(3);
 800099e:	2003      	movs	r0, #3
 80009a0:	f7ff ff58 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 80009a4:	e004      	b.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>

			//Data Content: Power Status (LOW - OK - CHARGING)
				case 0x03:
				//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_USBCDC_RX_StateMachine(3);
 80009a6:	2003      	movs	r0, #3
 80009a8:	f7ff ff54 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 80009ac:	e000      	b.n	80009b0 <BrainX_USBCDC_RX_CheckDataContent+0x70>
				return;
 80009ae:	bf00      	nop
			}


		}
	}
}
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20000122 	.word	0x20000122
 80009bc:	20000118 	.word	0x20000118
 80009c0:	080091f8 	.word	0x080091f8

080009c4 <BrainX_USBCDC_RX_VerifyDataPacket>:

int BrainX_USBCDC_RX_VerifyDataPacket(){
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0

	if(usbcdc_rx_state == 3){
 80009c8:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <BrainX_USBCDC_RX_VerifyDataPacket+0x48>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	d116      	bne.n	80009fe <BrainX_USBCDC_RX_VerifyDataPacket+0x3a>
		checksum = 0x55 | usbcdc_rx_buffer[1] | usbcdc_rx_buffer[2] | usbcdc_rx_buffer[3];
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 80009d2:	785a      	ldrb	r2, [r3, #1]
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 80009d6:	789b      	ldrb	r3, [r3, #2]
 80009d8:	4313      	orrs	r3, r2
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 80009de:	78db      	ldrb	r3, [r3, #3]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <BrainX_USBCDC_RX_VerifyDataPacket+0x50>)
 80009ec:	701a      	strb	r2, [r3, #0]

		if(checksum == usbcdc_rx_buffer[4]){
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 80009f0:	791a      	ldrb	r2, [r3, #4]
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <BrainX_USBCDC_RX_VerifyDataPacket+0x50>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d101      	bne.n	80009fe <BrainX_USBCDC_RX_VerifyDataPacket+0x3a>
			return 1;
 80009fa:	2301      	movs	r3, #1
 80009fc:	e000      	b.n	8000a00 <BrainX_USBCDC_RX_VerifyDataPacket+0x3c>
		}

	}
	return 0;
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	20000122 	.word	0x20000122
 8000a10:	20000118 	.word	0x20000118
 8000a14:	20000127 	.word	0x20000127

08000a18 <BrainX_USBCDC_RX_ReceiveVerifiedData>:

void BrainX_USBCDC_RX_ReceiveVerifiedData(){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0

	if(BrainX_USBCDC_RX_VerifyDataPacket() == 1){
 8000a1c:	f7ff ffd2 	bl	80009c4 <BrainX_USBCDC_RX_VerifyDataPacket>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d10a      	bne.n	8000a3c <BrainX_USBCDC_RX_ReceiveVerifiedData+0x24>
		usbcdc_rx_ok_flag = 1;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x28>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	701a      	strb	r2, [r3, #0]
		data_content = usbcdc_rx_buffer[2];
 8000a2c:	4b05      	ldr	r3, [pc, #20]	@ (8000a44 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000a2e:	789a      	ldrb	r2, [r3, #2]
 8000a30:	4b05      	ldr	r3, [pc, #20]	@ (8000a48 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x30>)
 8000a32:	701a      	strb	r2, [r3, #0]
		data = usbcdc_rx_buffer[3];
 8000a34:	4b03      	ldr	r3, [pc, #12]	@ (8000a44 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000a36:	78da      	ldrb	r2, [r3, #3]
 8000a38:	4b04      	ldr	r3, [pc, #16]	@ (8000a4c <BrainX_USBCDC_RX_ReceiveVerifiedData+0x34>)
 8000a3a:	701a      	strb	r2, [r3, #0]
	}

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000124 	.word	0x20000124
 8000a44:	20000118 	.word	0x20000118
 8000a48:	20000125 	.word	0x20000125
 8000a4c:	20000126 	.word	0x20000126

08000a50 <BrainX_USBCDC_RX_ReceiveData>:

void BrainX_USBCDC_RX_ReceiveData(){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	BrainX_USBCDC_RX_ScanningHeader(); //Waiting for Protocol Header (0x55)
 8000a54:	f7ff ff0e 	bl	8000874 <BrainX_USBCDC_RX_ScanningHeader>
	BrainX_USBCDC_RX_CheckDevice(); //If header found, check next byte (device ID byte)
 8000a58:	f7ff ff1a 	bl	8000890 <BrainX_USBCDC_RX_CheckDevice>
	BrainX_USBCDC_RX_CheckDataContent(); //If device ID is existent, verify if data content is existent
 8000a5c:	f7ff ff70 	bl	8000940 <BrainX_USBCDC_RX_CheckDataContent>
	BrainX_USBCDC_RX_VerifyDataPacket(); //Detect data errors
 8000a60:	f7ff ffb0 	bl	80009c4 <BrainX_USBCDC_RX_VerifyDataPacket>
	BrainX_USBCDC_RX_ReceiveVerifiedData();  //Process legitimate data
 8000a64:	f7ff ffd8 	bl	8000a18 <BrainX_USBCDC_RX_ReceiveVerifiedData>
	BrainX_USBCDC_RX_StateMachine(0); //Reset State Machine to State 0
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f7ff fef3 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <MX_DMA_Init+0x4c>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac0 <MX_DMA_Init+0x4c>)
 8000a84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <MX_DMA_Init+0x4c>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	200d      	movs	r0, #13
 8000a9c:	f000 fd65 	bl	800156a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000aa0:	200d      	movs	r0, #13
 8000aa2:	f000 fd7e 	bl	80015a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2010      	movs	r0, #16
 8000aac:	f000 fd5d 	bl	800156a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ab0:	2010      	movs	r0, #16
 8000ab2:	f000 fd76 	bl	80015a2 <HAL_NVIC_EnableIRQ>

}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800

08000ac4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	@ 0x28
 8000ac8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
 8000ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	613b      	str	r3, [r7, #16]
 8000ade:	4b3b      	ldr	r3, [pc, #236]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aea:	4b38      	ldr	r3, [pc, #224]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	4b34      	ldr	r3, [pc, #208]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	4a33      	ldr	r2, [pc, #204]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b06:	4b31      	ldr	r3, [pc, #196]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	4b2d      	ldr	r3, [pc, #180]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b1c:	f043 0302 	orr.w	r3, r3, #2
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b2a      	ldr	r3, [pc, #168]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	4b26      	ldr	r3, [pc, #152]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a25      	ldr	r2, [pc, #148]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b38:	f043 0308 	orr.w	r3, r3, #8
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b23      	ldr	r3, [pc, #140]	@ (8000bcc <MX_GPIO_Init+0x108>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0308 	and.w	r3, r3, #8
 8000b46:	607b      	str	r3, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_2_GPIO_Port, DE_2_Pin, GPIO_PIN_RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2120      	movs	r1, #32
 8000b4e:	4820      	ldr	r0, [pc, #128]	@ (8000bd0 <MX_GPIO_Init+0x10c>)
 8000b50:	f001 fae0 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RE_2_GPIO_Port, RE_2_Pin, GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	2140      	movs	r1, #64	@ 0x40
 8000b58:	481d      	ldr	r0, [pc, #116]	@ (8000bd0 <MX_GPIO_Init+0x10c>)
 8000b5a:	f001 fadb 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LOW_Pin|CRG_Pin|OK_Pin, GPIO_PIN_SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000b64:	481b      	ldr	r0, [pc, #108]	@ (8000bd4 <MX_GPIO_Init+0x110>)
 8000b66:	f001 fad5 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DE_2_Pin|RE_2_Pin;
 8000b6a:	2360      	movs	r3, #96	@ 0x60
 8000b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	2300      	movs	r3, #0
 8000b78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4813      	ldr	r0, [pc, #76]	@ (8000bd0 <MX_GPIO_Init+0x10c>)
 8000b82:	f001 f92b 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LOW_Pin|CRG_Pin;
 8000b86:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000b8c:	2311      	movs	r3, #17
 8000b8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480d      	ldr	r0, [pc, #52]	@ (8000bd4 <MX_GPIO_Init+0x110>)
 8000ba0:	f001 f91c 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OK_Pin;
 8000ba4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000baa:	2301      	movs	r3, #1
 8000bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OK_GPIO_Port, &GPIO_InitStruct);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4805      	ldr	r0, [pc, #20]	@ (8000bd4 <MX_GPIO_Init+0x110>)
 8000bbe:	f001 f90d 	bl	8001ddc <HAL_GPIO_Init>

}
 8000bc2:	bf00      	nop
 8000bc4:	3728      	adds	r7, #40	@ 0x28
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40020000 	.word	0x40020000
 8000bd4:	40020c00 	.word	0x40020c00

08000bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bde:	f000 fb53 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be2:	f000 f829 	bl	8000c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be6:	f7ff ff6d 	bl	8000ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bea:	f7ff ff43 	bl	8000a74 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000bee:	f000 f9af 	bl	8000f50 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8000bf2:	f000 f983 	bl	8000efc <MX_UART4_Init>
  MX_USB_DEVICE_Init();
 8000bf6:	f007 fda5 	bl	8008744 <MX_USB_DEVICE_Init>
  MX_USART3_UART_Init();
 8000bfa:	f000 f9d3 	bl	8000fa4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  BrainX_RS485_Init(&brain_uart2, 0x10, DE_2_GPIO_Port, DE_2_Pin, RE_2_GPIO_Port, RE_2_Pin);
 8000bfe:	2340      	movs	r3, #64	@ 0x40
 8000c00:	9301      	str	r3, [sp, #4]
 8000c02:	4b09      	ldr	r3, [pc, #36]	@ (8000c28 <main+0x50>)
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	2320      	movs	r3, #32
 8000c08:	4a07      	ldr	r2, [pc, #28]	@ (8000c28 <main+0x50>)
 8000c0a:	2110      	movs	r1, #16
 8000c0c:	4807      	ldr	r0, [pc, #28]	@ (8000c2c <main+0x54>)
 8000c0e:	f7ff fc71 	bl	80004f4 <BrainX_RS485_Init>
  BrainX_RS485_RX_Enable(&brain_uart2);
 8000c12:	4806      	ldr	r0, [pc, #24]	@ (8000c2c <main+0x54>)
 8000c14:	f7ff fc8e 	bl	8000534 <BrainX_RS485_RX_Enable>
//  RS485_TX_Enable(&brain_uart2);

  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, brain_uart2.rx_buffer, (sizeof(brain_uart2.rx_buffer)/sizeof(brain_uart2.rx_buffer[0])));
 8000c18:	220a      	movs	r2, #10
 8000c1a:	4905      	ldr	r1, [pc, #20]	@ (8000c30 <main+0x58>)
 8000c1c:	4805      	ldr	r0, [pc, #20]	@ (8000c34 <main+0x5c>)
 8000c1e:	f003 f9cd 	bl	8003fbc <HAL_UARTEx_ReceiveToIdle_DMA>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  BrainX_USBCDC_RxCallback();
 8000c22:	f000 f873 	bl	8000d0c <BrainX_USBCDC_RxCallback>
 8000c26:	e7fc      	b.n	8000c22 <main+0x4a>
 8000c28:	40020000 	.word	0x40020000
 8000c2c:	20000128 	.word	0x20000128
 8000c30:	20000136 	.word	0x20000136
 8000c34:	20000198 	.word	0x20000198

08000c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b094      	sub	sp, #80	@ 0x50
 8000c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3e:	f107 0320 	add.w	r3, r7, #32
 8000c42:	2230      	movs	r2, #48	@ 0x30
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f008 fa86 	bl	8009158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4c:	f107 030c 	add.w	r3, r7, #12
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60bb      	str	r3, [r7, #8]
 8000c60:	4b28      	ldr	r3, [pc, #160]	@ (8000d04 <SystemClock_Config+0xcc>)
 8000c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c64:	4a27      	ldr	r2, [pc, #156]	@ (8000d04 <SystemClock_Config+0xcc>)
 8000c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c6c:	4b25      	ldr	r3, [pc, #148]	@ (8000d04 <SystemClock_Config+0xcc>)
 8000c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c78:	2300      	movs	r3, #0
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <SystemClock_Config+0xd0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a21      	ldr	r2, [pc, #132]	@ (8000d08 <SystemClock_Config+0xd0>)
 8000c82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c86:	6013      	str	r3, [r2, #0]
 8000c88:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <SystemClock_Config+0xd0>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c90:	607b      	str	r3, [r7, #4]
 8000c92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c94:	2301      	movs	r3, #1
 8000c96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c98:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ca2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ca8:	2304      	movs	r3, #4
 8000caa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000cac:	23a8      	movs	r3, #168	@ 0xa8
 8000cae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb8:	f107 0320 	add.w	r3, r7, #32
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f002 fc95 	bl	80035ec <HAL_RCC_OscConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000cc8:	f000 f880 	bl	8000dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ccc:	230f      	movs	r3, #15
 8000cce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000cd4:	2380      	movs	r3, #128	@ 0x80
 8000cd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	2102      	movs	r1, #2
 8000cea:	4618      	mov	r0, r3
 8000cec:	f002 fef6 	bl	8003adc <HAL_RCC_ClockConfig>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000cf6:	f000 f869 	bl	8000dcc <Error_Handler>
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	3750      	adds	r7, #80	@ 0x50
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40007000 	.word	0x40007000

08000d0c <BrainX_USBCDC_RxCallback>:

/* USER CODE BEGIN 4 */
void BrainX_USBCDC_RxCallback(){
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
	if(usbcdc_rx_flag){
 8000d10:	4b1a      	ldr	r3, [pc, #104]	@ (8000d7c <BrainX_USBCDC_RxCallback+0x70>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d004      	beq.n	8000d22 <BrainX_USBCDC_RxCallback+0x16>
		BrainX_USBCDC_RX_ReceiveData();
 8000d18:	f7ff fe9a 	bl	8000a50 <BrainX_USBCDC_RX_ReceiveData>
		usbcdc_rx_flag = 0;
 8000d1c:	4b17      	ldr	r3, [pc, #92]	@ (8000d7c <BrainX_USBCDC_RxCallback+0x70>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
	}
	if(usbcdc_rx_ok_flag){
 8000d22:	4b17      	ldr	r3, [pc, #92]	@ (8000d80 <BrainX_USBCDC_RxCallback+0x74>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d025      	beq.n	8000d76 <BrainX_USBCDC_RxCallback+0x6a>
		if(data_content == 0x03 && data == 0x00){
 8000d2a:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <BrainX_USBCDC_RxCallback+0x78>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b03      	cmp	r3, #3
 8000d30:	d107      	bne.n	8000d42 <BrainX_USBCDC_RxCallback+0x36>
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <BrainX_USBCDC_RxCallback+0x7c>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d103      	bne.n	8000d42 <BrainX_USBCDC_RxCallback+0x36>
			BrainX_DisplayLED(LOW);
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f7ff fd3c 	bl	80007b8 <BrainX_DisplayLED>
 8000d40:	e016      	b.n	8000d70 <BrainX_USBCDC_RxCallback+0x64>
		}
		else if(data_content == 0x03 && data == 0x01){
 8000d42:	4b10      	ldr	r3, [pc, #64]	@ (8000d84 <BrainX_USBCDC_RxCallback+0x78>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b03      	cmp	r3, #3
 8000d48:	d107      	bne.n	8000d5a <BrainX_USBCDC_RxCallback+0x4e>
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <BrainX_USBCDC_RxCallback+0x7c>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d103      	bne.n	8000d5a <BrainX_USBCDC_RxCallback+0x4e>
			BrainX_DisplayLED(OK);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f7ff fd30 	bl	80007b8 <BrainX_DisplayLED>
 8000d58:	e00a      	b.n	8000d70 <BrainX_USBCDC_RxCallback+0x64>
		}
		else if(data_content == 0x03 && data == 0x02){
 8000d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <BrainX_USBCDC_RxCallback+0x78>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b03      	cmp	r3, #3
 8000d60:	d106      	bne.n	8000d70 <BrainX_USBCDC_RxCallback+0x64>
 8000d62:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <BrainX_USBCDC_RxCallback+0x7c>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d102      	bne.n	8000d70 <BrainX_USBCDC_RxCallback+0x64>
			BrainX_DisplayLED(CHARGING);
 8000d6a:	2002      	movs	r0, #2
 8000d6c:	f7ff fd24 	bl	80007b8 <BrainX_DisplayLED>
		}
		usbcdc_rx_ok_flag = 0;
 8000d70:	4b03      	ldr	r3, [pc, #12]	@ (8000d80 <BrainX_USBCDC_RxCallback+0x74>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	701a      	strb	r2, [r3, #0]
	}
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000123 	.word	0x20000123
 8000d80:	20000124 	.word	0x20000124
 8000d84:	20000125 	.word	0x20000125
 8000d88:	20000126 	.word	0x20000126

08000d8c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t DataSize){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2){
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a07      	ldr	r2, [pc, #28]	@ (8000dbc <HAL_UARTEx_RxEventCallback+0x30>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d107      	bne.n	8000db2 <HAL_UARTEx_RxEventCallback+0x26>
		BrainX_RS485_RX_ReceiveData(&brain_uart2);
 8000da2:	4807      	ldr	r0, [pc, #28]	@ (8000dc0 <HAL_UARTEx_RxEventCallback+0x34>)
 8000da4:	f7ff fced 	bl	8000782 <BrainX_RS485_RX_ReceiveData>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, brain_uart2.rx_buffer, 10);
 8000da8:	220a      	movs	r2, #10
 8000daa:	4906      	ldr	r1, [pc, #24]	@ (8000dc4 <HAL_UARTEx_RxEventCallback+0x38>)
 8000dac:	4806      	ldr	r0, [pc, #24]	@ (8000dc8 <HAL_UARTEx_RxEventCallback+0x3c>)
 8000dae:	f003 f905 	bl	8003fbc <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40004400 	.word	0x40004400
 8000dc0:	20000128 	.word	0x20000128
 8000dc4:	20000136 	.word	0x20000136
 8000dc8:	20000198 	.word	0x20000198

08000dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd0:	b672      	cpsid	i
}
 8000dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <Error_Handler+0x8>

08000dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de6:	4a0f      	ldr	r2, [pc, #60]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dee:	4b0d      	ldr	r3, [pc, #52]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	4b09      	ldr	r3, [pc, #36]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e02:	4a08      	ldr	r2, [pc, #32]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0a:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	603b      	str	r3, [r7, #0]
 8000e14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40023800 	.word	0x40023800

08000e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <NMI_Handler+0x4>

08000e30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <HardFault_Handler+0x4>

08000e38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <MemManage_Handler+0x4>

08000e40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <BusFault_Handler+0x4>

08000e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <UsageFault_Handler+0x4>

08000e50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7e:	f000 fa55 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
	...

08000e88 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8000e8c:	4802      	ldr	r0, [pc, #8]	@ (8000e98 <DMA1_Stream2_IRQHandler+0x10>)
 8000e8e:	f000 fd3b 	bl	8001908 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000228 	.word	0x20000228

08000e9c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ea0:	4802      	ldr	r0, [pc, #8]	@ (8000eac <DMA1_Stream5_IRQHandler+0x10>)
 8000ea2:	f000 fd31 	bl	8001908 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000288 	.word	0x20000288

08000eb0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000eb4:	4802      	ldr	r0, [pc, #8]	@ (8000ec0 <UART4_IRQHandler+0x10>)
 8000eb6:	f003 f8df 	bl	8004078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000150 	.word	0x20000150

08000ec4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000ec8:	4802      	ldr	r0, [pc, #8]	@ (8000ed4 <OTG_FS_IRQHandler+0x10>)
 8000eca:	f001 fa80 	bl	80023ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	200008cc 	.word	0x200008cc

08000ed8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <SystemInit+0x20>)
 8000ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ee2:	4a05      	ldr	r2, [pc, #20]	@ (8000ef8 <SystemInit+0x20>)
 8000ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart4_rx;
DMA_HandleTypeDef hdma_usart2_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f00:	4b11      	ldr	r3, [pc, #68]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f02:	4a12      	ldr	r2, [pc, #72]	@ (8000f4c <MX_UART4_Init+0x50>)
 8000f04:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f0c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f14:	4b0c      	ldr	r3, [pc, #48]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f20:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f22:	220c      	movs	r2, #12
 8000f24:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f2c:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f32:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <MX_UART4_Init+0x4c>)
 8000f34:	f002 fff2 	bl	8003f1c <HAL_UART_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000f3e:	f7ff ff45 	bl	8000dcc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000150 	.word	0x20000150
 8000f4c:	40004c00 	.word	0x40004c00

08000f50 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f56:	4a12      	ldr	r2, [pc, #72]	@ (8000fa0 <MX_USART2_UART_Init+0x50>)
 8000f58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f5a:	4b10      	ldr	r3, [pc, #64]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f68:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f76:	220c      	movs	r2, #12
 8000f78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f7a:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f80:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f86:	4805      	ldr	r0, [pc, #20]	@ (8000f9c <MX_USART2_UART_Init+0x4c>)
 8000f88:	f002 ffc8 	bl	8003f1c <HAL_UART_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f92:	f7ff ff1b 	bl	8000dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000198 	.word	0x20000198
 8000fa0:	40004400 	.word	0x40004400

08000fa4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000faa:	4a12      	ldr	r2, [pc, #72]	@ (8000ff4 <MX_USART3_UART_Init+0x50>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000fae:	4b10      	ldr	r3, [pc, #64]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <MX_USART3_UART_Init+0x4c>)
 8000fdc:	f002 ff9e 	bl	8003f1c <HAL_UART_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000fe6:	f7ff fef1 	bl	8000dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200001e0 	.word	0x200001e0
 8000ff4:	40004800 	.word	0x40004800

08000ff8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	@ 0x38
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a7d      	ldr	r2, [pc, #500]	@ (800120c <HAL_UART_MspInit+0x214>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d162      	bne.n	80010e0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
 800101e:	4b7c      	ldr	r3, [pc, #496]	@ (8001210 <HAL_UART_MspInit+0x218>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	4a7b      	ldr	r2, [pc, #492]	@ (8001210 <HAL_UART_MspInit+0x218>)
 8001024:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001028:	6413      	str	r3, [r2, #64]	@ 0x40
 800102a:	4b79      	ldr	r3, [pc, #484]	@ (8001210 <HAL_UART_MspInit+0x218>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001032:	623b      	str	r3, [r7, #32]
 8001034:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
 800103a:	4b75      	ldr	r3, [pc, #468]	@ (8001210 <HAL_UART_MspInit+0x218>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a74      	ldr	r2, [pc, #464]	@ (8001210 <HAL_UART_MspInit+0x218>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b72      	ldr	r3, [pc, #456]	@ (8001210 <HAL_UART_MspInit+0x218>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	61fb      	str	r3, [r7, #28]
 8001050:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001052:	2303      	movs	r3, #3
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001062:	2308      	movs	r3, #8
 8001064:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800106a:	4619      	mov	r1, r3
 800106c:	4869      	ldr	r0, [pc, #420]	@ (8001214 <HAL_UART_MspInit+0x21c>)
 800106e:	f000 feb5 	bl	8001ddc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001072:	4b69      	ldr	r3, [pc, #420]	@ (8001218 <HAL_UART_MspInit+0x220>)
 8001074:	4a69      	ldr	r2, [pc, #420]	@ (800121c <HAL_UART_MspInit+0x224>)
 8001076:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001078:	4b67      	ldr	r3, [pc, #412]	@ (8001218 <HAL_UART_MspInit+0x220>)
 800107a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800107e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001080:	4b65      	ldr	r3, [pc, #404]	@ (8001218 <HAL_UART_MspInit+0x220>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001086:	4b64      	ldr	r3, [pc, #400]	@ (8001218 <HAL_UART_MspInit+0x220>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800108c:	4b62      	ldr	r3, [pc, #392]	@ (8001218 <HAL_UART_MspInit+0x220>)
 800108e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001092:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001094:	4b60      	ldr	r3, [pc, #384]	@ (8001218 <HAL_UART_MspInit+0x220>)
 8001096:	2200      	movs	r2, #0
 8001098:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800109a:	4b5f      	ldr	r3, [pc, #380]	@ (8001218 <HAL_UART_MspInit+0x220>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80010a0:	4b5d      	ldr	r3, [pc, #372]	@ (8001218 <HAL_UART_MspInit+0x220>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010a6:	4b5c      	ldr	r3, [pc, #368]	@ (8001218 <HAL_UART_MspInit+0x220>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ac:	4b5a      	ldr	r3, [pc, #360]	@ (8001218 <HAL_UART_MspInit+0x220>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80010b2:	4859      	ldr	r0, [pc, #356]	@ (8001218 <HAL_UART_MspInit+0x220>)
 80010b4:	f000 fa90 	bl	80015d8 <HAL_DMA_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80010be:	f7ff fe85 	bl	8000dcc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a54      	ldr	r2, [pc, #336]	@ (8001218 <HAL_UART_MspInit+0x220>)
 80010c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010c8:	4a53      	ldr	r2, [pc, #332]	@ (8001218 <HAL_UART_MspInit+0x220>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	2034      	movs	r0, #52	@ 0x34
 80010d4:	f000 fa49 	bl	800156a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80010d8:	2034      	movs	r0, #52	@ 0x34
 80010da:	f000 fa62 	bl	80015a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80010de:	e091      	b.n	8001204 <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART2)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001220 <HAL_UART_MspInit+0x228>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d15a      	bne.n	80011a0 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	61bb      	str	r3, [r7, #24]
 80010ee:	4b48      	ldr	r3, [pc, #288]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80010f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f2:	4a47      	ldr	r2, [pc, #284]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010fa:	4b45      	ldr	r3, [pc, #276]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80010fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001102:	61bb      	str	r3, [r7, #24]
 8001104:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	4b41      	ldr	r3, [pc, #260]	@ (8001210 <HAL_UART_MspInit+0x218>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	4a40      	ldr	r2, [pc, #256]	@ (8001210 <HAL_UART_MspInit+0x218>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6313      	str	r3, [r2, #48]	@ 0x30
 8001116:	4b3e      	ldr	r3, [pc, #248]	@ (8001210 <HAL_UART_MspInit+0x218>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001122:	230c      	movs	r3, #12
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001132:	2307      	movs	r3, #7
 8001134:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800113a:	4619      	mov	r1, r3
 800113c:	4835      	ldr	r0, [pc, #212]	@ (8001214 <HAL_UART_MspInit+0x21c>)
 800113e:	f000 fe4d 	bl	8001ddc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001142:	4b38      	ldr	r3, [pc, #224]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001144:	4a38      	ldr	r2, [pc, #224]	@ (8001228 <HAL_UART_MspInit+0x230>)
 8001146:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001148:	4b36      	ldr	r3, [pc, #216]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 800114a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800114e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001150:	4b34      	ldr	r3, [pc, #208]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001156:	4b33      	ldr	r3, [pc, #204]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800115c:	4b31      	ldr	r3, [pc, #196]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 800115e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001162:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001164:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001166:	2200      	movs	r2, #0
 8001168:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800116a:	4b2e      	ldr	r3, [pc, #184]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001170:	4b2c      	ldr	r3, [pc, #176]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001172:	2200      	movs	r2, #0
 8001174:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001176:	4b2b      	ldr	r3, [pc, #172]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800117c:	4b29      	ldr	r3, [pc, #164]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001182:	4828      	ldr	r0, [pc, #160]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001184:	f000 fa28 	bl	80015d8 <HAL_DMA_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 800118e:	f7ff fe1d 	bl	8000dcc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a23      	ldr	r2, [pc, #140]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 8001196:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001198:	4a22      	ldr	r2, [pc, #136]	@ (8001224 <HAL_UART_MspInit+0x22c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800119e:	e031      	b.n	8001204 <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART3)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a21      	ldr	r2, [pc, #132]	@ (800122c <HAL_UART_MspInit+0x234>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d12c      	bne.n	8001204 <HAL_UART_MspInit+0x20c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
 80011ae:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b2:	4a17      	ldr	r2, [pc, #92]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80011b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80011bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	4a10      	ldr	r2, [pc, #64]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <HAL_UART_MspInit+0x218>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011e2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011f4:	2307      	movs	r3, #7
 80011f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011fc:	4619      	mov	r1, r3
 80011fe:	480c      	ldr	r0, [pc, #48]	@ (8001230 <HAL_UART_MspInit+0x238>)
 8001200:	f000 fdec 	bl	8001ddc <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3738      	adds	r7, #56	@ 0x38
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40004c00 	.word	0x40004c00
 8001210:	40023800 	.word	0x40023800
 8001214:	40020000 	.word	0x40020000
 8001218:	20000228 	.word	0x20000228
 800121c:	40026040 	.word	0x40026040
 8001220:	40004400 	.word	0x40004400
 8001224:	20000288 	.word	0x20000288
 8001228:	40026088 	.word	0x40026088
 800122c:	40004800 	.word	0x40004800
 8001230:	40020400 	.word	0x40020400

08001234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800126c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001238:	f7ff fe4e 	bl	8000ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800123c:	480c      	ldr	r0, [pc, #48]	@ (8001270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800123e:	490d      	ldr	r1, [pc, #52]	@ (8001274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001240:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001244:	e002      	b.n	800124c <LoopCopyDataInit>

08001246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124a:	3304      	adds	r3, #4

0800124c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800124c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001250:	d3f9      	bcc.n	8001246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001252:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001254:	4c0a      	ldr	r4, [pc, #40]	@ (8001280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001258:	e001      	b.n	800125e <LoopFillZerobss>

0800125a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800125c:	3204      	adds	r2, #4

0800125e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001260:	d3fb      	bcc.n	800125a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001262:	f007 ff81 	bl	8009168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001266:	f7ff fcb7 	bl	8000bd8 <main>
  bx  lr    
 800126a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800126c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001278:	08009274 	.word	0x08009274
  ldr r2, =_sbss
 800127c:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8001280:	20000fd0 	.word	0x20000fd0

08001284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800128c:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0d      	ldr	r2, [pc, #52]	@ (80012c8 <HAL_Init+0x40>)
 8001292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <HAL_Init+0x40>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a0a      	ldr	r2, [pc, #40]	@ (80012c8 <HAL_Init+0x40>)
 800129e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <HAL_Init+0x40>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <HAL_Init+0x40>)
 80012aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 f94f 	bl	8001554 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	200f      	movs	r0, #15
 80012b8:	f000 f808 	bl	80012cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012bc:	f7ff fd8c 	bl	8000dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40023c00 	.word	0x40023c00

080012cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_InitTick+0x54>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <HAL_InitTick+0x58>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f967 	bl	80015be <HAL_SYSTICK_Config>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00e      	b.n	8001318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b0f      	cmp	r3, #15
 80012fe:	d80a      	bhi.n	8001316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001300:	2200      	movs	r2, #0
 8001302:	6879      	ldr	r1, [r7, #4]
 8001304:	f04f 30ff 	mov.w	r0, #4294967295
 8001308:	f000 f92f 	bl	800156a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800130c:	4a06      	ldr	r2, [pc, #24]	@ (8001328 <HAL_InitTick+0x5c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e000      	b.n	8001318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000000 	.word	0x20000000
 8001324:	20000008 	.word	0x20000008
 8001328:	20000004 	.word	0x20000004

0800132c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000008 	.word	0x20000008
 8001350:	200002e8 	.word	0x200002e8

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	200002e8 	.word	0x200002e8

0800136c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001374:	f7ff ffee 	bl	8001354 <HAL_GetTick>
 8001378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d005      	beq.n	8001392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_Delay+0x44>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	461a      	mov	r2, r3
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001392:	bf00      	nop
 8001394:	f7ff ffde 	bl	8001354 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d8f7      	bhi.n	8001394 <HAL_Delay+0x28>
  {
  }
}
 80013a4:	bf00      	nop
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000008 	.word	0x20000008

080013b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d0:	4013      	ands	r3, r2
 80013d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e6:	4a04      	ldr	r2, [pc, #16]	@ (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	60d3      	str	r3, [r2, #12]
}
 80013ec:	bf00      	nop
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001400:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <__NVIC_GetPriorityGrouping+0x18>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	f003 0307 	and.w	r3, r3, #7
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	db0b      	blt.n	8001442 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f003 021f 	and.w	r2, r3, #31
 8001430:	4907      	ldr	r1, [pc, #28]	@ (8001450 <__NVIC_EnableIRQ+0x38>)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	2001      	movs	r0, #1
 800143a:	fa00 f202 	lsl.w	r2, r0, r2
 800143e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000e100 	.word	0xe000e100

08001454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	db0a      	blt.n	800147e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	490c      	ldr	r1, [pc, #48]	@ (80014a0 <__NVIC_SetPriority+0x4c>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	440b      	add	r3, r1
 8001478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800147c:	e00a      	b.n	8001494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4908      	ldr	r1, [pc, #32]	@ (80014a4 <__NVIC_SetPriority+0x50>)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	3b04      	subs	r3, #4
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	440b      	add	r3, r1
 8001492:	761a      	strb	r2, [r3, #24]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	@ 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f1c3 0307 	rsb	r3, r3, #7
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	bf28      	it	cs
 80014c6:	2304      	movcs	r3, #4
 80014c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3304      	adds	r3, #4
 80014ce:	2b06      	cmp	r3, #6
 80014d0:	d902      	bls.n	80014d8 <NVIC_EncodePriority+0x30>
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	e000      	b.n	80014da <NVIC_EncodePriority+0x32>
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	401a      	ands	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f0:	f04f 31ff 	mov.w	r1, #4294967295
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	4313      	orrs	r3, r2
         );
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	@ 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001520:	d301      	bcc.n	8001526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001522:	2301      	movs	r3, #1
 8001524:	e00f      	b.n	8001546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001526:	4a0a      	ldr	r2, [pc, #40]	@ (8001550 <SysTick_Config+0x40>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3b01      	subs	r3, #1
 800152c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152e:	210f      	movs	r1, #15
 8001530:	f04f 30ff 	mov.w	r0, #4294967295
 8001534:	f7ff ff8e 	bl	8001454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <SysTick_Config+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	@ (8001550 <SysTick_Config+0x40>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ff29 	bl	80013b4 <__NVIC_SetPriorityGrouping>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	4603      	mov	r3, r0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800157c:	f7ff ff3e 	bl	80013fc <__NVIC_GetPriorityGrouping>
 8001580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	6978      	ldr	r0, [r7, #20]
 8001588:	f7ff ff8e 	bl	80014a8 <NVIC_EncodePriority>
 800158c:	4602      	mov	r2, r0
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff5d 	bl	8001454 <__NVIC_SetPriority>
}
 800159a:	bf00      	nop
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff31 	bl	8001418 <__NVIC_EnableIRQ>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ffa2 	bl	8001510 <SysTick_Config>
 80015cc:	4603      	mov	r3, r0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80015e4:	f7ff feb6 	bl	8001354 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e099      	b.n	8001728 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2202      	movs	r2, #2
 80015f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f022 0201 	bic.w	r2, r2, #1
 8001612:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001614:	e00f      	b.n	8001636 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001616:	f7ff fe9d 	bl	8001354 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b05      	cmp	r3, #5
 8001622:	d908      	bls.n	8001636 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2220      	movs	r2, #32
 8001628:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2203      	movs	r2, #3
 800162e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e078      	b.n	8001728 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0301 	and.w	r3, r3, #1
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1e8      	bne.n	8001616 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <HAL_DMA_Init+0x158>)
 8001650:	4013      	ands	r3, r2
 8001652:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001662:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800167a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	4313      	orrs	r3, r2
 8001686:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168c:	2b04      	cmp	r3, #4
 800168e:	d107      	bne.n	80016a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001698:	4313      	orrs	r3, r2
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	4313      	orrs	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f023 0307 	bic.w	r3, r3, #7
 80016b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	4313      	orrs	r3, r2
 80016c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	d117      	bne.n	80016fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00e      	beq.n	80016fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 fb01 	bl	8001ce4 <DMA_CheckFifoParam>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d008      	beq.n	80016fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2240      	movs	r2, #64	@ 0x40
 80016ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80016f6:	2301      	movs	r3, #1
 80016f8:	e016      	b.n	8001728 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f000 fab8 	bl	8001c78 <DMA_CalcBaseAndBitshift>
 8001708:	4603      	mov	r3, r0
 800170a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001710:	223f      	movs	r2, #63	@ 0x3f
 8001712:	409a      	lsls	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	f010803f 	.word	0xf010803f

08001734 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_DMA_Start_IT+0x26>
 8001756:	2302      	movs	r3, #2
 8001758:	e040      	b.n	80017dc <HAL_DMA_Start_IT+0xa8>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2201      	movs	r2, #1
 800175e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b01      	cmp	r3, #1
 800176c:	d12f      	bne.n	80017ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2202      	movs	r2, #2
 8001772:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	68b9      	ldr	r1, [r7, #8]
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f000 fa4a 	bl	8001c1c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178c:	223f      	movs	r2, #63	@ 0x3f
 800178e:	409a      	lsls	r2, r3
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f042 0216 	orr.w	r2, r2, #22
 80017a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d007      	beq.n	80017bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0208 	orr.w	r2, r2, #8
 80017ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f042 0201 	orr.w	r2, r2, #1
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	e005      	b.n	80017da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80017d6:	2302      	movs	r3, #2
 80017d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80017da:	7dfb      	ldrb	r3, [r7, #23]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80017f2:	f7ff fdaf 	bl	8001354 <HAL_GetTick>
 80017f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d008      	beq.n	8001816 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2280      	movs	r2, #128	@ 0x80
 8001808:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e052      	b.n	80018bc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 0216 	bic.w	r2, r2, #22
 8001824:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	695a      	ldr	r2, [r3, #20]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001834:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	2b00      	cmp	r3, #0
 800183c:	d103      	bne.n	8001846 <HAL_DMA_Abort+0x62>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001842:	2b00      	cmp	r3, #0
 8001844:	d007      	beq.n	8001856 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0208 	bic.w	r2, r2, #8
 8001854:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f022 0201 	bic.w	r2, r2, #1
 8001864:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001866:	e013      	b.n	8001890 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001868:	f7ff fd74 	bl	8001354 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b05      	cmp	r3, #5
 8001874:	d90c      	bls.n	8001890 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2220      	movs	r2, #32
 800187a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2203      	movs	r2, #3
 8001880:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e015      	b.n	80018bc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1e4      	bne.n	8001868 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a2:	223f      	movs	r2, #63	@ 0x3f
 80018a4:	409a      	lsls	r2, r3
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d004      	beq.n	80018e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2280      	movs	r2, #128	@ 0x80
 80018dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e00c      	b.n	80018fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2205      	movs	r2, #5
 80018e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0201 	bic.w	r2, r2, #1
 80018f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001910:	2300      	movs	r3, #0
 8001912:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001914:	4b8e      	ldr	r3, [pc, #568]	@ (8001b50 <HAL_DMA_IRQHandler+0x248>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a8e      	ldr	r2, [pc, #568]	@ (8001b54 <HAL_DMA_IRQHandler+0x24c>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	0a9b      	lsrs	r3, r3, #10
 8001920:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001926:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001932:	2208      	movs	r2, #8
 8001934:	409a      	lsls	r2, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	4013      	ands	r3, r2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d01a      	beq.n	8001974 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d013      	beq.n	8001974 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f022 0204 	bic.w	r2, r2, #4
 800195a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001960:	2208      	movs	r2, #8
 8001962:	409a      	lsls	r2, r3
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800196c:	f043 0201 	orr.w	r2, r3, #1
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001978:	2201      	movs	r2, #1
 800197a:	409a      	lsls	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4013      	ands	r3, r2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d012      	beq.n	80019aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800198e:	2b00      	cmp	r3, #0
 8001990:	d00b      	beq.n	80019aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001996:	2201      	movs	r2, #1
 8001998:	409a      	lsls	r2, r3
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019a2:	f043 0202 	orr.w	r2, r3, #2
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ae:	2204      	movs	r2, #4
 80019b0:	409a      	lsls	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d012      	beq.n	80019e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d00b      	beq.n	80019e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019cc:	2204      	movs	r2, #4
 80019ce:	409a      	lsls	r2, r3
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019d8:	f043 0204 	orr.w	r2, r3, #4
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019e4:	2210      	movs	r2, #16
 80019e6:	409a      	lsls	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4013      	ands	r3, r2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d043      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0308 	and.w	r3, r3, #8
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d03c      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a02:	2210      	movs	r2, #16
 8001a04:	409a      	lsls	r2, r3
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d018      	beq.n	8001a4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d108      	bne.n	8001a38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d024      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	4798      	blx	r3
 8001a36:	e01f      	b.n	8001a78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d01b      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	4798      	blx	r3
 8001a48:	e016      	b.n	8001a78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d107      	bne.n	8001a68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0208 	bic.w	r2, r2, #8
 8001a66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	409a      	lsls	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 808f 	beq.w	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0310 	and.w	r3, r3, #16
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f000 8087 	beq.w	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9e:	2220      	movs	r2, #32
 8001aa0:	409a      	lsls	r2, r3
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b05      	cmp	r3, #5
 8001ab0:	d136      	bne.n	8001b20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f022 0216 	bic.w	r2, r2, #22
 8001ac0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	695a      	ldr	r2, [r3, #20]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ad0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d103      	bne.n	8001ae2 <HAL_DMA_IRQHandler+0x1da>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d007      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 0208 	bic.w	r2, r2, #8
 8001af0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af6:	223f      	movs	r2, #63	@ 0x3f
 8001af8:	409a      	lsls	r2, r3
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d07e      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	4798      	blx	r3
        }
        return;
 8001b1e:	e079      	b.n	8001c14 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d01d      	beq.n	8001b6a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d10d      	bne.n	8001b58 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d031      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	4798      	blx	r3
 8001b4c:	e02c      	b.n	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
 8001b4e:	bf00      	nop
 8001b50:	20000000 	.word	0x20000000
 8001b54:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d023      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	4798      	blx	r3
 8001b68:	e01e      	b.n	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10f      	bne.n	8001b98 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0210 	bic.w	r2, r2, #16
 8001b86:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d032      	beq.n	8001c16 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb4:	f003 0301 	and.w	r3, r3, #1
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d022      	beq.n	8001c02 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2205      	movs	r2, #5
 8001bc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f022 0201 	bic.w	r2, r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d307      	bcc.n	8001bf0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f2      	bne.n	8001bd4 <HAL_DMA_IRQHandler+0x2cc>
 8001bee:	e000      	b.n	8001bf2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001bf0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d005      	beq.n	8001c16 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	4798      	blx	r3
 8001c12:	e000      	b.n	8001c16 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c14:	bf00      	nop
    }
  }
}
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001c38:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	2b40      	cmp	r3, #64	@ 0x40
 8001c48:	d108      	bne.n	8001c5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001c5a:	e007      	b.n	8001c6c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	60da      	str	r2, [r3, #12]
}
 8001c6c:	bf00      	nop
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	3b10      	subs	r3, #16
 8001c88:	4a14      	ldr	r2, [pc, #80]	@ (8001cdc <DMA_CalcBaseAndBitshift+0x64>)
 8001c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8e:	091b      	lsrs	r3, r3, #4
 8001c90:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c92:	4a13      	ldr	r2, [pc, #76]	@ (8001ce0 <DMA_CalcBaseAndBitshift+0x68>)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	d909      	bls.n	8001cba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cae:	f023 0303 	bic.w	r3, r3, #3
 8001cb2:	1d1a      	adds	r2, r3, #4
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cb8:	e007      	b.n	8001cca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cc2:	f023 0303 	bic.w	r3, r3, #3
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	aaaaaaab 	.word	0xaaaaaaab
 8001ce0:	0800925c 	.word	0x0800925c

08001ce4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d11f      	bne.n	8001d3e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	d856      	bhi.n	8001db2 <DMA_CheckFifoParam+0xce>
 8001d04:	a201      	add	r2, pc, #4	@ (adr r2, 8001d0c <DMA_CheckFifoParam+0x28>)
 8001d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d0a:	bf00      	nop
 8001d0c:	08001d1d 	.word	0x08001d1d
 8001d10:	08001d2f 	.word	0x08001d2f
 8001d14:	08001d1d 	.word	0x08001d1d
 8001d18:	08001db3 	.word	0x08001db3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d046      	beq.n	8001db6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d2c:	e043      	b.n	8001db6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d32:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d36:	d140      	bne.n	8001dba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d3c:	e03d      	b.n	8001dba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d46:	d121      	bne.n	8001d8c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	d837      	bhi.n	8001dbe <DMA_CheckFifoParam+0xda>
 8001d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d54 <DMA_CheckFifoParam+0x70>)
 8001d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d54:	08001d65 	.word	0x08001d65
 8001d58:	08001d6b 	.word	0x08001d6b
 8001d5c:	08001d65 	.word	0x08001d65
 8001d60:	08001d7d 	.word	0x08001d7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	73fb      	strb	r3, [r7, #15]
      break;
 8001d68:	e030      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d025      	beq.n	8001dc2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d7a:	e022      	b.n	8001dc2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d80:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d84:	d11f      	bne.n	8001dc6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001d8a:	e01c      	b.n	8001dc6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d903      	bls.n	8001d9a <DMA_CheckFifoParam+0xb6>
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d003      	beq.n	8001da0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001d98:	e018      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	73fb      	strb	r3, [r7, #15]
      break;
 8001d9e:	e015      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00e      	beq.n	8001dca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
      break;
 8001db0:	e00b      	b.n	8001dca <DMA_CheckFifoParam+0xe6>
      break;
 8001db2:	bf00      	nop
 8001db4:	e00a      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      break;
 8001db6:	bf00      	nop
 8001db8:	e008      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      break;
 8001dba:	bf00      	nop
 8001dbc:	e006      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      break;
 8001dbe:	bf00      	nop
 8001dc0:	e004      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      break;
 8001dc2:	bf00      	nop
 8001dc4:	e002      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      break;   
 8001dc6:	bf00      	nop
 8001dc8:	e000      	b.n	8001dcc <DMA_CheckFifoParam+0xe8>
      break;
 8001dca:	bf00      	nop
    }
  } 
  
  return status; 
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop

08001ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b089      	sub	sp, #36	@ 0x24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dee:	2300      	movs	r3, #0
 8001df0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001df2:	2300      	movs	r3, #0
 8001df4:	61fb      	str	r3, [r7, #28]
 8001df6:	e16b      	b.n	80020d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001df8:	2201      	movs	r2, #1
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	f040 815a 	bne.w	80020ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d005      	beq.n	8001e2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d130      	bne.n	8001e90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	2203      	movs	r2, #3
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4013      	ands	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e64:	2201      	movs	r2, #1
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4013      	ands	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	091b      	lsrs	r3, r3, #4
 8001e7a:	f003 0201 	and.w	r2, r3, #1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	2b03      	cmp	r3, #3
 8001e9a:	d017      	beq.n	8001ecc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 0303 	and.w	r3, r3, #3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d123      	bne.n	8001f20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	08da      	lsrs	r2, r3, #3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	3208      	adds	r2, #8
 8001ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	220f      	movs	r2, #15
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	691a      	ldr	r2, [r3, #16]
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 0307 	and.w	r3, r3, #7
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	08da      	lsrs	r2, r3, #3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	3208      	adds	r2, #8
 8001f1a:	69b9      	ldr	r1, [r7, #24]
 8001f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 0203 	and.w	r2, r3, #3
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 80b4 	beq.w	80020ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	4b60      	ldr	r3, [pc, #384]	@ (80020e8 <HAL_GPIO_Init+0x30c>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6a:	4a5f      	ldr	r2, [pc, #380]	@ (80020e8 <HAL_GPIO_Init+0x30c>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f72:	4b5d      	ldr	r3, [pc, #372]	@ (80020e8 <HAL_GPIO_Init+0x30c>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f7e:	4a5b      	ldr	r2, [pc, #364]	@ (80020ec <HAL_GPIO_Init+0x310>)
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	089b      	lsrs	r3, r3, #2
 8001f84:	3302      	adds	r3, #2
 8001f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	220f      	movs	r2, #15
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a52      	ldr	r2, [pc, #328]	@ (80020f0 <HAL_GPIO_Init+0x314>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d02b      	beq.n	8002002 <HAL_GPIO_Init+0x226>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a51      	ldr	r2, [pc, #324]	@ (80020f4 <HAL_GPIO_Init+0x318>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d025      	beq.n	8001ffe <HAL_GPIO_Init+0x222>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a50      	ldr	r2, [pc, #320]	@ (80020f8 <HAL_GPIO_Init+0x31c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d01f      	beq.n	8001ffa <HAL_GPIO_Init+0x21e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a4f      	ldr	r2, [pc, #316]	@ (80020fc <HAL_GPIO_Init+0x320>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d019      	beq.n	8001ff6 <HAL_GPIO_Init+0x21a>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a4e      	ldr	r2, [pc, #312]	@ (8002100 <HAL_GPIO_Init+0x324>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d013      	beq.n	8001ff2 <HAL_GPIO_Init+0x216>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a4d      	ldr	r2, [pc, #308]	@ (8002104 <HAL_GPIO_Init+0x328>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d00d      	beq.n	8001fee <HAL_GPIO_Init+0x212>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a4c      	ldr	r2, [pc, #304]	@ (8002108 <HAL_GPIO_Init+0x32c>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d007      	beq.n	8001fea <HAL_GPIO_Init+0x20e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800210c <HAL_GPIO_Init+0x330>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d101      	bne.n	8001fe6 <HAL_GPIO_Init+0x20a>
 8001fe2:	2307      	movs	r3, #7
 8001fe4:	e00e      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001fe6:	2308      	movs	r3, #8
 8001fe8:	e00c      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001fea:	2306      	movs	r3, #6
 8001fec:	e00a      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001fee:	2305      	movs	r3, #5
 8001ff0:	e008      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	e006      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e004      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	e002      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <HAL_GPIO_Init+0x228>
 8002002:	2300      	movs	r3, #0
 8002004:	69fa      	ldr	r2, [r7, #28]
 8002006:	f002 0203 	and.w	r2, r2, #3
 800200a:	0092      	lsls	r2, r2, #2
 800200c:	4093      	lsls	r3, r2
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4313      	orrs	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002014:	4935      	ldr	r1, [pc, #212]	@ (80020ec <HAL_GPIO_Init+0x310>)
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	089b      	lsrs	r3, r3, #2
 800201a:	3302      	adds	r3, #2
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002022:	4b3b      	ldr	r3, [pc, #236]	@ (8002110 <HAL_GPIO_Init+0x334>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	43db      	mvns	r3, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4013      	ands	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	4313      	orrs	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002046:	4a32      	ldr	r2, [pc, #200]	@ (8002110 <HAL_GPIO_Init+0x334>)
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800204c:	4b30      	ldr	r3, [pc, #192]	@ (8002110 <HAL_GPIO_Init+0x334>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	43db      	mvns	r3, r3
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4013      	ands	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	4313      	orrs	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002070:	4a27      	ldr	r2, [pc, #156]	@ (8002110 <HAL_GPIO_Init+0x334>)
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002076:	4b26      	ldr	r3, [pc, #152]	@ (8002110 <HAL_GPIO_Init+0x334>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	43db      	mvns	r3, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4013      	ands	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4313      	orrs	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800209a:	4a1d      	ldr	r2, [pc, #116]	@ (8002110 <HAL_GPIO_Init+0x334>)
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002110 <HAL_GPIO_Init+0x334>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	43db      	mvns	r3, r3
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	4013      	ands	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d003      	beq.n	80020c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020c4:	4a12      	ldr	r2, [pc, #72]	@ (8002110 <HAL_GPIO_Init+0x334>)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	3301      	adds	r3, #1
 80020ce:	61fb      	str	r3, [r7, #28]
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	2b0f      	cmp	r3, #15
 80020d4:	f67f ae90 	bls.w	8001df8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	3724      	adds	r7, #36	@ 0x24
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40013800 	.word	0x40013800
 80020f0:	40020000 	.word	0x40020000
 80020f4:	40020400 	.word	0x40020400
 80020f8:	40020800 	.word	0x40020800
 80020fc:	40020c00 	.word	0x40020c00
 8002100:	40021000 	.word	0x40021000
 8002104:	40021400 	.word	0x40021400
 8002108:	40021800 	.word	0x40021800
 800210c:	40021c00 	.word	0x40021c00
 8002110:	40013c00 	.word	0x40013c00

08002114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	460b      	mov	r3, r1
 800211e:	807b      	strh	r3, [r7, #2]
 8002120:	4613      	mov	r3, r2
 8002122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002124:	787b      	ldrb	r3, [r7, #1]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800212a:	887a      	ldrh	r2, [r7, #2]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002130:	e003      	b.n	800213a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002132:	887b      	ldrh	r3, [r7, #2]
 8002134:	041a      	lsls	r2, r3, #16
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	619a      	str	r2, [r3, #24]
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b086      	sub	sp, #24
 800214a:	af02      	add	r7, sp, #8
 800214c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e101      	b.n	800235c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d106      	bne.n	8002178 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f006 fcdc 	bl	8008b30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2203      	movs	r2, #3
 800217c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002186:	d102      	bne.n	800218e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f003 f913 	bl	80053be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7c1a      	ldrb	r2, [r3, #16]
 80021a0:	f88d 2000 	strb.w	r2, [sp]
 80021a4:	3304      	adds	r3, #4
 80021a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021a8:	f002 fff2 	bl	8005190 <USB_CoreInit>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d005      	beq.n	80021be <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2202      	movs	r2, #2
 80021b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e0ce      	b.n	800235c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f003 f90b 	bl	80053e0 <USB_SetCurrentMode>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d005      	beq.n	80021dc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2202      	movs	r2, #2
 80021d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e0bf      	b.n	800235c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021dc:	2300      	movs	r3, #0
 80021de:	73fb      	strb	r3, [r7, #15]
 80021e0:	e04a      	b.n	8002278 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	4413      	add	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	440b      	add	r3, r1
 80021f0:	3315      	adds	r3, #21
 80021f2:	2201      	movs	r2, #1
 80021f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80021f6:	7bfa      	ldrb	r2, [r7, #15]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	4413      	add	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	3314      	adds	r3, #20
 8002206:	7bfa      	ldrb	r2, [r7, #15]
 8002208:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800220a:	7bfa      	ldrb	r2, [r7, #15]
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	b298      	uxth	r0, r3
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	440b      	add	r3, r1
 800221c:	332e      	adds	r3, #46	@ 0x2e
 800221e:	4602      	mov	r2, r0
 8002220:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002222:	7bfa      	ldrb	r2, [r7, #15]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	4413      	add	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	3318      	adds	r3, #24
 8002232:	2200      	movs	r2, #0
 8002234:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002236:	7bfa      	ldrb	r2, [r7, #15]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	331c      	adds	r3, #28
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800224a:	7bfa      	ldrb	r2, [r7, #15]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	4413      	add	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	3320      	adds	r3, #32
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800225e:	7bfa      	ldrb	r2, [r7, #15]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	4413      	add	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	3324      	adds	r3, #36	@ 0x24
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002272:	7bfb      	ldrb	r3, [r7, #15]
 8002274:	3301      	adds	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	791b      	ldrb	r3, [r3, #4]
 800227c:	7bfa      	ldrb	r2, [r7, #15]
 800227e:	429a      	cmp	r2, r3
 8002280:	d3af      	bcc.n	80021e2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002282:	2300      	movs	r3, #0
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	e044      	b.n	8002312 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002288:	7bfa      	ldrb	r2, [r7, #15]
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800229e:	7bfa      	ldrb	r2, [r7, #15]
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	4413      	add	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80022b0:	7bfa      	ldrb	r2, [r7, #15]
 80022b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022b4:	7bfa      	ldrb	r2, [r7, #15]
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	4613      	mov	r3, r2
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4413      	add	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	440b      	add	r3, r1
 80022c2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80022c6:	2200      	movs	r2, #0
 80022c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022ca:	7bfa      	ldrb	r2, [r7, #15]
 80022cc:	6879      	ldr	r1, [r7, #4]
 80022ce:	4613      	mov	r3, r2
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	4413      	add	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	440b      	add	r3, r1
 80022d8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022e0:	7bfa      	ldrb	r2, [r7, #15]
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	4413      	add	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	440b      	add	r3, r1
 80022ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	3301      	adds	r3, #1
 8002310:	73fb      	strb	r3, [r7, #15]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	791b      	ldrb	r3, [r3, #4]
 8002316:	7bfa      	ldrb	r2, [r7, #15]
 8002318:	429a      	cmp	r2, r3
 800231a:	d3b5      	bcc.n	8002288 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	7c1a      	ldrb	r2, [r3, #16]
 8002324:	f88d 2000 	strb.w	r2, [sp]
 8002328:	3304      	adds	r3, #4
 800232a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800232c:	f003 f8a4 	bl	8005478 <USB_DevInit>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d005      	beq.n	8002342 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2202      	movs	r2, #2
 800233a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e00c      	b.n	800235c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f004 f8ee 	bl	8006536 <USB_DevDisconnect>

  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002378:	2b01      	cmp	r3, #1
 800237a:	d101      	bne.n	8002380 <HAL_PCD_Start+0x1c>
 800237c:	2302      	movs	r3, #2
 800237e:	e022      	b.n	80023c6 <HAL_PCD_Start+0x62>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002390:	2b00      	cmp	r3, #0
 8002392:	d009      	beq.n	80023a8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002398:	2b01      	cmp	r3, #1
 800239a:	d105      	bne.n	80023a8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f002 fff5 	bl	800539c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f004 f89c 	bl	80064f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80023ce:	b590      	push	{r4, r7, lr}
 80023d0:	b08d      	sub	sp, #52	@ 0x34
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f004 f95a 	bl	800669e <USB_GetMode>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f040 848c 	bne.w	8002d0a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f004 f8be 	bl	8006578 <USB_ReadInterrupts>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 8482 	beq.w	8002d08 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	0a1b      	lsrs	r3, r3, #8
 800240e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f004 f8ab 	bl	8006578 <USB_ReadInterrupts>
 8002422:	4603      	mov	r3, r0
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b02      	cmp	r3, #2
 800242a:	d107      	bne.n	800243c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f002 0202 	and.w	r2, r2, #2
 800243a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f004 f899 	bl	8006578 <USB_ReadInterrupts>
 8002446:	4603      	mov	r3, r0
 8002448:	f003 0310 	and.w	r3, r3, #16
 800244c:	2b10      	cmp	r3, #16
 800244e:	d161      	bne.n	8002514 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	699a      	ldr	r2, [r3, #24]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0210 	bic.w	r2, r2, #16
 800245e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	f003 020f 	and.w	r2, r3, #15
 800246c:	4613      	mov	r3, r2
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	4413      	add	r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	4413      	add	r3, r2
 800247c:	3304      	adds	r3, #4
 800247e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002486:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800248a:	d124      	bne.n	80024d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002492:	4013      	ands	r3, r2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d035      	beq.n	8002504 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	091b      	lsrs	r3, r3, #4
 80024a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80024a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	6a38      	ldr	r0, [r7, #32]
 80024ac:	f003 fed0 	bl	8006250 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	68da      	ldr	r2, [r3, #12]
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	091b      	lsrs	r3, r3, #4
 80024b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024bc:	441a      	add	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	695a      	ldr	r2, [r3, #20]
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	091b      	lsrs	r3, r3, #4
 80024ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024ce:	441a      	add	r2, r3
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	615a      	str	r2, [r3, #20]
 80024d4:	e016      	b.n	8002504 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80024dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80024e0:	d110      	bne.n	8002504 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80024e8:	2208      	movs	r2, #8
 80024ea:	4619      	mov	r1, r3
 80024ec:	6a38      	ldr	r0, [r7, #32]
 80024ee:	f003 feaf 	bl	8006250 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	695a      	ldr	r2, [r3, #20]
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	091b      	lsrs	r3, r3, #4
 80024fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024fe:	441a      	add	r2, r3
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	699a      	ldr	r2, [r3, #24]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f042 0210 	orr.w	r2, r2, #16
 8002512:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f004 f82d 	bl	8006578 <USB_ReadInterrupts>
 800251e:	4603      	mov	r3, r0
 8002520:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002524:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002528:	f040 80a7 	bne.w	800267a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f004 f832 	bl	800659e <USB_ReadDevAllOutEpInterrupt>
 800253a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800253c:	e099      	b.n	8002672 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800253e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 808e 	beq.w	8002666 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002550:	b2d2      	uxtb	r2, r2
 8002552:	4611      	mov	r1, r2
 8002554:	4618      	mov	r0, r3
 8002556:	f004 f856 	bl	8006606 <USB_ReadDevOutEPInterrupt>
 800255a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00c      	beq.n	8002580 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002568:	015a      	lsls	r2, r3, #5
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	4413      	add	r3, r2
 800256e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002572:	461a      	mov	r2, r3
 8002574:	2301      	movs	r3, #1
 8002576:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002578:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 fea4 	bl	80032c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00c      	beq.n	80025a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	015a      	lsls	r2, r3, #5
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	4413      	add	r3, r2
 8002592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002596:	461a      	mov	r2, r3
 8002598:	2308      	movs	r3, #8
 800259a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800259c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 ff7a 	bl	8003498 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f003 0310 	and.w	r3, r3, #16
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d008      	beq.n	80025c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	015a      	lsls	r2, r3, #5
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025ba:	461a      	mov	r2, r3
 80025bc:	2310      	movs	r3, #16
 80025be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d030      	beq.n	800262c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80025ca:	6a3b      	ldr	r3, [r7, #32]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d2:	2b80      	cmp	r3, #128	@ 0x80
 80025d4:	d109      	bne.n	80025ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	69fa      	ldr	r2, [r7, #28]
 80025e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80025ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ec:	4613      	mov	r3, r2
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	4413      	add	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	4413      	add	r3, r2
 80025fc:	3304      	adds	r3, #4
 80025fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	78db      	ldrb	r3, [r3, #3]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d108      	bne.n	800261a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	2200      	movs	r2, #0
 800260c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800260e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002610:	b2db      	uxtb	r3, r3
 8002612:	4619      	mov	r1, r3
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f006 fb91 	bl	8008d3c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	015a      	lsls	r2, r3, #5
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	4413      	add	r3, r2
 8002622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002626:	461a      	mov	r2, r3
 8002628:	2302      	movs	r3, #2
 800262a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f003 0320 	and.w	r3, r3, #32
 8002632:	2b00      	cmp	r3, #0
 8002634:	d008      	beq.n	8002648 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002638:	015a      	lsls	r2, r3, #5
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	4413      	add	r3, r2
 800263e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002642:	461a      	mov	r2, r3
 8002644:	2320      	movs	r3, #32
 8002646:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d009      	beq.n	8002666 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	015a      	lsls	r2, r3, #5
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	4413      	add	r3, r2
 800265a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800265e:	461a      	mov	r2, r3
 8002660:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002664:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002668:	3301      	adds	r3, #1
 800266a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800266c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266e:	085b      	lsrs	r3, r3, #1
 8002670:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002674:	2b00      	cmp	r3, #0
 8002676:	f47f af62 	bne.w	800253e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f003 ff7a 	bl	8006578 <USB_ReadInterrupts>
 8002684:	4603      	mov	r3, r0
 8002686:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800268a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800268e:	f040 80db 	bne.w	8002848 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f003 ff9b 	bl	80065d2 <USB_ReadDevAllInEpInterrupt>
 800269c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80026a2:	e0cd      	b.n	8002840 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80026a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 80c2 	beq.w	8002834 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f003 ffc1 	bl	8006642 <USB_ReadDevInEPInterrupt>
 80026c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d057      	beq.n	800277c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80026cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	2201      	movs	r2, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	69f9      	ldr	r1, [r7, #28]
 80026e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80026ec:	4013      	ands	r3, r2
 80026ee:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80026f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f2:	015a      	lsls	r2, r3, #5
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	4413      	add	r3, r2
 80026f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026fc:	461a      	mov	r2, r3
 80026fe:	2301      	movs	r3, #1
 8002700:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	799b      	ldrb	r3, [r3, #6]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d132      	bne.n	8002770 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800270e:	4613      	mov	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	4413      	add	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	440b      	add	r3, r1
 8002718:	3320      	adds	r3, #32
 800271a:	6819      	ldr	r1, [r3, #0]
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002720:	4613      	mov	r3, r2
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4403      	add	r3, r0
 800272a:	331c      	adds	r3, #28
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4419      	add	r1, r3
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002734:	4613      	mov	r3, r2
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4403      	add	r3, r0
 800273e:	3320      	adds	r3, #32
 8002740:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002744:	2b00      	cmp	r3, #0
 8002746:	d113      	bne.n	8002770 <HAL_PCD_IRQHandler+0x3a2>
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800274c:	4613      	mov	r3, r2
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	4413      	add	r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	3324      	adds	r3, #36	@ 0x24
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d108      	bne.n	8002770 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002768:	461a      	mov	r2, r3
 800276a:	2101      	movs	r1, #1
 800276c:	f003 ffc8 	bl	8006700 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002772:	b2db      	uxtb	r3, r3
 8002774:	4619      	mov	r1, r3
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f006 fa5b 	bl	8008c32 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	2b00      	cmp	r3, #0
 8002784:	d008      	beq.n	8002798 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	4413      	add	r3, r2
 800278e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002792:	461a      	mov	r2, r3
 8002794:	2308      	movs	r3, #8
 8002796:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	f003 0310 	and.w	r3, r3, #16
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	015a      	lsls	r2, r3, #5
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027ae:	461a      	mov	r2, r3
 80027b0:	2310      	movs	r3, #16
 80027b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d008      	beq.n	80027d0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80027be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c0:	015a      	lsls	r2, r3, #5
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	4413      	add	r3, r2
 80027c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027ca:	461a      	mov	r2, r3
 80027cc:	2340      	movs	r3, #64	@ 0x40
 80027ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d023      	beq.n	8002822 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80027da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80027dc:	6a38      	ldr	r0, [r7, #32]
 80027de:	f002 ffaf 	bl	8005740 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80027e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027e4:	4613      	mov	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	3310      	adds	r3, #16
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	4413      	add	r3, r2
 80027f2:	3304      	adds	r3, #4
 80027f4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	78db      	ldrb	r3, [r3, #3]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d108      	bne.n	8002810 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2200      	movs	r2, #0
 8002802:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002806:	b2db      	uxtb	r3, r3
 8002808:	4619      	mov	r1, r3
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f006 faa8 	bl	8008d60 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	4413      	add	r3, r2
 8002818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800281c:	461a      	mov	r2, r3
 800281e:	2302      	movs	r3, #2
 8002820:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800282c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 fcbd 	bl	80031ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002836:	3301      	adds	r3, #1
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800283a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800283c:	085b      	lsrs	r3, r3, #1
 800283e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002842:	2b00      	cmp	r3, #0
 8002844:	f47f af2e 	bne.w	80026a4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f003 fe93 	bl	8006578 <USB_ReadInterrupts>
 8002852:	4603      	mov	r3, r0
 8002854:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002858:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800285c:	d122      	bne.n	80028a4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	69fa      	ldr	r2, [r7, #28]
 8002868:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800286c:	f023 0301 	bic.w	r3, r3, #1
 8002870:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002878:	2b01      	cmp	r3, #1
 800287a:	d108      	bne.n	800288e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002884:	2100      	movs	r1, #0
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 fea4 	bl	80035d4 <HAL_PCDEx_LPM_Callback>
 800288c:	e002      	b.n	8002894 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f006 fa46 	bl	8008d20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80028a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f003 fe65 	bl	8006578 <USB_ReadInterrupts>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028b8:	d112      	bne.n	80028e0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d102      	bne.n	80028d0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f006 fa02 	bl	8008cd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695a      	ldr	r2, [r3, #20]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80028de:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f003 fe47 	bl	8006578 <USB_ReadInterrupts>
 80028ea:	4603      	mov	r3, r0
 80028ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028f4:	f040 80b7 	bne.w	8002a66 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	69fa      	ldr	r2, [r7, #28]
 8002902:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002906:	f023 0301 	bic.w	r3, r3, #1
 800290a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2110      	movs	r1, #16
 8002912:	4618      	mov	r0, r3
 8002914:	f002 ff14 	bl	8005740 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002918:	2300      	movs	r3, #0
 800291a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800291c:	e046      	b.n	80029ac <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800291e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002920:	015a      	lsls	r2, r3, #5
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	4413      	add	r3, r2
 8002926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800292a:	461a      	mov	r2, r3
 800292c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002930:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002934:	015a      	lsls	r2, r3, #5
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	4413      	add	r3, r2
 800293a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002942:	0151      	lsls	r1, r2, #5
 8002944:	69fa      	ldr	r2, [r7, #28]
 8002946:	440a      	add	r2, r1
 8002948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800294c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002950:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002954:	015a      	lsls	r2, r3, #5
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	4413      	add	r3, r2
 800295a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800295e:	461a      	mov	r2, r3
 8002960:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002964:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002968:	015a      	lsls	r2, r3, #5
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	4413      	add	r3, r2
 800296e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002976:	0151      	lsls	r1, r2, #5
 8002978:	69fa      	ldr	r2, [r7, #28]
 800297a:	440a      	add	r2, r1
 800297c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002980:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002984:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002988:	015a      	lsls	r2, r3, #5
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	4413      	add	r3, r2
 800298e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002996:	0151      	lsls	r1, r2, #5
 8002998:	69fa      	ldr	r2, [r7, #28]
 800299a:	440a      	add	r2, r1
 800299c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80029a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80029a4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a8:	3301      	adds	r3, #1
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	791b      	ldrb	r3, [r3, #4]
 80029b0:	461a      	mov	r2, r3
 80029b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d3b2      	bcc.n	800291e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029be:	69db      	ldr	r3, [r3, #28]
 80029c0:	69fa      	ldr	r2, [r7, #28]
 80029c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029c6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80029ca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	7bdb      	ldrb	r3, [r3, #15]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d016      	beq.n	8002a02 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029de:	69fa      	ldr	r2, [r7, #28]
 80029e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029e4:	f043 030b 	orr.w	r3, r3, #11
 80029e8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f4:	69fa      	ldr	r2, [r7, #28]
 80029f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029fa:	f043 030b 	orr.w	r3, r3, #11
 80029fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a00:	e015      	b.n	8002a2e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	69fa      	ldr	r2, [r7, #28]
 8002a0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a10:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a14:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002a18:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	69fa      	ldr	r2, [r7, #28]
 8002a24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a28:	f043 030b 	orr.w	r3, r3, #11
 8002a2c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a3c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002a40:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6818      	ldr	r0, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a50:	461a      	mov	r2, r3
 8002a52:	f003 fe55 	bl	8006700 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695a      	ldr	r2, [r3, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002a64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f003 fd84 	bl	8006578 <USB_ReadInterrupts>
 8002a70:	4603      	mov	r3, r0
 8002a72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a7a:	d123      	bne.n	8002ac4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f003 fe1a 	bl	80066ba <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f002 fed1 	bl	8005832 <USB_GetDevSpeed>
 8002a90:	4603      	mov	r3, r0
 8002a92:	461a      	mov	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681c      	ldr	r4, [r3, #0]
 8002a9c:	f001 fa0a 	bl	8003eb4 <HAL_RCC_GetHCLKFreq>
 8002aa0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	4620      	mov	r0, r4
 8002aaa:	f002 fbd5 	bl	8005258 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f006 f8e7 	bl	8008c82 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695a      	ldr	r2, [r3, #20]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002ac2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f003 fd55 	bl	8006578 <USB_ReadInterrupts>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b08      	cmp	r3, #8
 8002ad6:	d10a      	bne.n	8002aee <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f006 f8c4 	bl	8008c66 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	695a      	ldr	r2, [r3, #20]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f002 0208 	and.w	r2, r2, #8
 8002aec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f003 fd40 	bl	8006578 <USB_ReadInterrupts>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002afe:	2b80      	cmp	r3, #128	@ 0x80
 8002b00:	d123      	bne.n	8002b4a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b0a:	6a3b      	ldr	r3, [r7, #32]
 8002b0c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b0e:	2301      	movs	r3, #1
 8002b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b12:	e014      	b.n	8002b3e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b18:	4613      	mov	r3, r2
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	4413      	add	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	440b      	add	r3, r1
 8002b22:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d105      	bne.n	8002b38 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	4619      	mov	r1, r3
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fb0a 	bl	800314c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	791b      	ldrb	r3, [r3, #4]
 8002b42:	461a      	mov	r2, r3
 8002b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d3e4      	bcc.n	8002b14 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f003 fd12 	bl	8006578 <USB_ReadInterrupts>
 8002b54:	4603      	mov	r3, r0
 8002b56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b5e:	d13c      	bne.n	8002bda <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b60:	2301      	movs	r3, #1
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b64:	e02b      	b.n	8002bbe <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b68:	015a      	lsls	r2, r3, #5
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	4413      	add	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	440b      	add	r3, r1
 8002b84:	3318      	adds	r3, #24
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d115      	bne.n	8002bb8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002b8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	da12      	bge.n	8002bb8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002b92:	6879      	ldr	r1, [r7, #4]
 8002b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b96:	4613      	mov	r3, r2
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	3317      	adds	r3, #23
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 faca 	bl	800314c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bba:	3301      	adds	r3, #1
 8002bbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	791b      	ldrb	r3, [r3, #4]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d3cd      	bcc.n	8002b66 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	695a      	ldr	r2, [r3, #20]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002bd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f003 fcca 	bl	8006578 <USB_ReadInterrupts>
 8002be4:	4603      	mov	r3, r0
 8002be6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002bee:	d156      	bne.n	8002c9e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bf4:	e045      	b.n	8002c82 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	015a      	lsls	r2, r3, #5
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d12e      	bne.n	8002c7c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	da2b      	bge.n	8002c7c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002c30:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d121      	bne.n	8002c7c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4413      	add	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002c56:	6a3b      	ldr	r3, [r7, #32]
 8002c58:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10a      	bne.n	8002c7c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	69fa      	ldr	r2, [r7, #28]
 8002c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c74:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c78:	6053      	str	r3, [r2, #4]
            break;
 8002c7a:	e008      	b.n	8002c8e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7e:	3301      	adds	r3, #1
 8002c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	791b      	ldrb	r3, [r3, #4]
 8002c86:	461a      	mov	r2, r3
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d3b3      	bcc.n	8002bf6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	695a      	ldr	r2, [r3, #20]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002c9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f003 fc68 	bl	8006578 <USB_ReadInterrupts>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cb2:	d10a      	bne.n	8002cca <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f006 f865 	bl	8008d84 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695a      	ldr	r2, [r3, #20]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002cc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f003 fc52 	bl	8006578 <USB_ReadInterrupts>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d115      	bne.n	8002d0a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f006 f855 	bl	8008da0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	6859      	ldr	r1, [r3, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	e000      	b.n	8002d0a <HAL_PCD_IRQHandler+0x93c>
      return;
 8002d08:	bf00      	nop
    }
  }
}
 8002d0a:	3734      	adds	r7, #52	@ 0x34
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd90      	pop	{r4, r7, pc}

08002d10 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_PCD_SetAddress+0x1a>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e012      	b.n	8002d50 <HAL_PCD_SetAddress+0x40>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	78fa      	ldrb	r2, [r7, #3]
 8002d36:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	78fa      	ldrb	r2, [r7, #3]
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f003 fbb1 	bl	80064a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	4608      	mov	r0, r1
 8002d62:	4611      	mov	r1, r2
 8002d64:	461a      	mov	r2, r3
 8002d66:	4603      	mov	r3, r0
 8002d68:	70fb      	strb	r3, [r7, #3]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	803b      	strh	r3, [r7, #0]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002d72:	2300      	movs	r3, #0
 8002d74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	da0f      	bge.n	8002d9e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	f003 020f 	and.w	r2, r3, #15
 8002d84:	4613      	mov	r3, r2
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	4413      	add	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	3310      	adds	r3, #16
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	4413      	add	r3, r2
 8002d92:	3304      	adds	r3, #4
 8002d94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	705a      	strb	r2, [r3, #1]
 8002d9c:	e00f      	b.n	8002dbe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d9e:	78fb      	ldrb	r3, [r7, #3]
 8002da0:	f003 020f 	and.w	r2, r3, #15
 8002da4:	4613      	mov	r3, r2
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	4413      	add	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	4413      	add	r3, r2
 8002db4:	3304      	adds	r3, #4
 8002db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002dbe:	78fb      	ldrb	r3, [r7, #3]
 8002dc0:	f003 030f 	and.w	r3, r3, #15
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002dca:	883b      	ldrh	r3, [r7, #0]
 8002dcc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	78ba      	ldrb	r2, [r7, #2]
 8002dd8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	785b      	ldrb	r3, [r3, #1]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d004      	beq.n	8002dec <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	461a      	mov	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002dec:	78bb      	ldrb	r3, [r7, #2]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d102      	bne.n	8002df8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_PCD_EP_Open+0xae>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e00e      	b.n	8002e24 <HAL_PCD_EP_Open+0xcc>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68f9      	ldr	r1, [r7, #12]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f002 fd31 	bl	800587c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002e22:	7afb      	ldrb	r3, [r7, #11]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	da0f      	bge.n	8002e60 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	f003 020f 	and.w	r2, r3, #15
 8002e46:	4613      	mov	r3, r2
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	3310      	adds	r3, #16
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	4413      	add	r3, r2
 8002e54:	3304      	adds	r3, #4
 8002e56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	705a      	strb	r2, [r3, #1]
 8002e5e:	e00f      	b.n	8002e80 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	f003 020f 	and.w	r2, r3, #15
 8002e66:	4613      	mov	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	4413      	add	r3, r2
 8002e76:	3304      	adds	r3, #4
 8002e78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_PCD_EP_Close+0x6e>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e00e      	b.n	8002eb8 <HAL_PCD_EP_Close+0x8c>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68f9      	ldr	r1, [r7, #12]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f002 fd6f 	bl	800598c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ed0:	7afb      	ldrb	r3, [r7, #11]
 8002ed2:	f003 020f 	and.w	r2, r3, #15
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	4413      	add	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3304      	adds	r3, #4
 8002ee8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	2200      	movs	r2, #0
 8002f00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f02:	7afb      	ldrb	r3, [r7, #11]
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	799b      	ldrb	r3, [r3, #6]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d102      	bne.n	8002f1c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6818      	ldr	r0, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	799b      	ldrb	r3, [r3, #6]
 8002f24:	461a      	mov	r2, r3
 8002f26:	6979      	ldr	r1, [r7, #20]
 8002f28:	f002 fe0c 	bl	8005b44 <USB_EPStartXfer>

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
 8002f3e:	460b      	mov	r3, r1
 8002f40:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f42:	78fb      	ldrb	r3, [r7, #3]
 8002f44:	f003 020f 	and.w	r2, r3, #15
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002f58:	681b      	ldr	r3, [r3, #0]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr

08002f66 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b086      	sub	sp, #24
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	60f8      	str	r0, [r7, #12]
 8002f6e:	607a      	str	r2, [r7, #4]
 8002f70:	603b      	str	r3, [r7, #0]
 8002f72:	460b      	mov	r3, r1
 8002f74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f76:	7afb      	ldrb	r3, [r7, #11]
 8002f78:	f003 020f 	and.w	r2, r3, #15
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	3310      	adds	r3, #16
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	4413      	add	r3, r2
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fa6:	7afb      	ldrb	r3, [r7, #11]
 8002fa8:	f003 030f 	and.w	r3, r3, #15
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	799b      	ldrb	r3, [r3, #6]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d102      	bne.n	8002fc0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	799b      	ldrb	r3, [r3, #6]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	6979      	ldr	r1, [r7, #20]
 8002fcc:	f002 fdba 	bl	8005b44 <USB_EPStartXfer>

  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002fe6:	78fb      	ldrb	r3, [r7, #3]
 8002fe8:	f003 030f 	and.w	r3, r3, #15
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	7912      	ldrb	r2, [r2, #4]
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e04f      	b.n	8003098 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ff8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	da0f      	bge.n	8003020 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	f003 020f 	and.w	r2, r3, #15
 8003006:	4613      	mov	r3, r2
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	4413      	add	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	3310      	adds	r3, #16
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	4413      	add	r3, r2
 8003014:	3304      	adds	r3, #4
 8003016:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2201      	movs	r2, #1
 800301c:	705a      	strb	r2, [r3, #1]
 800301e:	e00d      	b.n	800303c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003020:	78fa      	ldrb	r2, [r7, #3]
 8003022:	4613      	mov	r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	3304      	adds	r3, #4
 8003034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003042:	78fb      	ldrb	r3, [r7, #3]
 8003044:	f003 030f 	and.w	r3, r3, #15
 8003048:	b2da      	uxtb	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003054:	2b01      	cmp	r3, #1
 8003056:	d101      	bne.n	800305c <HAL_PCD_EP_SetStall+0x82>
 8003058:	2302      	movs	r3, #2
 800305a:	e01d      	b.n	8003098 <HAL_PCD_EP_SetStall+0xbe>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68f9      	ldr	r1, [r7, #12]
 800306a:	4618      	mov	r0, r3
 800306c:	f003 f948 	bl	8006300 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	2b00      	cmp	r3, #0
 8003078:	d109      	bne.n	800308e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	7999      	ldrb	r1, [r3, #6]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003088:	461a      	mov	r2, r3
 800308a:	f003 fb39 	bl	8006700 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3710      	adds	r7, #16
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	460b      	mov	r3, r1
 80030aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	7912      	ldrb	r2, [r2, #4]
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d901      	bls.n	80030be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e042      	b.n	8003144 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	da0f      	bge.n	80030e6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030c6:	78fb      	ldrb	r3, [r7, #3]
 80030c8:	f003 020f 	and.w	r2, r3, #15
 80030cc:	4613      	mov	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	3310      	adds	r3, #16
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	4413      	add	r3, r2
 80030da:	3304      	adds	r3, #4
 80030dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2201      	movs	r2, #1
 80030e2:	705a      	strb	r2, [r3, #1]
 80030e4:	e00f      	b.n	8003106 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030e6:	78fb      	ldrb	r3, [r7, #3]
 80030e8:	f003 020f 	and.w	r2, r3, #15
 80030ec:	4613      	mov	r3, r2
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4413      	add	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	4413      	add	r3, r2
 80030fc:	3304      	adds	r3, #4
 80030fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	b2da      	uxtb	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <HAL_PCD_EP_ClrStall+0x86>
 8003122:	2302      	movs	r3, #2
 8003124:	e00e      	b.n	8003144 <HAL_PCD_EP_ClrStall+0xa4>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68f9      	ldr	r1, [r7, #12]
 8003134:	4618      	mov	r0, r3
 8003136:	f003 f951 	bl	80063dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003158:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800315c:	2b00      	cmp	r3, #0
 800315e:	da0c      	bge.n	800317a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	f003 020f 	and.w	r2, r3, #15
 8003166:	4613      	mov	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	3310      	adds	r3, #16
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	4413      	add	r3, r2
 8003174:	3304      	adds	r3, #4
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	e00c      	b.n	8003194 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800317a:	78fb      	ldrb	r3, [r7, #3]
 800317c:	f003 020f 	and.w	r2, r3, #15
 8003180:	4613      	mov	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	4413      	add	r3, r2
 8003190:	3304      	adds	r3, #4
 8003192:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68f9      	ldr	r1, [r7, #12]
 800319a:	4618      	mov	r0, r3
 800319c:	f002 ff70 	bl	8006080 <USB_EPStopXfer>
 80031a0:	4603      	mov	r3, r0
 80031a2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80031a4:	7afb      	ldrb	r3, [r7, #11]
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b08a      	sub	sp, #40	@ 0x28
 80031b2:	af02      	add	r7, sp, #8
 80031b4:	6078      	str	r0, [r7, #4]
 80031b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	4613      	mov	r3, r2
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	4413      	add	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	3310      	adds	r3, #16
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	4413      	add	r3, r2
 80031d2:	3304      	adds	r3, #4
 80031d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	695a      	ldr	r2, [r3, #20]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d901      	bls.n	80031e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e06b      	b.n	80032be <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	691a      	ldr	r2, [r3, #16]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	69fa      	ldr	r2, [r7, #28]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d902      	bls.n	8003202 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	3303      	adds	r3, #3
 8003206:	089b      	lsrs	r3, r3, #2
 8003208:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800320a:	e02a      	b.n	8003262 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	69fa      	ldr	r2, [r7, #28]
 800321e:	429a      	cmp	r2, r3
 8003220:	d902      	bls.n	8003228 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	3303      	adds	r3, #3
 800322c:	089b      	lsrs	r3, r3, #2
 800322e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	68d9      	ldr	r1, [r3, #12]
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	b2da      	uxtb	r2, r3
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	4603      	mov	r3, r0
 8003244:	6978      	ldr	r0, [r7, #20]
 8003246:	f002 ffc5 	bl	80061d4 <USB_WritePacket>

    ep->xfer_buff  += len;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	441a      	add	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	441a      	add	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	015a      	lsls	r2, r3, #5
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	4413      	add	r3, r2
 800326a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	429a      	cmp	r2, r3
 8003276:	d809      	bhi.n	800328c <PCD_WriteEmptyTxFifo+0xde>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	695a      	ldr	r2, [r3, #20]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003280:	429a      	cmp	r2, r3
 8003282:	d203      	bcs.n	800328c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1bf      	bne.n	800320c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	429a      	cmp	r2, r3
 8003296:	d811      	bhi.n	80032bc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	2201      	movs	r2, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80032ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	43db      	mvns	r3, r3
 80032b2:	6939      	ldr	r1, [r7, #16]
 80032b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80032b8:	4013      	ands	r3, r2
 80032ba:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3720      	adds	r7, #32
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b088      	sub	sp, #32
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	333c      	adds	r3, #60	@ 0x3c
 80032e0:	3304      	adds	r3, #4
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	015a      	lsls	r2, r3, #5
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	4413      	add	r3, r2
 80032ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	799b      	ldrb	r3, [r3, #6]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d17b      	bne.n	80033f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	f003 0308 	and.w	r3, r3, #8
 8003304:	2b00      	cmp	r3, #0
 8003306:	d015      	beq.n	8003334 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	4a61      	ldr	r2, [pc, #388]	@ (8003490 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800330c:	4293      	cmp	r3, r2
 800330e:	f240 80b9 	bls.w	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80b3 	beq.w	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	015a      	lsls	r2, r3, #5
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	4413      	add	r3, r2
 8003326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800332a:	461a      	mov	r2, r3
 800332c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003330:	6093      	str	r3, [r2, #8]
 8003332:	e0a7      	b.n	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	f003 0320 	and.w	r3, r3, #32
 800333a:	2b00      	cmp	r3, #0
 800333c:	d009      	beq.n	8003352 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	015a      	lsls	r2, r3, #5
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	4413      	add	r3, r2
 8003346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800334a:	461a      	mov	r2, r3
 800334c:	2320      	movs	r3, #32
 800334e:	6093      	str	r3, [r2, #8]
 8003350:	e098      	b.n	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003358:	2b00      	cmp	r3, #0
 800335a:	f040 8093 	bne.w	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	4a4b      	ldr	r2, [pc, #300]	@ (8003490 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d90f      	bls.n	8003386 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00a      	beq.n	8003386 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	015a      	lsls	r2, r3, #5
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	4413      	add	r3, r2
 8003378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800337c:	461a      	mov	r2, r3
 800337e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003382:	6093      	str	r3, [r2, #8]
 8003384:	e07e      	b.n	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	4613      	mov	r3, r2
 800338a:	00db      	lsls	r3, r3, #3
 800338c:	4413      	add	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	4413      	add	r3, r2
 8003398:	3304      	adds	r3, #4
 800339a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a1a      	ldr	r2, [r3, #32]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	0159      	lsls	r1, r3, #5
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	440b      	add	r3, r1
 80033a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033b2:	1ad2      	subs	r2, r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d114      	bne.n	80033e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d109      	bne.n	80033da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6818      	ldr	r0, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80033d0:	461a      	mov	r2, r3
 80033d2:	2101      	movs	r1, #1
 80033d4:	f003 f994 	bl	8006700 <USB_EP0_OutStart>
 80033d8:	e006      	b.n	80033e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	441a      	add	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	4619      	mov	r1, r3
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f005 fc04 	bl	8008bfc <HAL_PCD_DataOutStageCallback>
 80033f4:	e046      	b.n	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	4a26      	ldr	r2, [pc, #152]	@ (8003494 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d124      	bne.n	8003448 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00a      	beq.n	800341e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	015a      	lsls	r2, r3, #5
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	4413      	add	r3, r2
 8003410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003414:	461a      	mov	r2, r3
 8003416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800341a:	6093      	str	r3, [r2, #8]
 800341c:	e032      	b.n	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	f003 0320 	and.w	r3, r3, #32
 8003424:	2b00      	cmp	r3, #0
 8003426:	d008      	beq.n	800343a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	015a      	lsls	r2, r3, #5
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	4413      	add	r3, r2
 8003430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003434:	461a      	mov	r2, r3
 8003436:	2320      	movs	r3, #32
 8003438:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	b2db      	uxtb	r3, r3
 800343e:	4619      	mov	r1, r3
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f005 fbdb 	bl	8008bfc <HAL_PCD_DataOutStageCallback>
 8003446:	e01d      	b.n	8003484 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d114      	bne.n	8003478 <PCD_EP_OutXfrComplete_int+0x1b0>
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	4613      	mov	r3, r2
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d108      	bne.n	8003478 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6818      	ldr	r0, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003470:	461a      	mov	r2, r3
 8003472:	2100      	movs	r1, #0
 8003474:	f003 f944 	bl	8006700 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	4619      	mov	r1, r3
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f005 fbbc 	bl	8008bfc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3720      	adds	r7, #32
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	4f54300a 	.word	0x4f54300a
 8003494:	4f54310a 	.word	0x4f54310a

08003498 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	333c      	adds	r3, #60	@ 0x3c
 80034b0:	3304      	adds	r3, #4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	015a      	lsls	r2, r3, #5
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	4413      	add	r3, r2
 80034be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4a15      	ldr	r2, [pc, #84]	@ (8003520 <PCD_EP_OutSetupPacket_int+0x88>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d90e      	bls.n	80034ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d009      	beq.n	80034ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	015a      	lsls	r2, r3, #5
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4413      	add	r3, r2
 80034e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034e4:	461a      	mov	r2, r3
 80034e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f005 fb73 	bl	8008bd8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003520 <PCD_EP_OutSetupPacket_int+0x88>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d90c      	bls.n	8003514 <PCD_EP_OutSetupPacket_int+0x7c>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	799b      	ldrb	r3, [r3, #6]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d108      	bne.n	8003514 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6818      	ldr	r0, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800350c:	461a      	mov	r2, r3
 800350e:	2101      	movs	r1, #1
 8003510:	f003 f8f6 	bl	8006700 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3718      	adds	r7, #24
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	4f54300a 	.word	0x4f54300a

08003524 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	460b      	mov	r3, r1
 800352e:	70fb      	strb	r3, [r7, #3]
 8003530:	4613      	mov	r3, r2
 8003532:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800353c:	78fb      	ldrb	r3, [r7, #3]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d107      	bne.n	8003552 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003542:	883b      	ldrh	r3, [r7, #0]
 8003544:	0419      	lsls	r1, r3, #16
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	430a      	orrs	r2, r1
 800354e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003550:	e028      	b.n	80035a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003558:	0c1b      	lsrs	r3, r3, #16
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4413      	add	r3, r2
 800355e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003560:	2300      	movs	r3, #0
 8003562:	73fb      	strb	r3, [r7, #15]
 8003564:	e00d      	b.n	8003582 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	3340      	adds	r3, #64	@ 0x40
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	0c1b      	lsrs	r3, r3, #16
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	4413      	add	r3, r2
 800357a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800357c:	7bfb      	ldrb	r3, [r7, #15]
 800357e:	3301      	adds	r3, #1
 8003580:	73fb      	strb	r3, [r7, #15]
 8003582:	7bfa      	ldrb	r2, [r7, #15]
 8003584:	78fb      	ldrb	r3, [r7, #3]
 8003586:	3b01      	subs	r3, #1
 8003588:	429a      	cmp	r2, r3
 800358a:	d3ec      	bcc.n	8003566 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800358c:	883b      	ldrh	r3, [r7, #0]
 800358e:	0418      	lsls	r0, r3, #16
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6819      	ldr	r1, [r3, #0]
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	3b01      	subs	r3, #1
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	4302      	orrs	r2, r0
 800359c:	3340      	adds	r3, #64	@ 0x40
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	887a      	ldrh	r2, [r7, #2]
 80035c4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e267      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d075      	beq.n	80036f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800360a:	4b88      	ldr	r3, [pc, #544]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 030c 	and.w	r3, r3, #12
 8003612:	2b04      	cmp	r3, #4
 8003614:	d00c      	beq.n	8003630 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003616:	4b85      	ldr	r3, [pc, #532]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800361e:	2b08      	cmp	r3, #8
 8003620:	d112      	bne.n	8003648 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003622:	4b82      	ldr	r3, [pc, #520]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800362a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800362e:	d10b      	bne.n	8003648 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003630:	4b7e      	ldr	r3, [pc, #504]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d05b      	beq.n	80036f4 <HAL_RCC_OscConfig+0x108>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d157      	bne.n	80036f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e242      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003650:	d106      	bne.n	8003660 <HAL_RCC_OscConfig+0x74>
 8003652:	4b76      	ldr	r3, [pc, #472]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a75      	ldr	r2, [pc, #468]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	e01d      	b.n	800369c <HAL_RCC_OscConfig+0xb0>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003668:	d10c      	bne.n	8003684 <HAL_RCC_OscConfig+0x98>
 800366a:	4b70      	ldr	r3, [pc, #448]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a6f      	ldr	r2, [pc, #444]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003670:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	4b6d      	ldr	r3, [pc, #436]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a6c      	ldr	r2, [pc, #432]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800367c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	e00b      	b.n	800369c <HAL_RCC_OscConfig+0xb0>
 8003684:	4b69      	ldr	r3, [pc, #420]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a68      	ldr	r2, [pc, #416]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800368a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	4b66      	ldr	r3, [pc, #408]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a65      	ldr	r2, [pc, #404]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003696:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800369a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d013      	beq.n	80036cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a4:	f7fd fe56 	bl	8001354 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fd fe52 	bl	8001354 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e207      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036be:	4b5b      	ldr	r3, [pc, #364]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0xc0>
 80036ca:	e014      	b.n	80036f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036cc:	f7fd fe42 	bl	8001354 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d4:	f7fd fe3e 	bl	8001354 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e1f3      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036e6:	4b51      	ldr	r3, [pc, #324]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f0      	bne.n	80036d4 <HAL_RCC_OscConfig+0xe8>
 80036f2:	e000      	b.n	80036f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d063      	beq.n	80037ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003702:	4b4a      	ldr	r3, [pc, #296]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00b      	beq.n	8003726 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800370e:	4b47      	ldr	r3, [pc, #284]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003716:	2b08      	cmp	r3, #8
 8003718:	d11c      	bne.n	8003754 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800371a:	4b44      	ldr	r3, [pc, #272]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d116      	bne.n	8003754 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003726:	4b41      	ldr	r3, [pc, #260]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d005      	beq.n	800373e <HAL_RCC_OscConfig+0x152>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d001      	beq.n	800373e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e1c7      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373e:	4b3b      	ldr	r3, [pc, #236]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	4937      	ldr	r1, [pc, #220]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800374e:	4313      	orrs	r3, r2
 8003750:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003752:	e03a      	b.n	80037ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d020      	beq.n	800379e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800375c:	4b34      	ldr	r3, [pc, #208]	@ (8003830 <HAL_RCC_OscConfig+0x244>)
 800375e:	2201      	movs	r2, #1
 8003760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fd fdf7 	bl	8001354 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800376a:	f7fd fdf3 	bl	8001354 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e1a8      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377c:	4b2b      	ldr	r3, [pc, #172]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0302 	and.w	r3, r3, #2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0f0      	beq.n	800376a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003788:	4b28      	ldr	r3, [pc, #160]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	4925      	ldr	r1, [pc, #148]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003798:	4313      	orrs	r3, r2
 800379a:	600b      	str	r3, [r1, #0]
 800379c:	e015      	b.n	80037ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800379e:	4b24      	ldr	r3, [pc, #144]	@ (8003830 <HAL_RCC_OscConfig+0x244>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a4:	f7fd fdd6 	bl	8001354 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ac:	f7fd fdd2 	bl	8001354 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e187      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037be:	4b1b      	ldr	r3, [pc, #108]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f0      	bne.n	80037ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0308 	and.w	r3, r3, #8
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d036      	beq.n	8003844 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d016      	beq.n	800380c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037de:	4b15      	ldr	r3, [pc, #84]	@ (8003834 <HAL_RCC_OscConfig+0x248>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e4:	f7fd fdb6 	bl	8001354 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037ec:	f7fd fdb2 	bl	8001354 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e167      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037fe:	4b0b      	ldr	r3, [pc, #44]	@ (800382c <HAL_RCC_OscConfig+0x240>)
 8003800:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0f0      	beq.n	80037ec <HAL_RCC_OscConfig+0x200>
 800380a:	e01b      	b.n	8003844 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800380c:	4b09      	ldr	r3, [pc, #36]	@ (8003834 <HAL_RCC_OscConfig+0x248>)
 800380e:	2200      	movs	r2, #0
 8003810:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003812:	f7fd fd9f 	bl	8001354 <HAL_GetTick>
 8003816:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003818:	e00e      	b.n	8003838 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800381a:	f7fd fd9b 	bl	8001354 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d907      	bls.n	8003838 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e150      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
 800382c:	40023800 	.word	0x40023800
 8003830:	42470000 	.word	0x42470000
 8003834:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003838:	4b88      	ldr	r3, [pc, #544]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 800383a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1ea      	bne.n	800381a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 8097 	beq.w	8003980 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003852:	2300      	movs	r3, #0
 8003854:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003856:	4b81      	ldr	r3, [pc, #516]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10f      	bne.n	8003882 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	60bb      	str	r3, [r7, #8]
 8003866:	4b7d      	ldr	r3, [pc, #500]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	4a7c      	ldr	r2, [pc, #496]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 800386c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003870:	6413      	str	r3, [r2, #64]	@ 0x40
 8003872:	4b7a      	ldr	r3, [pc, #488]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800387a:	60bb      	str	r3, [r7, #8]
 800387c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800387e:	2301      	movs	r3, #1
 8003880:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003882:	4b77      	ldr	r3, [pc, #476]	@ (8003a60 <HAL_RCC_OscConfig+0x474>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388a:	2b00      	cmp	r3, #0
 800388c:	d118      	bne.n	80038c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800388e:	4b74      	ldr	r3, [pc, #464]	@ (8003a60 <HAL_RCC_OscConfig+0x474>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a73      	ldr	r2, [pc, #460]	@ (8003a60 <HAL_RCC_OscConfig+0x474>)
 8003894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003898:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800389a:	f7fd fd5b 	bl	8001354 <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a2:	f7fd fd57 	bl	8001354 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e10c      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003a60 <HAL_RCC_OscConfig+0x474>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0f0      	beq.n	80038a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d106      	bne.n	80038d6 <HAL_RCC_OscConfig+0x2ea>
 80038c8:	4b64      	ldr	r3, [pc, #400]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038cc:	4a63      	ldr	r2, [pc, #396]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038ce:	f043 0301 	orr.w	r3, r3, #1
 80038d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80038d4:	e01c      	b.n	8003910 <HAL_RCC_OscConfig+0x324>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	2b05      	cmp	r3, #5
 80038dc:	d10c      	bne.n	80038f8 <HAL_RCC_OscConfig+0x30c>
 80038de:	4b5f      	ldr	r3, [pc, #380]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e2:	4a5e      	ldr	r2, [pc, #376]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038e4:	f043 0304 	orr.w	r3, r3, #4
 80038e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ea:	4b5c      	ldr	r3, [pc, #368]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ee:	4a5b      	ldr	r2, [pc, #364]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038f0:	f043 0301 	orr.w	r3, r3, #1
 80038f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038f6:	e00b      	b.n	8003910 <HAL_RCC_OscConfig+0x324>
 80038f8:	4b58      	ldr	r3, [pc, #352]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fc:	4a57      	ldr	r2, [pc, #348]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80038fe:	f023 0301 	bic.w	r3, r3, #1
 8003902:	6713      	str	r3, [r2, #112]	@ 0x70
 8003904:	4b55      	ldr	r3, [pc, #340]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003908:	4a54      	ldr	r2, [pc, #336]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 800390a:	f023 0304 	bic.w	r3, r3, #4
 800390e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d015      	beq.n	8003944 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003918:	f7fd fd1c 	bl	8001354 <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800391e:	e00a      	b.n	8003936 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003920:	f7fd fd18 	bl	8001354 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800392e:	4293      	cmp	r3, r2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e0cb      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003936:	4b49      	ldr	r3, [pc, #292]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0ee      	beq.n	8003920 <HAL_RCC_OscConfig+0x334>
 8003942:	e014      	b.n	800396e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003944:	f7fd fd06 	bl	8001354 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800394a:	e00a      	b.n	8003962 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800394c:	f7fd fd02 	bl	8001354 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800395a:	4293      	cmp	r3, r2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e0b5      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003962:	4b3e      	ldr	r3, [pc, #248]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1ee      	bne.n	800394c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800396e:	7dfb      	ldrb	r3, [r7, #23]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d105      	bne.n	8003980 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003974:	4b39      	ldr	r3, [pc, #228]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003978:	4a38      	ldr	r2, [pc, #224]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 800397a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800397e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 80a1 	beq.w	8003acc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800398a:	4b34      	ldr	r3, [pc, #208]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b08      	cmp	r3, #8
 8003994:	d05c      	beq.n	8003a50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d141      	bne.n	8003a22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800399e:	4b31      	ldr	r3, [pc, #196]	@ (8003a64 <HAL_RCC_OscConfig+0x478>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7fd fcd6 	bl	8001354 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ac:	f7fd fcd2 	bl	8001354 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e087      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039be:	4b27      	ldr	r3, [pc, #156]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1f0      	bne.n	80039ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69da      	ldr	r2, [r3, #28]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	019b      	lsls	r3, r3, #6
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	085b      	lsrs	r3, r3, #1
 80039e2:	3b01      	subs	r3, #1
 80039e4:	041b      	lsls	r3, r3, #16
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	061b      	lsls	r3, r3, #24
 80039ee:	491b      	ldr	r1, [pc, #108]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a64 <HAL_RCC_OscConfig+0x478>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fa:	f7fd fcab 	bl	8001354 <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a02:	f7fd fca7 	bl	8001354 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e05c      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a14:	4b11      	ldr	r3, [pc, #68]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0f0      	beq.n	8003a02 <HAL_RCC_OscConfig+0x416>
 8003a20:	e054      	b.n	8003acc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a22:	4b10      	ldr	r3, [pc, #64]	@ (8003a64 <HAL_RCC_OscConfig+0x478>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7fd fc94 	bl	8001354 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a30:	f7fd fc90 	bl	8001354 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e045      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a42:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <HAL_RCC_OscConfig+0x470>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0x444>
 8003a4e:	e03d      	b.n	8003acc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d107      	bne.n	8003a68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e038      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	40007000 	.word	0x40007000
 8003a64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a68:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad8 <HAL_RCC_OscConfig+0x4ec>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d028      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d121      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d11a      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a98:	4013      	ands	r3, r2
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d111      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aae:	085b      	lsrs	r3, r3, #1
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d107      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d001      	beq.n	8003acc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e000      	b.n	8003ace <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40023800 	.word	0x40023800

08003adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d101      	bne.n	8003af0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e0cc      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003af0:	4b68      	ldr	r3, [pc, #416]	@ (8003c94 <HAL_RCC_ClockConfig+0x1b8>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d90c      	bls.n	8003b18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003afe:	4b65      	ldr	r3, [pc, #404]	@ (8003c94 <HAL_RCC_ClockConfig+0x1b8>)
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b06:	4b63      	ldr	r3, [pc, #396]	@ (8003c94 <HAL_RCC_ClockConfig+0x1b8>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d001      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e0b8      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d020      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0304 	and.w	r3, r3, #4
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d005      	beq.n	8003b3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b30:	4b59      	ldr	r3, [pc, #356]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	4a58      	ldr	r2, [pc, #352]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0308 	and.w	r3, r3, #8
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d005      	beq.n	8003b54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b48:	4b53      	ldr	r3, [pc, #332]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	4a52      	ldr	r2, [pc, #328]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b54:	4b50      	ldr	r3, [pc, #320]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	494d      	ldr	r1, [pc, #308]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d044      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d107      	bne.n	8003b8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b7a:	4b47      	ldr	r3, [pc, #284]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d119      	bne.n	8003bba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e07f      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d003      	beq.n	8003b9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	d107      	bne.n	8003baa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d109      	bne.n	8003bba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e06f      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003baa:	4b3b      	ldr	r3, [pc, #236]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e067      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bba:	4b37      	ldr	r3, [pc, #220]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f023 0203 	bic.w	r2, r3, #3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	4934      	ldr	r1, [pc, #208]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bcc:	f7fd fbc2 	bl	8001354 <HAL_GetTick>
 8003bd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bd2:	e00a      	b.n	8003bea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bd4:	f7fd fbbe 	bl	8001354 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e04f      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bea:	4b2b      	ldr	r3, [pc, #172]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f003 020c 	and.w	r2, r3, #12
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d1eb      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bfc:	4b25      	ldr	r3, [pc, #148]	@ (8003c94 <HAL_RCC_ClockConfig+0x1b8>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	683a      	ldr	r2, [r7, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d20c      	bcs.n	8003c24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c0a:	4b22      	ldr	r3, [pc, #136]	@ (8003c94 <HAL_RCC_ClockConfig+0x1b8>)
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	b2d2      	uxtb	r2, r2
 8003c10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c12:	4b20      	ldr	r3, [pc, #128]	@ (8003c94 <HAL_RCC_ClockConfig+0x1b8>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d001      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e032      	b.n	8003c8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c30:	4b19      	ldr	r3, [pc, #100]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4916      	ldr	r1, [pc, #88]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0308 	and.w	r3, r3, #8
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d009      	beq.n	8003c62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c4e:	4b12      	ldr	r3, [pc, #72]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	490e      	ldr	r1, [pc, #56]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c62:	f000 f821 	bl	8003ca8 <HAL_RCC_GetSysClockFreq>
 8003c66:	4602      	mov	r2, r0
 8003c68:	4b0b      	ldr	r3, [pc, #44]	@ (8003c98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 030f 	and.w	r3, r3, #15
 8003c72:	490a      	ldr	r1, [pc, #40]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c0>)
 8003c74:	5ccb      	ldrb	r3, [r1, r3]
 8003c76:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7a:	4a09      	ldr	r2, [pc, #36]	@ (8003ca0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ca4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fd fb22 	bl	80012cc <HAL_InitTick>

  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	40023c00 	.word	0x40023c00
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	08009244 	.word	0x08009244
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	20000004 	.word	0x20000004

08003ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cac:	b094      	sub	sp, #80	@ 0x50
 8003cae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cc0:	4b79      	ldr	r3, [pc, #484]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d00d      	beq.n	8003ce8 <HAL_RCC_GetSysClockFreq+0x40>
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	f200 80e1 	bhi.w	8003e94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d002      	beq.n	8003cdc <HAL_RCC_GetSysClockFreq+0x34>
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d003      	beq.n	8003ce2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003cda:	e0db      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cdc:	4b73      	ldr	r3, [pc, #460]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x204>)
 8003cde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ce0:	e0db      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ce2:	4b73      	ldr	r3, [pc, #460]	@ (8003eb0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ce6:	e0d8      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ce8:	4b6f      	ldr	r3, [pc, #444]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cf0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cf2:	4b6d      	ldr	r3, [pc, #436]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d063      	beq.n	8003dc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cfe:	4b6a      	ldr	r3, [pc, #424]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	099b      	lsrs	r3, r3, #6
 8003d04:	2200      	movs	r2, #0
 8003d06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d10:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d12:	2300      	movs	r3, #0
 8003d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d1a:	4622      	mov	r2, r4
 8003d1c:	462b      	mov	r3, r5
 8003d1e:	f04f 0000 	mov.w	r0, #0
 8003d22:	f04f 0100 	mov.w	r1, #0
 8003d26:	0159      	lsls	r1, r3, #5
 8003d28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d2c:	0150      	lsls	r0, r2, #5
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	4621      	mov	r1, r4
 8003d34:	1a51      	subs	r1, r2, r1
 8003d36:	6139      	str	r1, [r7, #16]
 8003d38:	4629      	mov	r1, r5
 8003d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	f04f 0300 	mov.w	r3, #0
 8003d48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d4c:	4659      	mov	r1, fp
 8003d4e:	018b      	lsls	r3, r1, #6
 8003d50:	4651      	mov	r1, sl
 8003d52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d56:	4651      	mov	r1, sl
 8003d58:	018a      	lsls	r2, r1, #6
 8003d5a:	4651      	mov	r1, sl
 8003d5c:	ebb2 0801 	subs.w	r8, r2, r1
 8003d60:	4659      	mov	r1, fp
 8003d62:	eb63 0901 	sbc.w	r9, r3, r1
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d7a:	4690      	mov	r8, r2
 8003d7c:	4699      	mov	r9, r3
 8003d7e:	4623      	mov	r3, r4
 8003d80:	eb18 0303 	adds.w	r3, r8, r3
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	462b      	mov	r3, r5
 8003d88:	eb49 0303 	adc.w	r3, r9, r3
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	f04f 0200 	mov.w	r2, #0
 8003d92:	f04f 0300 	mov.w	r3, #0
 8003d96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	024b      	lsls	r3, r1, #9
 8003d9e:	4621      	mov	r1, r4
 8003da0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003da4:	4621      	mov	r1, r4
 8003da6:	024a      	lsls	r2, r1, #9
 8003da8:	4610      	mov	r0, r2
 8003daa:	4619      	mov	r1, r3
 8003dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dae:	2200      	movs	r2, #0
 8003db0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003db2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003db4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003db8:	f7fc fa06 	bl	80001c8 <__aeabi_uldivmod>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dc4:	e058      	b.n	8003e78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dc6:	4b38      	ldr	r3, [pc, #224]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	099b      	lsrs	r3, r3, #6
 8003dcc:	2200      	movs	r2, #0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003dd6:	623b      	str	r3, [r7, #32]
 8003dd8:	2300      	movs	r3, #0
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ddc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003de0:	4642      	mov	r2, r8
 8003de2:	464b      	mov	r3, r9
 8003de4:	f04f 0000 	mov.w	r0, #0
 8003de8:	f04f 0100 	mov.w	r1, #0
 8003dec:	0159      	lsls	r1, r3, #5
 8003dee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003df2:	0150      	lsls	r0, r2, #5
 8003df4:	4602      	mov	r2, r0
 8003df6:	460b      	mov	r3, r1
 8003df8:	4641      	mov	r1, r8
 8003dfa:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dfe:	4649      	mov	r1, r9
 8003e00:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	f04f 0300 	mov.w	r3, #0
 8003e0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e18:	ebb2 040a 	subs.w	r4, r2, sl
 8003e1c:	eb63 050b 	sbc.w	r5, r3, fp
 8003e20:	f04f 0200 	mov.w	r2, #0
 8003e24:	f04f 0300 	mov.w	r3, #0
 8003e28:	00eb      	lsls	r3, r5, #3
 8003e2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e2e:	00e2      	lsls	r2, r4, #3
 8003e30:	4614      	mov	r4, r2
 8003e32:	461d      	mov	r5, r3
 8003e34:	4643      	mov	r3, r8
 8003e36:	18e3      	adds	r3, r4, r3
 8003e38:	603b      	str	r3, [r7, #0]
 8003e3a:	464b      	mov	r3, r9
 8003e3c:	eb45 0303 	adc.w	r3, r5, r3
 8003e40:	607b      	str	r3, [r7, #4]
 8003e42:	f04f 0200 	mov.w	r2, #0
 8003e46:	f04f 0300 	mov.w	r3, #0
 8003e4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e4e:	4629      	mov	r1, r5
 8003e50:	028b      	lsls	r3, r1, #10
 8003e52:	4621      	mov	r1, r4
 8003e54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e58:	4621      	mov	r1, r4
 8003e5a:	028a      	lsls	r2, r1, #10
 8003e5c:	4610      	mov	r0, r2
 8003e5e:	4619      	mov	r1, r3
 8003e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e62:	2200      	movs	r2, #0
 8003e64:	61bb      	str	r3, [r7, #24]
 8003e66:	61fa      	str	r2, [r7, #28]
 8003e68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e6c:	f7fc f9ac 	bl	80001c8 <__aeabi_uldivmod>
 8003e70:	4602      	mov	r2, r0
 8003e72:	460b      	mov	r3, r1
 8003e74:	4613      	mov	r3, r2
 8003e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	0c1b      	lsrs	r3, r3, #16
 8003e7e:	f003 0303 	and.w	r3, r3, #3
 8003e82:	3301      	adds	r3, #1
 8003e84:	005b      	lsls	r3, r3, #1
 8003e86:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003e88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e92:	e002      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e94:	4b05      	ldr	r3, [pc, #20]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x204>)
 8003e96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3750      	adds	r7, #80	@ 0x50
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	00f42400 	.word	0x00f42400
 8003eb0:	007a1200 	.word	0x007a1200

08003eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003eb8:	4b03      	ldr	r3, [pc, #12]	@ (8003ec8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eba:	681b      	ldr	r3, [r3, #0]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	20000000 	.word	0x20000000

08003ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ed0:	f7ff fff0 	bl	8003eb4 <HAL_RCC_GetHCLKFreq>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	4b05      	ldr	r3, [pc, #20]	@ (8003eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	0a9b      	lsrs	r3, r3, #10
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	4903      	ldr	r1, [pc, #12]	@ (8003ef0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ee2:	5ccb      	ldrb	r3, [r1, r3]
 8003ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	08009254 	.word	0x08009254

08003ef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ef8:	f7ff ffdc 	bl	8003eb4 <HAL_RCC_GetHCLKFreq>
 8003efc:	4602      	mov	r2, r0
 8003efe:	4b05      	ldr	r3, [pc, #20]	@ (8003f14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	0b5b      	lsrs	r3, r3, #13
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	4903      	ldr	r1, [pc, #12]	@ (8003f18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f0a:	5ccb      	ldrb	r3, [r1, r3]
 8003f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40023800 	.word	0x40023800
 8003f18:	08009254 	.word	0x08009254

08003f1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e042      	b.n	8003fb4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fd f858 	bl	8000ff8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2224      	movs	r2, #36	@ 0x24
 8003f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68da      	ldr	r2, [r3, #12]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fea1 	bl	8004ca8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	691a      	ldr	r2, [r3, #16]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	695a      	ldr	r2, [r3, #20]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68da      	ldr	r2, [r3, #12]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b08c      	sub	sp, #48	@ 0x30
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b20      	cmp	r3, #32
 8003fd4:	d14a      	bne.n	800406c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003fdc:	88fb      	ldrh	r3, [r7, #6]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e043      	b.n	800406e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003ff2:	88fb      	ldrh	r3, [r7, #6]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 fbf5 	bl	80047e8 <UART_Start_Receive_DMA>
 8003ffe:	4603      	mov	r3, r0
 8004000:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004004:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004008:	2b00      	cmp	r3, #0
 800400a:	d12c      	bne.n	8004066 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004010:	2b01      	cmp	r3, #1
 8004012:	d125      	bne.n	8004060 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004014:	2300      	movs	r3, #0
 8004016:	613b      	str	r3, [r7, #16]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	613b      	str	r3, [r7, #16]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	613b      	str	r3, [r7, #16]
 8004028:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	330c      	adds	r3, #12
 8004030:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	617b      	str	r3, [r7, #20]
   return(result);
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f043 0310 	orr.w	r3, r3, #16
 8004040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	330c      	adds	r3, #12
 8004048:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800404a:	627a      	str	r2, [r7, #36]	@ 0x24
 800404c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404e:	6a39      	ldr	r1, [r7, #32]
 8004050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004052:	e841 2300 	strex	r3, r2, [r1]
 8004056:	61fb      	str	r3, [r7, #28]
   return(result);
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1e5      	bne.n	800402a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800405e:	e002      	b.n	8004066 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004066:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800406a:	e000      	b.n	800406e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800406c:	2302      	movs	r3, #2
  }
}
 800406e:	4618      	mov	r0, r3
 8004070:	3730      	adds	r7, #48	@ 0x30
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b0ba      	sub	sp, #232	@ 0xe8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800409e:	2300      	movs	r3, #0
 80040a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040a4:	2300      	movs	r3, #0
 80040a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10f      	bne.n	80040de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040c2:	f003 0320 	and.w	r3, r3, #32
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d009      	beq.n	80040de <HAL_UART_IRQHandler+0x66>
 80040ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040ce:	f003 0320 	and.w	r3, r3, #32
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 fd27 	bl	8004b2a <UART_Receive_IT>
      return;
 80040dc:	e25b      	b.n	8004596 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 80de 	beq.w	80042a4 <HAL_UART_IRQHandler+0x22c>
 80040e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d106      	bne.n	8004102 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f000 80d1 	beq.w	80042a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00b      	beq.n	8004126 <HAL_UART_IRQHandler+0xae>
 800410e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004116:	2b00      	cmp	r3, #0
 8004118:	d005      	beq.n	8004126 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800411e:	f043 0201 	orr.w	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00b      	beq.n	800414a <HAL_UART_IRQHandler+0xd2>
 8004132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004142:	f043 0202 	orr.w	r2, r3, #2
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800414a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00b      	beq.n	800416e <HAL_UART_IRQHandler+0xf6>
 8004156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004166:	f043 0204 	orr.w	r2, r3, #4
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800416e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004172:	f003 0308 	and.w	r3, r3, #8
 8004176:	2b00      	cmp	r3, #0
 8004178:	d011      	beq.n	800419e <HAL_UART_IRQHandler+0x126>
 800417a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b00      	cmp	r3, #0
 8004184:	d105      	bne.n	8004192 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004196:	f043 0208 	orr.w	r2, r3, #8
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 81f2 	beq.w	800458c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ac:	f003 0320 	and.w	r3, r3, #32
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_UART_IRQHandler+0x14e>
 80041b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041b8:	f003 0320 	and.w	r3, r3, #32
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d002      	beq.n	80041c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fcb2 	bl	8004b2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d0:	2b40      	cmp	r3, #64	@ 0x40
 80041d2:	bf0c      	ite	eq
 80041d4:	2301      	moveq	r3, #1
 80041d6:	2300      	movne	r3, #0
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e2:	f003 0308 	and.w	r3, r3, #8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d103      	bne.n	80041f2 <HAL_UART_IRQHandler+0x17a>
 80041ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d04f      	beq.n	8004292 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fbba 	bl	800496c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004202:	2b40      	cmp	r3, #64	@ 0x40
 8004204:	d141      	bne.n	800428a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3314      	adds	r3, #20
 800420c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004210:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004214:	e853 3f00 	ldrex	r3, [r3]
 8004218:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800421c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3314      	adds	r3, #20
 800422e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004232:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004236:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800423e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004242:	e841 2300 	strex	r3, r2, [r1]
 8004246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800424a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1d9      	bne.n	8004206 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004256:	2b00      	cmp	r3, #0
 8004258:	d013      	beq.n	8004282 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425e:	4a7e      	ldr	r2, [pc, #504]	@ (8004458 <HAL_UART_IRQHandler+0x3e0>)
 8004260:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004266:	4618      	mov	r0, r3
 8004268:	f7fd fb2c 	bl	80018c4 <HAL_DMA_Abort_IT>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d016      	beq.n	80042a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800427c:	4610      	mov	r0, r2
 800427e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004280:	e00e      	b.n	80042a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f9a8 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004288:	e00a      	b.n	80042a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f9a4 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004290:	e006      	b.n	80042a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f9a0 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800429e:	e175      	b.n	800458c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a0:	bf00      	nop
    return;
 80042a2:	e173      	b.n	800458c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	f040 814f 	bne.w	800454c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b2:	f003 0310 	and.w	r3, r3, #16
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f000 8148 	beq.w	800454c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80042bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042c0:	f003 0310 	and.w	r3, r3, #16
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 8141 	beq.w	800454c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	60bb      	str	r3, [r7, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	60bb      	str	r3, [r7, #8]
 80042de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ea:	2b40      	cmp	r3, #64	@ 0x40
 80042ec:	f040 80b6 	bne.w	800445c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 8145 	beq.w	8004590 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800430a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800430e:	429a      	cmp	r2, r3
 8004310:	f080 813e 	bcs.w	8004590 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800431a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004326:	f000 8088 	beq.w	800443a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	330c      	adds	r3, #12
 8004330:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004334:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004338:	e853 3f00 	ldrex	r3, [r3]
 800433c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004340:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004348:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	330c      	adds	r3, #12
 8004352:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004356:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800435a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004362:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004366:	e841 2300 	strex	r3, r2, [r1]
 800436a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800436e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1d9      	bne.n	800432a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3314      	adds	r3, #20
 800437c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004380:	e853 3f00 	ldrex	r3, [r3]
 8004384:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004388:	f023 0301 	bic.w	r3, r3, #1
 800438c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3314      	adds	r3, #20
 8004396:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800439a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800439e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e1      	bne.n	8004376 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	3314      	adds	r3, #20
 80043b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043bc:	e853 3f00 	ldrex	r3, [r3]
 80043c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	3314      	adds	r3, #20
 80043d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043de:	e841 2300 	strex	r3, r2, [r1]
 80043e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1e3      	bne.n	80043b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	330c      	adds	r3, #12
 80043fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004402:	e853 3f00 	ldrex	r3, [r3]
 8004406:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800440a:	f023 0310 	bic.w	r3, r3, #16
 800440e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	330c      	adds	r3, #12
 8004418:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800441c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800441e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004420:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004422:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004424:	e841 2300 	strex	r3, r2, [r1]
 8004428:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800442a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1e3      	bne.n	80043f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004434:	4618      	mov	r0, r3
 8004436:	f7fd f9d5 	bl	80017e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2202      	movs	r2, #2
 800443e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004448:	b29b      	uxth	r3, r3
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	b29b      	uxth	r3, r3
 800444e:	4619      	mov	r1, r3
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7fc fc9b 	bl	8000d8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004456:	e09b      	b.n	8004590 <HAL_UART_IRQHandler+0x518>
 8004458:	08004a33 	.word	0x08004a33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004464:	b29b      	uxth	r3, r3
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	f000 808e 	beq.w	8004594 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004478:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 8089 	beq.w	8004594 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	330c      	adds	r3, #12
 8004488:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448c:	e853 3f00 	ldrex	r3, [r3]
 8004490:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004494:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004498:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	330c      	adds	r3, #12
 80044a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80044a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044ae:	e841 2300 	strex	r3, r2, [r1]
 80044b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1e3      	bne.n	8004482 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	3314      	adds	r3, #20
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	623b      	str	r3, [r7, #32]
   return(result);
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	f023 0301 	bic.w	r3, r3, #1
 80044d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	3314      	adds	r3, #20
 80044da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044de:	633a      	str	r2, [r7, #48]	@ 0x30
 80044e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044e6:	e841 2300 	strex	r3, r2, [r1]
 80044ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1e3      	bne.n	80044ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	330c      	adds	r3, #12
 8004506:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	e853 3f00 	ldrex	r3, [r3]
 800450e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f023 0310 	bic.w	r3, r3, #16
 8004516:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	330c      	adds	r3, #12
 8004520:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004524:	61fa      	str	r2, [r7, #28]
 8004526:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004528:	69b9      	ldr	r1, [r7, #24]
 800452a:	69fa      	ldr	r2, [r7, #28]
 800452c:	e841 2300 	strex	r3, r2, [r1]
 8004530:	617b      	str	r3, [r7, #20]
   return(result);
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1e3      	bne.n	8004500 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800453e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004542:	4619      	mov	r1, r3
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f7fc fc21 	bl	8000d8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800454a:	e023      	b.n	8004594 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800454c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004554:	2b00      	cmp	r3, #0
 8004556:	d009      	beq.n	800456c <HAL_UART_IRQHandler+0x4f4>
 8004558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800455c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 fa78 	bl	8004a5a <UART_Transmit_IT>
    return;
 800456a:	e014      	b.n	8004596 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800456c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00e      	beq.n	8004596 <HAL_UART_IRQHandler+0x51e>
 8004578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800457c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004580:	2b00      	cmp	r3, #0
 8004582:	d008      	beq.n	8004596 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 fab8 	bl	8004afa <UART_EndTransmit_IT>
    return;
 800458a:	e004      	b.n	8004596 <HAL_UART_IRQHandler+0x51e>
    return;
 800458c:	bf00      	nop
 800458e:	e002      	b.n	8004596 <HAL_UART_IRQHandler+0x51e>
      return;
 8004590:	bf00      	nop
 8004592:	e000      	b.n	8004596 <HAL_UART_IRQHandler+0x51e>
      return;
 8004594:	bf00      	nop
  }
}
 8004596:	37e8      	adds	r7, #232	@ 0xe8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b09c      	sub	sp, #112	@ 0x70
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004604:	2b00      	cmp	r3, #0
 8004606:	d172      	bne.n	80046ee <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800460a:	2200      	movs	r2, #0
 800460c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800460e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	330c      	adds	r3, #12
 8004614:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004618:	e853 3f00 	ldrex	r3, [r3]
 800461c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800461e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004624:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	330c      	adds	r3, #12
 800462c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800462e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004630:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004632:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004634:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004636:	e841 2300 	strex	r3, r2, [r1]
 800463a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800463c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1e5      	bne.n	800460e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004642:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	3314      	adds	r3, #20
 8004648:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464c:	e853 3f00 	ldrex	r3, [r3]
 8004650:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004654:	f023 0301 	bic.w	r3, r3, #1
 8004658:	667b      	str	r3, [r7, #100]	@ 0x64
 800465a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	3314      	adds	r3, #20
 8004660:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004662:	647a      	str	r2, [r7, #68]	@ 0x44
 8004664:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004666:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004668:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800466a:	e841 2300 	strex	r3, r2, [r1]
 800466e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1e5      	bne.n	8004642 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004676:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	3314      	adds	r3, #20
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	e853 3f00 	ldrex	r3, [r3]
 8004684:	623b      	str	r3, [r7, #32]
   return(result);
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800468c:	663b      	str	r3, [r7, #96]	@ 0x60
 800468e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3314      	adds	r3, #20
 8004694:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004696:	633a      	str	r2, [r7, #48]	@ 0x30
 8004698:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800469a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800469c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800469e:	e841 2300 	strex	r3, r2, [r1]
 80046a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1e5      	bne.n	8004676 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d119      	bne.n	80046ee <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	330c      	adds	r3, #12
 80046c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f023 0310 	bic.w	r3, r3, #16
 80046d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	330c      	adds	r3, #12
 80046d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046da:	61fa      	str	r2, [r7, #28]
 80046dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	69b9      	ldr	r1, [r7, #24]
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	617b      	str	r3, [r7, #20]
   return(result);
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e5      	bne.n	80046ba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046f0:	2200      	movs	r2, #0
 80046f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d106      	bne.n	800470a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004700:	4619      	mov	r1, r3
 8004702:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004704:	f7fc fb42 	bl	8000d8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004708:	e002      	b.n	8004710 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800470a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800470c:	f7ff ff50 	bl	80045b0 <HAL_UART_RxCpltCallback>
}
 8004710:	bf00      	nop
 8004712:	3770      	adds	r7, #112	@ 0x70
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004724:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2201      	movs	r2, #1
 800472a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004730:	2b01      	cmp	r3, #1
 8004732:	d108      	bne.n	8004746 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004738:	085b      	lsrs	r3, r3, #1
 800473a:	b29b      	uxth	r3, r3
 800473c:	4619      	mov	r1, r3
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f7fc fb24 	bl	8000d8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004744:	e002      	b.n	800474c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f7ff ff3c 	bl	80045c4 <HAL_UART_RxHalfCpltCallback>
}
 800474c:	bf00      	nop
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800475c:	2300      	movs	r3, #0
 800475e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004764:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004770:	2b80      	cmp	r3, #128	@ 0x80
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b21      	cmp	r3, #33	@ 0x21
 8004786:	d108      	bne.n	800479a <UART_DMAError+0x46>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d005      	beq.n	800479a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2200      	movs	r2, #0
 8004792:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004794:	68b8      	ldr	r0, [r7, #8]
 8004796:	f000 f8c1 	bl	800491c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a4:	2b40      	cmp	r3, #64	@ 0x40
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b22      	cmp	r3, #34	@ 0x22
 80047ba:	d108      	bne.n	80047ce <UART_DMAError+0x7a>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d005      	beq.n	80047ce <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2200      	movs	r2, #0
 80047c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80047c8:	68b8      	ldr	r0, [r7, #8]
 80047ca:	f000 f8cf 	bl	800496c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d2:	f043 0210 	orr.w	r2, r3, #16
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047da:	68b8      	ldr	r0, [r7, #8]
 80047dc:	f7ff fefc 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047e0:	bf00      	nop
 80047e2:	3710      	adds	r7, #16
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b098      	sub	sp, #96	@ 0x60
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	4613      	mov	r3, r2
 80047f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	88fa      	ldrh	r2, [r7, #6]
 8004800:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2222      	movs	r2, #34	@ 0x22
 800480c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004814:	4a3e      	ldr	r2, [pc, #248]	@ (8004910 <UART_Start_Receive_DMA+0x128>)
 8004816:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481c:	4a3d      	ldr	r2, [pc, #244]	@ (8004914 <UART_Start_Receive_DMA+0x12c>)
 800481e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004824:	4a3c      	ldr	r2, [pc, #240]	@ (8004918 <UART_Start_Receive_DMA+0x130>)
 8004826:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482c:	2200      	movs	r2, #0
 800482e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004830:	f107 0308 	add.w	r3, r7, #8
 8004834:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3304      	adds	r3, #4
 8004840:	4619      	mov	r1, r3
 8004842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	88fb      	ldrh	r3, [r7, #6]
 8004848:	f7fc ff74 	bl	8001734 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800484c:	2300      	movs	r3, #0
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	613b      	str	r3, [r7, #16]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	613b      	str	r3, [r7, #16]
 8004860:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d019      	beq.n	800489e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	330c      	adds	r3, #12
 8004870:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004874:	e853 3f00 	ldrex	r3, [r3]
 8004878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800487a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800487c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004880:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	330c      	adds	r3, #12
 8004888:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800488a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800488c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004890:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004892:	e841 2300 	strex	r3, r2, [r1]
 8004896:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004898:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1e5      	bne.n	800486a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3314      	adds	r3, #20
 80048a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048a8:	e853 3f00 	ldrex	r3, [r3]
 80048ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b0:	f043 0301 	orr.w	r3, r3, #1
 80048b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3314      	adds	r3, #20
 80048bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80048be:	63ba      	str	r2, [r7, #56]	@ 0x38
 80048c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80048c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80048c6:	e841 2300 	strex	r3, r2, [r1]
 80048ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1e5      	bne.n	800489e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3314      	adds	r3, #20
 80048d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	617b      	str	r3, [r7, #20]
   return(result);
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	3314      	adds	r3, #20
 80048f0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80048f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80048f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f6:	6a39      	ldr	r1, [r7, #32]
 80048f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e5      	bne.n	80048d2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3760      	adds	r7, #96	@ 0x60
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	080045ed 	.word	0x080045ed
 8004914:	08004719 	.word	0x08004719
 8004918:	08004755 	.word	0x08004755

0800491c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800491c:	b480      	push	{r7}
 800491e:	b089      	sub	sp, #36	@ 0x24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	330c      	adds	r3, #12
 800492a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	e853 3f00 	ldrex	r3, [r3]
 8004932:	60bb      	str	r3, [r7, #8]
   return(result);
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800493a:	61fb      	str	r3, [r7, #28]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	330c      	adds	r3, #12
 8004942:	69fa      	ldr	r2, [r7, #28]
 8004944:	61ba      	str	r2, [r7, #24]
 8004946:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004948:	6979      	ldr	r1, [r7, #20]
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	e841 2300 	strex	r3, r2, [r1]
 8004950:	613b      	str	r3, [r7, #16]
   return(result);
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1e5      	bne.n	8004924 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2220      	movs	r2, #32
 800495c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004960:	bf00      	nop
 8004962:	3724      	adds	r7, #36	@ 0x24
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800496c:	b480      	push	{r7}
 800496e:	b095      	sub	sp, #84	@ 0x54
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	330c      	adds	r3, #12
 800497a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800497e:	e853 3f00 	ldrex	r3, [r3]
 8004982:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004986:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800498a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	330c      	adds	r3, #12
 8004992:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004994:	643a      	str	r2, [r7, #64]	@ 0x40
 8004996:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004998:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800499a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800499c:	e841 2300 	strex	r3, r2, [r1]
 80049a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1e5      	bne.n	8004974 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3314      	adds	r3, #20
 80049ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b0:	6a3b      	ldr	r3, [r7, #32]
 80049b2:	e853 3f00 	ldrex	r3, [r3]
 80049b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f023 0301 	bic.w	r3, r3, #1
 80049be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	3314      	adds	r3, #20
 80049c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049d0:	e841 2300 	strex	r3, r2, [r1]
 80049d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1e5      	bne.n	80049a8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d119      	bne.n	8004a18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	330c      	adds	r3, #12
 80049ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	e853 3f00 	ldrex	r3, [r3]
 80049f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f023 0310 	bic.w	r3, r3, #16
 80049fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	330c      	adds	r3, #12
 8004a02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a04:	61ba      	str	r2, [r7, #24]
 8004a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a08:	6979      	ldr	r1, [r7, #20]
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	e841 2300 	strex	r3, r2, [r1]
 8004a10:	613b      	str	r3, [r7, #16]
   return(result);
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1e5      	bne.n	80049e4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004a26:	bf00      	nop
 8004a28:	3754      	adds	r7, #84	@ 0x54
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b084      	sub	sp, #16
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a4c:	68f8      	ldr	r0, [r7, #12]
 8004a4e:	f7ff fdc3 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a52:	bf00      	nop
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b085      	sub	sp, #20
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b21      	cmp	r3, #33	@ 0x21
 8004a6c:	d13e      	bne.n	8004aec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a76:	d114      	bne.n	8004aa2 <UART_Transmit_IT+0x48>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d110      	bne.n	8004aa2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	881b      	ldrh	r3, [r3, #0]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	1c9a      	adds	r2, r3, #2
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	621a      	str	r2, [r3, #32]
 8004aa0:	e008      	b.n	8004ab4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	1c59      	adds	r1, r3, #1
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	6211      	str	r1, [r2, #32]
 8004aac:	781a      	ldrb	r2, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10f      	bne.n	8004ae8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ad6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68da      	ldr	r2, [r3, #12]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ae6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	e000      	b.n	8004aee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004aec:	2302      	movs	r3, #2
  }
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b082      	sub	sp, #8
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68da      	ldr	r2, [r3, #12]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7ff fd3e 	bl	800459c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b08c      	sub	sp, #48	@ 0x30
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b22      	cmp	r3, #34	@ 0x22
 8004b3c:	f040 80ae 	bne.w	8004c9c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b48:	d117      	bne.n	8004b7a <UART_Receive_IT+0x50>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d113      	bne.n	8004b7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b52:	2300      	movs	r3, #0
 8004b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	1c9a      	adds	r2, r3, #2
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b78:	e026      	b.n	8004bc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004b80:	2300      	movs	r3, #0
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8c:	d007      	beq.n	8004b9e <UART_Receive_IT+0x74>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d10a      	bne.n	8004bac <UART_Receive_IT+0x82>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba8:	701a      	strb	r2, [r3, #0]
 8004baa:	e008      	b.n	8004bbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d15d      	bne.n	8004c98 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 0220 	bic.w	r2, r2, #32
 8004bea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68da      	ldr	r2, [r3, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004bfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	695a      	ldr	r2, [r3, #20]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0201 	bic.w	r2, r2, #1
 8004c0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d135      	bne.n	8004c8e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	330c      	adds	r3, #12
 8004c2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	e853 3f00 	ldrex	r3, [r3]
 8004c36:	613b      	str	r3, [r7, #16]
   return(result);
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f023 0310 	bic.w	r3, r3, #16
 8004c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	330c      	adds	r3, #12
 8004c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c48:	623a      	str	r2, [r7, #32]
 8004c4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4c:	69f9      	ldr	r1, [r7, #28]
 8004c4e:	6a3a      	ldr	r2, [r7, #32]
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1e5      	bne.n	8004c28 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0310 	and.w	r3, r3, #16
 8004c66:	2b10      	cmp	r3, #16
 8004c68:	d10a      	bne.n	8004c80 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	60fb      	str	r3, [r7, #12]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c84:	4619      	mov	r1, r3
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fc f880 	bl	8000d8c <HAL_UARTEx_RxEventCallback>
 8004c8c:	e002      	b.n	8004c94 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff fc8e 	bl	80045b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c94:	2300      	movs	r3, #0
 8004c96:	e002      	b.n	8004c9e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	e000      	b.n	8004c9e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c9c:	2302      	movs	r3, #2
  }
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3730      	adds	r7, #48	@ 0x30
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cac:	b0c0      	sub	sp, #256	@ 0x100
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc4:	68d9      	ldr	r1, [r3, #12]
 8004cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	ea40 0301 	orr.w	r3, r0, r1
 8004cd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	431a      	orrs	r2, r3
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004d00:	f021 010c 	bic.w	r1, r1, #12
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004d0e:	430b      	orrs	r3, r1
 8004d10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d22:	6999      	ldr	r1, [r3, #24]
 8004d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	ea40 0301 	orr.w	r3, r0, r1
 8004d2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	4b8f      	ldr	r3, [pc, #572]	@ (8004f74 <UART_SetConfig+0x2cc>)
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d005      	beq.n	8004d48 <UART_SetConfig+0xa0>
 8004d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	4b8d      	ldr	r3, [pc, #564]	@ (8004f78 <UART_SetConfig+0x2d0>)
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d104      	bne.n	8004d52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d48:	f7ff f8d4 	bl	8003ef4 <HAL_RCC_GetPCLK2Freq>
 8004d4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004d50:	e003      	b.n	8004d5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d52:	f7ff f8bb 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 8004d56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d64:	f040 810c 	bne.w	8004f80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004d76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004d7a:	4622      	mov	r2, r4
 8004d7c:	462b      	mov	r3, r5
 8004d7e:	1891      	adds	r1, r2, r2
 8004d80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004d82:	415b      	adcs	r3, r3
 8004d84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d8a:	4621      	mov	r1, r4
 8004d8c:	eb12 0801 	adds.w	r8, r2, r1
 8004d90:	4629      	mov	r1, r5
 8004d92:	eb43 0901 	adc.w	r9, r3, r1
 8004d96:	f04f 0200 	mov.w	r2, #0
 8004d9a:	f04f 0300 	mov.w	r3, #0
 8004d9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004da2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004da6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004daa:	4690      	mov	r8, r2
 8004dac:	4699      	mov	r9, r3
 8004dae:	4623      	mov	r3, r4
 8004db0:	eb18 0303 	adds.w	r3, r8, r3
 8004db4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004db8:	462b      	mov	r3, r5
 8004dba:	eb49 0303 	adc.w	r3, r9, r3
 8004dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004dce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004dd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	18db      	adds	r3, r3, r3
 8004dda:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ddc:	4613      	mov	r3, r2
 8004dde:	eb42 0303 	adc.w	r3, r2, r3
 8004de2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004de4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004de8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004dec:	f7fb f9ec 	bl	80001c8 <__aeabi_uldivmod>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4b61      	ldr	r3, [pc, #388]	@ (8004f7c <UART_SetConfig+0x2d4>)
 8004df6:	fba3 2302 	umull	r2, r3, r3, r2
 8004dfa:	095b      	lsrs	r3, r3, #5
 8004dfc:	011c      	lsls	r4, r3, #4
 8004dfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e02:	2200      	movs	r2, #0
 8004e04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004e0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004e10:	4642      	mov	r2, r8
 8004e12:	464b      	mov	r3, r9
 8004e14:	1891      	adds	r1, r2, r2
 8004e16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004e18:	415b      	adcs	r3, r3
 8004e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004e20:	4641      	mov	r1, r8
 8004e22:	eb12 0a01 	adds.w	sl, r2, r1
 8004e26:	4649      	mov	r1, r9
 8004e28:	eb43 0b01 	adc.w	fp, r3, r1
 8004e2c:	f04f 0200 	mov.w	r2, #0
 8004e30:	f04f 0300 	mov.w	r3, #0
 8004e34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e40:	4692      	mov	sl, r2
 8004e42:	469b      	mov	fp, r3
 8004e44:	4643      	mov	r3, r8
 8004e46:	eb1a 0303 	adds.w	r3, sl, r3
 8004e4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e4e:	464b      	mov	r3, r9
 8004e50:	eb4b 0303 	adc.w	r3, fp, r3
 8004e54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004e68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	18db      	adds	r3, r3, r3
 8004e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e72:	4613      	mov	r3, r2
 8004e74:	eb42 0303 	adc.w	r3, r2, r3
 8004e78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004e7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004e82:	f7fb f9a1 	bl	80001c8 <__aeabi_uldivmod>
 8004e86:	4602      	mov	r2, r0
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4611      	mov	r1, r2
 8004e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f7c <UART_SetConfig+0x2d4>)
 8004e8e:	fba3 2301 	umull	r2, r3, r3, r1
 8004e92:	095b      	lsrs	r3, r3, #5
 8004e94:	2264      	movs	r2, #100	@ 0x64
 8004e96:	fb02 f303 	mul.w	r3, r2, r3
 8004e9a:	1acb      	subs	r3, r1, r3
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ea2:	4b36      	ldr	r3, [pc, #216]	@ (8004f7c <UART_SetConfig+0x2d4>)
 8004ea4:	fba3 2302 	umull	r2, r3, r3, r2
 8004ea8:	095b      	lsrs	r3, r3, #5
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004eb0:	441c      	add	r4, r3
 8004eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ebc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ec0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ec4:	4642      	mov	r2, r8
 8004ec6:	464b      	mov	r3, r9
 8004ec8:	1891      	adds	r1, r2, r2
 8004eca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ecc:	415b      	adcs	r3, r3
 8004ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ed0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004ed4:	4641      	mov	r1, r8
 8004ed6:	1851      	adds	r1, r2, r1
 8004ed8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004eda:	4649      	mov	r1, r9
 8004edc:	414b      	adcs	r3, r1
 8004ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ee0:	f04f 0200 	mov.w	r2, #0
 8004ee4:	f04f 0300 	mov.w	r3, #0
 8004ee8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004eec:	4659      	mov	r1, fp
 8004eee:	00cb      	lsls	r3, r1, #3
 8004ef0:	4651      	mov	r1, sl
 8004ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ef6:	4651      	mov	r1, sl
 8004ef8:	00ca      	lsls	r2, r1, #3
 8004efa:	4610      	mov	r0, r2
 8004efc:	4619      	mov	r1, r3
 8004efe:	4603      	mov	r3, r0
 8004f00:	4642      	mov	r2, r8
 8004f02:	189b      	adds	r3, r3, r2
 8004f04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f08:	464b      	mov	r3, r9
 8004f0a:	460a      	mov	r2, r1
 8004f0c:	eb42 0303 	adc.w	r3, r2, r3
 8004f10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004f24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f28:	460b      	mov	r3, r1
 8004f2a:	18db      	adds	r3, r3, r3
 8004f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f2e:	4613      	mov	r3, r2
 8004f30:	eb42 0303 	adc.w	r3, r2, r3
 8004f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004f3e:	f7fb f943 	bl	80001c8 <__aeabi_uldivmod>
 8004f42:	4602      	mov	r2, r0
 8004f44:	460b      	mov	r3, r1
 8004f46:	4b0d      	ldr	r3, [pc, #52]	@ (8004f7c <UART_SetConfig+0x2d4>)
 8004f48:	fba3 1302 	umull	r1, r3, r3, r2
 8004f4c:	095b      	lsrs	r3, r3, #5
 8004f4e:	2164      	movs	r1, #100	@ 0x64
 8004f50:	fb01 f303 	mul.w	r3, r1, r3
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	00db      	lsls	r3, r3, #3
 8004f58:	3332      	adds	r3, #50	@ 0x32
 8004f5a:	4a08      	ldr	r2, [pc, #32]	@ (8004f7c <UART_SetConfig+0x2d4>)
 8004f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f60:	095b      	lsrs	r3, r3, #5
 8004f62:	f003 0207 	and.w	r2, r3, #7
 8004f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4422      	add	r2, r4
 8004f6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f70:	e106      	b.n	8005180 <UART_SetConfig+0x4d8>
 8004f72:	bf00      	nop
 8004f74:	40011000 	.word	0x40011000
 8004f78:	40011400 	.word	0x40011400
 8004f7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f84:	2200      	movs	r2, #0
 8004f86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f92:	4642      	mov	r2, r8
 8004f94:	464b      	mov	r3, r9
 8004f96:	1891      	adds	r1, r2, r2
 8004f98:	6239      	str	r1, [r7, #32]
 8004f9a:	415b      	adcs	r3, r3
 8004f9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fa2:	4641      	mov	r1, r8
 8004fa4:	1854      	adds	r4, r2, r1
 8004fa6:	4649      	mov	r1, r9
 8004fa8:	eb43 0501 	adc.w	r5, r3, r1
 8004fac:	f04f 0200 	mov.w	r2, #0
 8004fb0:	f04f 0300 	mov.w	r3, #0
 8004fb4:	00eb      	lsls	r3, r5, #3
 8004fb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fba:	00e2      	lsls	r2, r4, #3
 8004fbc:	4614      	mov	r4, r2
 8004fbe:	461d      	mov	r5, r3
 8004fc0:	4643      	mov	r3, r8
 8004fc2:	18e3      	adds	r3, r4, r3
 8004fc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fc8:	464b      	mov	r3, r9
 8004fca:	eb45 0303 	adc.w	r3, r5, r3
 8004fce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004fe2:	f04f 0200 	mov.w	r2, #0
 8004fe6:	f04f 0300 	mov.w	r3, #0
 8004fea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004fee:	4629      	mov	r1, r5
 8004ff0:	008b      	lsls	r3, r1, #2
 8004ff2:	4621      	mov	r1, r4
 8004ff4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	008a      	lsls	r2, r1, #2
 8004ffc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005000:	f7fb f8e2 	bl	80001c8 <__aeabi_uldivmod>
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	4b60      	ldr	r3, [pc, #384]	@ (800518c <UART_SetConfig+0x4e4>)
 800500a:	fba3 2302 	umull	r2, r3, r3, r2
 800500e:	095b      	lsrs	r3, r3, #5
 8005010:	011c      	lsls	r4, r3, #4
 8005012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005016:	2200      	movs	r2, #0
 8005018:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800501c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005020:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005024:	4642      	mov	r2, r8
 8005026:	464b      	mov	r3, r9
 8005028:	1891      	adds	r1, r2, r2
 800502a:	61b9      	str	r1, [r7, #24]
 800502c:	415b      	adcs	r3, r3
 800502e:	61fb      	str	r3, [r7, #28]
 8005030:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005034:	4641      	mov	r1, r8
 8005036:	1851      	adds	r1, r2, r1
 8005038:	6139      	str	r1, [r7, #16]
 800503a:	4649      	mov	r1, r9
 800503c:	414b      	adcs	r3, r1
 800503e:	617b      	str	r3, [r7, #20]
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800504c:	4659      	mov	r1, fp
 800504e:	00cb      	lsls	r3, r1, #3
 8005050:	4651      	mov	r1, sl
 8005052:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005056:	4651      	mov	r1, sl
 8005058:	00ca      	lsls	r2, r1, #3
 800505a:	4610      	mov	r0, r2
 800505c:	4619      	mov	r1, r3
 800505e:	4603      	mov	r3, r0
 8005060:	4642      	mov	r2, r8
 8005062:	189b      	adds	r3, r3, r2
 8005064:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005068:	464b      	mov	r3, r9
 800506a:	460a      	mov	r2, r1
 800506c:	eb42 0303 	adc.w	r3, r2, r3
 8005070:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800507e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005080:	f04f 0200 	mov.w	r2, #0
 8005084:	f04f 0300 	mov.w	r3, #0
 8005088:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800508c:	4649      	mov	r1, r9
 800508e:	008b      	lsls	r3, r1, #2
 8005090:	4641      	mov	r1, r8
 8005092:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005096:	4641      	mov	r1, r8
 8005098:	008a      	lsls	r2, r1, #2
 800509a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800509e:	f7fb f893 	bl	80001c8 <__aeabi_uldivmod>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4611      	mov	r1, r2
 80050a8:	4b38      	ldr	r3, [pc, #224]	@ (800518c <UART_SetConfig+0x4e4>)
 80050aa:	fba3 2301 	umull	r2, r3, r3, r1
 80050ae:	095b      	lsrs	r3, r3, #5
 80050b0:	2264      	movs	r2, #100	@ 0x64
 80050b2:	fb02 f303 	mul.w	r3, r2, r3
 80050b6:	1acb      	subs	r3, r1, r3
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	3332      	adds	r3, #50	@ 0x32
 80050bc:	4a33      	ldr	r2, [pc, #204]	@ (800518c <UART_SetConfig+0x4e4>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050c8:	441c      	add	r4, r3
 80050ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ce:	2200      	movs	r2, #0
 80050d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80050d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80050d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80050d8:	4642      	mov	r2, r8
 80050da:	464b      	mov	r3, r9
 80050dc:	1891      	adds	r1, r2, r2
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	415b      	adcs	r3, r3
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050e8:	4641      	mov	r1, r8
 80050ea:	1851      	adds	r1, r2, r1
 80050ec:	6039      	str	r1, [r7, #0]
 80050ee:	4649      	mov	r1, r9
 80050f0:	414b      	adcs	r3, r1
 80050f2:	607b      	str	r3, [r7, #4]
 80050f4:	f04f 0200 	mov.w	r2, #0
 80050f8:	f04f 0300 	mov.w	r3, #0
 80050fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005100:	4659      	mov	r1, fp
 8005102:	00cb      	lsls	r3, r1, #3
 8005104:	4651      	mov	r1, sl
 8005106:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800510a:	4651      	mov	r1, sl
 800510c:	00ca      	lsls	r2, r1, #3
 800510e:	4610      	mov	r0, r2
 8005110:	4619      	mov	r1, r3
 8005112:	4603      	mov	r3, r0
 8005114:	4642      	mov	r2, r8
 8005116:	189b      	adds	r3, r3, r2
 8005118:	66bb      	str	r3, [r7, #104]	@ 0x68
 800511a:	464b      	mov	r3, r9
 800511c:	460a      	mov	r2, r1
 800511e:	eb42 0303 	adc.w	r3, r2, r3
 8005122:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	663b      	str	r3, [r7, #96]	@ 0x60
 800512e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005130:	f04f 0200 	mov.w	r2, #0
 8005134:	f04f 0300 	mov.w	r3, #0
 8005138:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800513c:	4649      	mov	r1, r9
 800513e:	008b      	lsls	r3, r1, #2
 8005140:	4641      	mov	r1, r8
 8005142:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005146:	4641      	mov	r1, r8
 8005148:	008a      	lsls	r2, r1, #2
 800514a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800514e:	f7fb f83b 	bl	80001c8 <__aeabi_uldivmod>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4b0d      	ldr	r3, [pc, #52]	@ (800518c <UART_SetConfig+0x4e4>)
 8005158:	fba3 1302 	umull	r1, r3, r3, r2
 800515c:	095b      	lsrs	r3, r3, #5
 800515e:	2164      	movs	r1, #100	@ 0x64
 8005160:	fb01 f303 	mul.w	r3, r1, r3
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	3332      	adds	r3, #50	@ 0x32
 800516a:	4a08      	ldr	r2, [pc, #32]	@ (800518c <UART_SetConfig+0x4e4>)
 800516c:	fba2 2303 	umull	r2, r3, r2, r3
 8005170:	095b      	lsrs	r3, r3, #5
 8005172:	f003 020f 	and.w	r2, r3, #15
 8005176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4422      	add	r2, r4
 800517e:	609a      	str	r2, [r3, #8]
}
 8005180:	bf00      	nop
 8005182:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005186:	46bd      	mov	sp, r7
 8005188:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800518c:	51eb851f 	.word	0x51eb851f

08005190 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005190:	b084      	sub	sp, #16
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	f107 001c 	add.w	r0, r7, #28
 800519e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d123      	bne.n	80051f2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80051be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d105      	bne.n	80051e6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f001 fae8 	bl	80067bc <USB_CoreReset>
 80051ec:	4603      	mov	r3, r0
 80051ee:	73fb      	strb	r3, [r7, #15]
 80051f0:	e01b      	b.n	800522a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f001 fadc 	bl	80067bc <USB_CoreReset>
 8005204:	4603      	mov	r3, r0
 8005206:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005208:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800520c:	2b00      	cmp	r3, #0
 800520e:	d106      	bne.n	800521e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005214:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	639a      	str	r2, [r3, #56]	@ 0x38
 800521c:	e005      	b.n	800522a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005222:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800522a:	7fbb      	ldrb	r3, [r7, #30]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d10b      	bne.n	8005248 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f043 0206 	orr.w	r2, r3, #6
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f043 0220 	orr.w	r2, r3, #32
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005248:	7bfb      	ldrb	r3, [r7, #15]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005254:	b004      	add	sp, #16
 8005256:	4770      	bx	lr

08005258 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005258:	b480      	push	{r7}
 800525a:	b087      	sub	sp, #28
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	4613      	mov	r3, r2
 8005264:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005266:	79fb      	ldrb	r3, [r7, #7]
 8005268:	2b02      	cmp	r3, #2
 800526a:	d165      	bne.n	8005338 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4a41      	ldr	r2, [pc, #260]	@ (8005374 <USB_SetTurnaroundTime+0x11c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d906      	bls.n	8005282 <USB_SetTurnaroundTime+0x2a>
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	4a40      	ldr	r2, [pc, #256]	@ (8005378 <USB_SetTurnaroundTime+0x120>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d202      	bcs.n	8005282 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800527c:	230f      	movs	r3, #15
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	e062      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	4a3c      	ldr	r2, [pc, #240]	@ (8005378 <USB_SetTurnaroundTime+0x120>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d306      	bcc.n	8005298 <USB_SetTurnaroundTime+0x40>
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	4a3b      	ldr	r2, [pc, #236]	@ (800537c <USB_SetTurnaroundTime+0x124>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d202      	bcs.n	8005298 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005292:	230e      	movs	r3, #14
 8005294:	617b      	str	r3, [r7, #20]
 8005296:	e057      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	4a38      	ldr	r2, [pc, #224]	@ (800537c <USB_SetTurnaroundTime+0x124>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d306      	bcc.n	80052ae <USB_SetTurnaroundTime+0x56>
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4a37      	ldr	r2, [pc, #220]	@ (8005380 <USB_SetTurnaroundTime+0x128>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d202      	bcs.n	80052ae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80052a8:	230d      	movs	r3, #13
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	e04c      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	4a33      	ldr	r2, [pc, #204]	@ (8005380 <USB_SetTurnaroundTime+0x128>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d306      	bcc.n	80052c4 <USB_SetTurnaroundTime+0x6c>
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	4a32      	ldr	r2, [pc, #200]	@ (8005384 <USB_SetTurnaroundTime+0x12c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d802      	bhi.n	80052c4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80052be:	230c      	movs	r3, #12
 80052c0:	617b      	str	r3, [r7, #20]
 80052c2:	e041      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	4a2f      	ldr	r2, [pc, #188]	@ (8005384 <USB_SetTurnaroundTime+0x12c>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d906      	bls.n	80052da <USB_SetTurnaroundTime+0x82>
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	4a2e      	ldr	r2, [pc, #184]	@ (8005388 <USB_SetTurnaroundTime+0x130>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d802      	bhi.n	80052da <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80052d4:	230b      	movs	r3, #11
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e036      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	4a2a      	ldr	r2, [pc, #168]	@ (8005388 <USB_SetTurnaroundTime+0x130>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d906      	bls.n	80052f0 <USB_SetTurnaroundTime+0x98>
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	4a29      	ldr	r2, [pc, #164]	@ (800538c <USB_SetTurnaroundTime+0x134>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d802      	bhi.n	80052f0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80052ea:	230a      	movs	r3, #10
 80052ec:	617b      	str	r3, [r7, #20]
 80052ee:	e02b      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	4a26      	ldr	r2, [pc, #152]	@ (800538c <USB_SetTurnaroundTime+0x134>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d906      	bls.n	8005306 <USB_SetTurnaroundTime+0xae>
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	4a25      	ldr	r2, [pc, #148]	@ (8005390 <USB_SetTurnaroundTime+0x138>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d202      	bcs.n	8005306 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005300:	2309      	movs	r3, #9
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	e020      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	4a21      	ldr	r2, [pc, #132]	@ (8005390 <USB_SetTurnaroundTime+0x138>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d306      	bcc.n	800531c <USB_SetTurnaroundTime+0xc4>
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	4a20      	ldr	r2, [pc, #128]	@ (8005394 <USB_SetTurnaroundTime+0x13c>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d802      	bhi.n	800531c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005316:	2308      	movs	r3, #8
 8005318:	617b      	str	r3, [r7, #20]
 800531a:	e015      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4a1d      	ldr	r2, [pc, #116]	@ (8005394 <USB_SetTurnaroundTime+0x13c>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d906      	bls.n	8005332 <USB_SetTurnaroundTime+0xda>
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	4a1c      	ldr	r2, [pc, #112]	@ (8005398 <USB_SetTurnaroundTime+0x140>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d202      	bcs.n	8005332 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800532c:	2307      	movs	r3, #7
 800532e:	617b      	str	r3, [r7, #20]
 8005330:	e00a      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005332:	2306      	movs	r3, #6
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	e007      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005338:	79fb      	ldrb	r3, [r7, #7]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d102      	bne.n	8005344 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800533e:	2309      	movs	r3, #9
 8005340:	617b      	str	r3, [r7, #20]
 8005342:	e001      	b.n	8005348 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005344:	2309      	movs	r3, #9
 8005346:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	68da      	ldr	r2, [r3, #12]
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	029b      	lsls	r3, r3, #10
 800535c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005360:	431a      	orrs	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	371c      	adds	r7, #28
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr
 8005374:	00d8acbf 	.word	0x00d8acbf
 8005378:	00e4e1c0 	.word	0x00e4e1c0
 800537c:	00f42400 	.word	0x00f42400
 8005380:	01067380 	.word	0x01067380
 8005384:	011a499f 	.word	0x011a499f
 8005388:	01312cff 	.word	0x01312cff
 800538c:	014ca43f 	.word	0x014ca43f
 8005390:	016e3600 	.word	0x016e3600
 8005394:	01a6ab1f 	.word	0x01a6ab1f
 8005398:	01e84800 	.word	0x01e84800

0800539c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f043 0201 	orr.w	r2, r3, #1
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f023 0201 	bic.w	r2, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	460b      	mov	r3, r1
 80053ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80053fc:	78fb      	ldrb	r3, [r7, #3]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d115      	bne.n	800542e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800540e:	200a      	movs	r0, #10
 8005410:	f7fb ffac 	bl	800136c <HAL_Delay>
      ms += 10U;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	330a      	adds	r3, #10
 8005418:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f001 f93f 	bl	800669e <USB_GetMode>
 8005420:	4603      	mov	r3, r0
 8005422:	2b01      	cmp	r3, #1
 8005424:	d01e      	beq.n	8005464 <USB_SetCurrentMode+0x84>
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2bc7      	cmp	r3, #199	@ 0xc7
 800542a:	d9f0      	bls.n	800540e <USB_SetCurrentMode+0x2e>
 800542c:	e01a      	b.n	8005464 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d115      	bne.n	8005460 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005440:	200a      	movs	r0, #10
 8005442:	f7fb ff93 	bl	800136c <HAL_Delay>
      ms += 10U;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	330a      	adds	r3, #10
 800544a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f001 f926 	bl	800669e <USB_GetMode>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d005      	beq.n	8005464 <USB_SetCurrentMode+0x84>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2bc7      	cmp	r3, #199	@ 0xc7
 800545c:	d9f0      	bls.n	8005440 <USB_SetCurrentMode+0x60>
 800545e:	e001      	b.n	8005464 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e005      	b.n	8005470 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2bc8      	cmp	r3, #200	@ 0xc8
 8005468:	d101      	bne.n	800546e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005478:	b084      	sub	sp, #16
 800547a:	b580      	push	{r7, lr}
 800547c:	b086      	sub	sp, #24
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
 8005482:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005486:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005492:	2300      	movs	r3, #0
 8005494:	613b      	str	r3, [r7, #16]
 8005496:	e009      	b.n	80054ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	3340      	adds	r3, #64	@ 0x40
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	2200      	movs	r2, #0
 80054a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	3301      	adds	r3, #1
 80054aa:	613b      	str	r3, [r7, #16]
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	2b0e      	cmp	r3, #14
 80054b0:	d9f2      	bls.n	8005498 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80054b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d11c      	bne.n	80054f4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054c8:	f043 0302 	orr.w	r3, r3, #2
 80054cc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054de:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ea:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80054f2:	e00b      	b.n	800550c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005504:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005512:	461a      	mov	r2, r3
 8005514:	2300      	movs	r3, #0
 8005516:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005518:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800551c:	2b01      	cmp	r3, #1
 800551e:	d10d      	bne.n	800553c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005524:	2b00      	cmp	r3, #0
 8005526:	d104      	bne.n	8005532 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005528:	2100      	movs	r1, #0
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f968 	bl	8005800 <USB_SetDevSpeed>
 8005530:	e008      	b.n	8005544 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005532:	2101      	movs	r1, #1
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 f963 	bl	8005800 <USB_SetDevSpeed>
 800553a:	e003      	b.n	8005544 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800553c:	2103      	movs	r1, #3
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f95e 	bl	8005800 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005544:	2110      	movs	r1, #16
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f8fa 	bl	8005740 <USB_FlushTxFifo>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f924 	bl	80057a4 <USB_FlushRxFifo>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800556c:	461a      	mov	r2, r3
 800556e:	2300      	movs	r3, #0
 8005570:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005578:	461a      	mov	r2, r3
 800557a:	2300      	movs	r3, #0
 800557c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005584:	461a      	mov	r2, r3
 8005586:	2300      	movs	r3, #0
 8005588:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800558a:	2300      	movs	r3, #0
 800558c:	613b      	str	r3, [r7, #16]
 800558e:	e043      	b.n	8005618 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	015a      	lsls	r2, r3, #5
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	4413      	add	r3, r2
 8005598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055a6:	d118      	bne.n	80055da <USB_DevInit+0x162>
    {
      if (i == 0U)
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10a      	bne.n	80055c4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	015a      	lsls	r2, r3, #5
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	4413      	add	r3, r2
 80055b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ba:	461a      	mov	r2, r3
 80055bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055c0:	6013      	str	r3, [r2, #0]
 80055c2:	e013      	b.n	80055ec <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055d0:	461a      	mov	r2, r3
 80055d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	e008      	b.n	80055ec <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	015a      	lsls	r2, r3, #5
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055e6:	461a      	mov	r2, r3
 80055e8:	2300      	movs	r3, #0
 80055ea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	015a      	lsls	r2, r3, #5
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f8:	461a      	mov	r2, r3
 80055fa:	2300      	movs	r3, #0
 80055fc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800560a:	461a      	mov	r2, r3
 800560c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005610:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	3301      	adds	r3, #1
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800561c:	461a      	mov	r2, r3
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	4293      	cmp	r3, r2
 8005622:	d3b5      	bcc.n	8005590 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005624:	2300      	movs	r3, #0
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	e043      	b.n	80056b2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	015a      	lsls	r2, r3, #5
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	4413      	add	r3, r2
 8005632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800563c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005640:	d118      	bne.n	8005674 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10a      	bne.n	800565e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	015a      	lsls	r2, r3, #5
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	4413      	add	r3, r2
 8005650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005654:	461a      	mov	r2, r3
 8005656:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800565a:	6013      	str	r3, [r2, #0]
 800565c:	e013      	b.n	8005686 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	015a      	lsls	r2, r3, #5
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4413      	add	r3, r2
 8005666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800566a:	461a      	mov	r2, r3
 800566c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005670:	6013      	str	r3, [r2, #0]
 8005672:	e008      	b.n	8005686 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	015a      	lsls	r2, r3, #5
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4413      	add	r3, r2
 800567c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005680:	461a      	mov	r2, r3
 8005682:	2300      	movs	r3, #0
 8005684:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	015a      	lsls	r2, r3, #5
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	4413      	add	r3, r2
 800568e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005692:	461a      	mov	r2, r3
 8005694:	2300      	movs	r3, #0
 8005696:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056a4:	461a      	mov	r2, r3
 80056a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80056aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	3301      	adds	r3, #1
 80056b0:	613b      	str	r3, [r7, #16]
 80056b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056b6:	461a      	mov	r2, r3
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d3b5      	bcc.n	800562a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056d0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80056de:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80056e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d105      	bne.n	80056f4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	f043 0210 	orr.w	r2, r3, #16
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699a      	ldr	r2, [r3, #24]
 80056f8:	4b10      	ldr	r3, [pc, #64]	@ (800573c <USB_DevInit+0x2c4>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005700:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005704:	2b00      	cmp	r3, #0
 8005706:	d005      	beq.n	8005714 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	f043 0208 	orr.w	r2, r3, #8
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005714:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005718:	2b01      	cmp	r3, #1
 800571a:	d107      	bne.n	800572c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005724:	f043 0304 	orr.w	r3, r3, #4
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800572c:	7dfb      	ldrb	r3, [r7, #23]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005738:	b004      	add	sp, #16
 800573a:	4770      	bx	lr
 800573c:	803c3800 	.word	0x803c3800

08005740 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800574a:	2300      	movs	r3, #0
 800574c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	3301      	adds	r3, #1
 8005752:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800575a:	d901      	bls.n	8005760 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e01b      	b.n	8005798 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	2b00      	cmp	r3, #0
 8005766:	daf2      	bge.n	800574e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	019b      	lsls	r3, r3, #6
 8005770:	f043 0220 	orr.w	r2, r3, #32
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	3301      	adds	r3, #1
 800577c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005784:	d901      	bls.n	800578a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e006      	b.n	8005798 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	f003 0320 	and.w	r3, r3, #32
 8005792:	2b20      	cmp	r3, #32
 8005794:	d0f0      	beq.n	8005778 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3714      	adds	r7, #20
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3301      	adds	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057bc:	d901      	bls.n	80057c2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e018      	b.n	80057f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	daf2      	bge.n	80057b0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80057ca:	2300      	movs	r3, #0
 80057cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2210      	movs	r2, #16
 80057d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	3301      	adds	r3, #1
 80057d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057e0:	d901      	bls.n	80057e6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e006      	b.n	80057f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	f003 0310 	and.w	r3, r3, #16
 80057ee:	2b10      	cmp	r3, #16
 80057f0:	d0f0      	beq.n	80057d4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005800:	b480      	push	{r7}
 8005802:	b085      	sub	sp, #20
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	460b      	mov	r3, r1
 800580a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	68f9      	ldr	r1, [r7, #12]
 800581c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005820:	4313      	orrs	r3, r2
 8005822:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005832:	b480      	push	{r7}
 8005834:	b087      	sub	sp, #28
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f003 0306 	and.w	r3, r3, #6
 800584a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d102      	bne.n	8005858 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005852:	2300      	movs	r3, #0
 8005854:	75fb      	strb	r3, [r7, #23]
 8005856:	e00a      	b.n	800586e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2b02      	cmp	r3, #2
 800585c:	d002      	beq.n	8005864 <USB_GetDevSpeed+0x32>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b06      	cmp	r3, #6
 8005862:	d102      	bne.n	800586a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005864:	2302      	movs	r3, #2
 8005866:	75fb      	strb	r3, [r7, #23]
 8005868:	e001      	b.n	800586e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800586a:	230f      	movs	r3, #15
 800586c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800586e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005870:	4618      	mov	r0, r3
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	785b      	ldrb	r3, [r3, #1]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d13a      	bne.n	800590e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800589e:	69da      	ldr	r2, [r3, #28]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	f003 030f 	and.w	r3, r3, #15
 80058a8:	2101      	movs	r1, #1
 80058aa:	fa01 f303 	lsl.w	r3, r1, r3
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	68f9      	ldr	r1, [r7, #12]
 80058b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058b6:	4313      	orrs	r3, r2
 80058b8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	015a      	lsls	r2, r3, #5
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	4413      	add	r3, r2
 80058c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d155      	bne.n	800597c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	791b      	ldrb	r3, [r3, #4]
 80058ea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058ec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	059b      	lsls	r3, r3, #22
 80058f2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058f4:	4313      	orrs	r3, r2
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	0151      	lsls	r1, r2, #5
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	440a      	add	r2, r1
 80058fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005906:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	e036      	b.n	800597c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005914:	69da      	ldr	r2, [r3, #28]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	f003 030f 	and.w	r3, r3, #15
 800591e:	2101      	movs	r1, #1
 8005920:	fa01 f303 	lsl.w	r3, r1, r3
 8005924:	041b      	lsls	r3, r3, #16
 8005926:	68f9      	ldr	r1, [r7, #12]
 8005928:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800592c:	4313      	orrs	r3, r2
 800592e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	015a      	lsls	r2, r3, #5
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4413      	add	r3, r2
 8005938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d11a      	bne.n	800597c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	015a      	lsls	r2, r3, #5
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	4413      	add	r3, r2
 800594e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	791b      	ldrb	r3, [r3, #4]
 8005960:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005962:	430b      	orrs	r3, r1
 8005964:	4313      	orrs	r3, r2
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	0151      	lsls	r1, r2, #5
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	440a      	add	r2, r1
 800596e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005976:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800597a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3714      	adds	r7, #20
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
	...

0800598c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	785b      	ldrb	r3, [r3, #1]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d161      	bne.n	8005a6c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	015a      	lsls	r2, r3, #5
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4413      	add	r3, r2
 80059b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059be:	d11f      	bne.n	8005a00 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	015a      	lsls	r2, r3, #5
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4413      	add	r3, r2
 80059c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	0151      	lsls	r1, r2, #5
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	440a      	add	r2, r1
 80059d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80059de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	0151      	lsls	r1, r2, #5
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	440a      	add	r2, r1
 80059f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80059fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	f003 030f 	and.w	r3, r3, #15
 8005a10:	2101      	movs	r1, #1
 8005a12:	fa01 f303 	lsl.w	r3, r1, r3
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	68f9      	ldr	r1, [r7, #12]
 8005a1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a20:	4013      	ands	r3, r2
 8005a22:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a2a:	69da      	ldr	r2, [r3, #28]
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	f003 030f 	and.w	r3, r3, #15
 8005a34:	2101      	movs	r1, #1
 8005a36:	fa01 f303 	lsl.w	r3, r1, r3
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	68f9      	ldr	r1, [r7, #12]
 8005a40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a44:	4013      	ands	r3, r2
 8005a46:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	015a      	lsls	r2, r3, #5
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4413      	add	r3, r2
 8005a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	0159      	lsls	r1, r3, #5
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	440b      	add	r3, r1
 8005a5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a62:	4619      	mov	r1, r3
 8005a64:	4b35      	ldr	r3, [pc, #212]	@ (8005b3c <USB_DeactivateEndpoint+0x1b0>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	600b      	str	r3, [r1, #0]
 8005a6a:	e060      	b.n	8005b2e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a82:	d11f      	bne.n	8005ac4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	015a      	lsls	r2, r3, #5
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	4413      	add	r3, r2
 8005a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	0151      	lsls	r1, r2, #5
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	440a      	add	r2, r1
 8005a9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a9e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005aa2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	0151      	lsls	r1, r2, #5
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	440a      	add	r2, r1
 8005aba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005abe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ac2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	f003 030f 	and.w	r3, r3, #15
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8005ada:	041b      	lsls	r3, r3, #16
 8005adc:	43db      	mvns	r3, r3
 8005ade:	68f9      	ldr	r1, [r7, #12]
 8005ae0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aee:	69da      	ldr	r2, [r3, #28]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	f003 030f 	and.w	r3, r3, #15
 8005af8:	2101      	movs	r1, #1
 8005afa:	fa01 f303 	lsl.w	r3, r1, r3
 8005afe:	041b      	lsls	r3, r3, #16
 8005b00:	43db      	mvns	r3, r3
 8005b02:	68f9      	ldr	r1, [r7, #12]
 8005b04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b08:	4013      	ands	r3, r2
 8005b0a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	0159      	lsls	r1, r3, #5
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	440b      	add	r3, r1
 8005b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b26:	4619      	mov	r1, r3
 8005b28:	4b05      	ldr	r3, [pc, #20]	@ (8005b40 <USB_DeactivateEndpoint+0x1b4>)
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3714      	adds	r7, #20
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	ec337800 	.word	0xec337800
 8005b40:	eff37800 	.word	0xeff37800

08005b44 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08a      	sub	sp, #40	@ 0x28
 8005b48:	af02      	add	r7, sp, #8
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	785b      	ldrb	r3, [r3, #1]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	f040 817f 	bne.w	8005e64 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d132      	bne.n	8005bd4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	0151      	lsls	r1, r2, #5
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	440a      	add	r2, r1
 8005b84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b88:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005b8c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005b90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	0151      	lsls	r1, r2, #5
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	440a      	add	r2, r1
 8005ba8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005bb0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	0151      	lsls	r1, r2, #5
 8005bc4:	69fa      	ldr	r2, [r7, #28]
 8005bc6:	440a      	add	r2, r1
 8005bc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bcc:	0cdb      	lsrs	r3, r3, #19
 8005bce:	04db      	lsls	r3, r3, #19
 8005bd0:	6113      	str	r3, [r2, #16]
 8005bd2:	e097      	b.n	8005d04 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	0151      	lsls	r1, r2, #5
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	440a      	add	r2, r1
 8005bea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bee:	0cdb      	lsrs	r3, r3, #19
 8005bf0:	04db      	lsls	r3, r3, #19
 8005bf2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	015a      	lsls	r2, r3, #5
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	0151      	lsls	r1, r2, #5
 8005c06:	69fa      	ldr	r2, [r7, #28]
 8005c08:	440a      	add	r2, r1
 8005c0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c0e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005c12:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005c16:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d11a      	bne.n	8005c54 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	691a      	ldr	r2, [r3, #16]
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d903      	bls.n	8005c32 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	015a      	lsls	r2, r3, #5
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	69ba      	ldr	r2, [r7, #24]
 8005c42:	0151      	lsls	r1, r2, #5
 8005c44:	69fa      	ldr	r2, [r7, #28]
 8005c46:	440a      	add	r2, r1
 8005c48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c50:	6113      	str	r3, [r2, #16]
 8005c52:	e044      	b.n	8005cde <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	691a      	ldr	r2, [r3, #16]
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	1e5a      	subs	r2, r3, #1
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c68:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c76:	691a      	ldr	r2, [r3, #16]
 8005c78:	8afb      	ldrh	r3, [r7, #22]
 8005c7a:	04d9      	lsls	r1, r3, #19
 8005c7c:	4ba4      	ldr	r3, [pc, #656]	@ (8005f10 <USB_EPStartXfer+0x3cc>)
 8005c7e:	400b      	ands	r3, r1
 8005c80:	69b9      	ldr	r1, [r7, #24]
 8005c82:	0148      	lsls	r0, r1, #5
 8005c84:	69f9      	ldr	r1, [r7, #28]
 8005c86:	4401      	add	r1, r0
 8005c88:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	791b      	ldrb	r3, [r3, #4]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d122      	bne.n	8005cde <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	015a      	lsls	r2, r3, #5
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	69ba      	ldr	r2, [r7, #24]
 8005ca8:	0151      	lsls	r1, r2, #5
 8005caa:	69fa      	ldr	r2, [r7, #28]
 8005cac:	440a      	add	r2, r1
 8005cae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cb2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005cb6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cc4:	691a      	ldr	r2, [r3, #16]
 8005cc6:	8afb      	ldrh	r3, [r7, #22]
 8005cc8:	075b      	lsls	r3, r3, #29
 8005cca:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005cce:	69b9      	ldr	r1, [r7, #24]
 8005cd0:	0148      	lsls	r0, r1, #5
 8005cd2:	69f9      	ldr	r1, [r7, #28]
 8005cd4:	4401      	add	r1, r0
 8005cd6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	015a      	lsls	r2, r3, #5
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cea:	691a      	ldr	r2, [r3, #16]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cf4:	69b9      	ldr	r1, [r7, #24]
 8005cf6:	0148      	lsls	r0, r1, #5
 8005cf8:	69f9      	ldr	r1, [r7, #28]
 8005cfa:	4401      	add	r1, r0
 8005cfc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005d00:	4313      	orrs	r3, r2
 8005d02:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d14b      	bne.n	8005da2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d009      	beq.n	8005d26 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d1e:	461a      	mov	r2, r3
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	69db      	ldr	r3, [r3, #28]
 8005d24:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	791b      	ldrb	r3, [r3, #4]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d128      	bne.n	8005d80 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d110      	bne.n	8005d60 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	0151      	lsls	r1, r2, #5
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	440a      	add	r2, r1
 8005d54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005d5c:	6013      	str	r3, [r2, #0]
 8005d5e:	e00f      	b.n	8005d80 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	69ba      	ldr	r2, [r7, #24]
 8005d70:	0151      	lsls	r1, r2, #5
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	440a      	add	r2, r1
 8005d76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d7e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	69ba      	ldr	r2, [r7, #24]
 8005d90:	0151      	lsls	r1, r2, #5
 8005d92:	69fa      	ldr	r2, [r7, #28]
 8005d94:	440a      	add	r2, r1
 8005d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d9a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	e166      	b.n	8006070 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	0151      	lsls	r1, r2, #5
 8005db4:	69fa      	ldr	r2, [r7, #28]
 8005db6:	440a      	add	r2, r1
 8005db8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dbc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005dc0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	791b      	ldrb	r3, [r3, #4]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d015      	beq.n	8005df6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 814e 	beq.w	8006070 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	2101      	movs	r1, #1
 8005de6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dea:	69f9      	ldr	r1, [r7, #28]
 8005dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005df0:	4313      	orrs	r3, r2
 8005df2:	634b      	str	r3, [r1, #52]	@ 0x34
 8005df4:	e13c      	b.n	8006070 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d110      	bne.n	8005e28 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	0151      	lsls	r1, r2, #5
 8005e18:	69fa      	ldr	r2, [r7, #28]
 8005e1a:	440a      	add	r2, r1
 8005e1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e24:	6013      	str	r3, [r2, #0]
 8005e26:	e00f      	b.n	8005e48 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	015a      	lsls	r2, r3, #5
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	4413      	add	r3, r2
 8005e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	69ba      	ldr	r2, [r7, #24]
 8005e38:	0151      	lsls	r1, r2, #5
 8005e3a:	69fa      	ldr	r2, [r7, #28]
 8005e3c:	440a      	add	r2, r1
 8005e3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e46:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	68d9      	ldr	r1, [r3, #12]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	781a      	ldrb	r2, [r3, #0]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	b298      	uxth	r0, r3
 8005e56:	79fb      	ldrb	r3, [r7, #7]
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 f9b9 	bl	80061d4 <USB_WritePacket>
 8005e62:	e105      	b.n	8006070 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	015a      	lsls	r2, r3, #5
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	69ba      	ldr	r2, [r7, #24]
 8005e74:	0151      	lsls	r1, r2, #5
 8005e76:	69fa      	ldr	r2, [r7, #28]
 8005e78:	440a      	add	r2, r1
 8005e7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e7e:	0cdb      	lsrs	r3, r3, #19
 8005e80:	04db      	lsls	r3, r3, #19
 8005e82:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	015a      	lsls	r2, r3, #5
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	69ba      	ldr	r2, [r7, #24]
 8005e94:	0151      	lsls	r1, r2, #5
 8005e96:	69fa      	ldr	r2, [r7, #28]
 8005e98:	440a      	add	r2, r1
 8005e9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e9e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005ea2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005ea6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d132      	bne.n	8005f14 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	689a      	ldr	r2, [r3, #8]
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	689a      	ldr	r2, [r3, #8]
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed2:	691a      	ldr	r2, [r3, #16]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	6a1b      	ldr	r3, [r3, #32]
 8005ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005edc:	69b9      	ldr	r1, [r7, #24]
 8005ede:	0148      	lsls	r0, r1, #5
 8005ee0:	69f9      	ldr	r1, [r7, #28]
 8005ee2:	4401      	add	r1, r0
 8005ee4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	0151      	lsls	r1, r2, #5
 8005efe:	69fa      	ldr	r2, [r7, #28]
 8005f00:	440a      	add	r2, r1
 8005f02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f0a:	6113      	str	r3, [r2, #16]
 8005f0c:	e062      	b.n	8005fd4 <USB_EPStartXfer+0x490>
 8005f0e:	bf00      	nop
 8005f10:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d123      	bne.n	8005f64 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	015a      	lsls	r2, r3, #5
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	4413      	add	r3, r2
 8005f24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f28:	691a      	ldr	r2, [r3, #16]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f32:	69b9      	ldr	r1, [r7, #24]
 8005f34:	0148      	lsls	r0, r1, #5
 8005f36:	69f9      	ldr	r1, [r7, #28]
 8005f38:	4401      	add	r1, r0
 8005f3a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	4413      	add	r3, r2
 8005f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	69ba      	ldr	r2, [r7, #24]
 8005f52:	0151      	lsls	r1, r2, #5
 8005f54:	69fa      	ldr	r2, [r7, #28]
 8005f56:	440a      	add	r2, r1
 8005f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f60:	6113      	str	r3, [r2, #16]
 8005f62:	e037      	b.n	8005fd4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	691a      	ldr	r2, [r3, #16]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	1e5a      	subs	r2, r3, #1
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f78:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	8afa      	ldrh	r2, [r7, #22]
 8005f80:	fb03 f202 	mul.w	r2, r3, r2
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	8afb      	ldrh	r3, [r7, #22]
 8005f98:	04d9      	lsls	r1, r3, #19
 8005f9a:	4b38      	ldr	r3, [pc, #224]	@ (800607c <USB_EPStartXfer+0x538>)
 8005f9c:	400b      	ands	r3, r1
 8005f9e:	69b9      	ldr	r1, [r7, #24]
 8005fa0:	0148      	lsls	r0, r1, #5
 8005fa2:	69f9      	ldr	r1, [r7, #28]
 8005fa4:	4401      	add	r1, r0
 8005fa6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005faa:	4313      	orrs	r3, r2
 8005fac:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	015a      	lsls	r2, r3, #5
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	6a1b      	ldr	r3, [r3, #32]
 8005fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc4:	69b9      	ldr	r1, [r7, #24]
 8005fc6:	0148      	lsls	r0, r1, #5
 8005fc8:	69f9      	ldr	r1, [r7, #28]
 8005fca:	4401      	add	r1, r0
 8005fcc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005fd4:	79fb      	ldrb	r3, [r7, #7]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d10d      	bne.n	8005ff6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d009      	beq.n	8005ff6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	68d9      	ldr	r1, [r3, #12]
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	015a      	lsls	r2, r3, #5
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	791b      	ldrb	r3, [r3, #4]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d128      	bne.n	8006050 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800600a:	2b00      	cmp	r3, #0
 800600c:	d110      	bne.n	8006030 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	015a      	lsls	r2, r3, #5
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	4413      	add	r3, r2
 8006016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	0151      	lsls	r1, r2, #5
 8006020:	69fa      	ldr	r2, [r7, #28]
 8006022:	440a      	add	r2, r1
 8006024:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006028:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800602c:	6013      	str	r3, [r2, #0]
 800602e:	e00f      	b.n	8006050 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	4413      	add	r3, r2
 8006038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	0151      	lsls	r1, r2, #5
 8006042:	69fa      	ldr	r2, [r7, #28]
 8006044:	440a      	add	r2, r1
 8006046:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800604a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800604e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	4413      	add	r3, r2
 8006058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	69ba      	ldr	r2, [r7, #24]
 8006060:	0151      	lsls	r1, r2, #5
 8006062:	69fa      	ldr	r2, [r7, #28]
 8006064:	440a      	add	r2, r1
 8006066:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800606a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800606e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3720      	adds	r7, #32
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	1ff80000 	.word	0x1ff80000

08006080 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800608a:	2300      	movs	r3, #0
 800608c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800608e:	2300      	movs	r3, #0
 8006090:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	785b      	ldrb	r3, [r3, #1]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d14a      	bne.n	8006134 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	015a      	lsls	r2, r3, #5
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	4413      	add	r3, r2
 80060a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060b6:	f040 8086 	bne.w	80061c6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	781b      	ldrb	r3, [r3, #0]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	7812      	ldrb	r2, [r2, #0]
 80060ce:	0151      	lsls	r1, r2, #5
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	440a      	add	r2, r1
 80060d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060dc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	7812      	ldrb	r2, [r2, #0]
 80060f2:	0151      	lsls	r1, r2, #5
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	440a      	add	r2, r1
 80060f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006100:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	3301      	adds	r3, #1
 8006106:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800610e:	4293      	cmp	r3, r2
 8006110:	d902      	bls.n	8006118 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	75fb      	strb	r3, [r7, #23]
          break;
 8006116:	e056      	b.n	80061c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800612c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006130:	d0e7      	beq.n	8006102 <USB_EPStopXfer+0x82>
 8006132:	e048      	b.n	80061c6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	4413      	add	r3, r2
 800613e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006148:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800614c:	d13b      	bne.n	80061c6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	4413      	add	r3, r2
 8006158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	7812      	ldrb	r2, [r2, #0]
 8006162:	0151      	lsls	r1, r2, #5
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	440a      	add	r2, r1
 8006168:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800616c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006170:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	015a      	lsls	r2, r3, #5
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	4413      	add	r3, r2
 800617c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	7812      	ldrb	r2, [r2, #0]
 8006186:	0151      	lsls	r1, r2, #5
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	440a      	add	r2, r1
 800618c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006190:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006194:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	3301      	adds	r3, #1
 800619a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f242 7210 	movw	r2, #10000	@ 0x2710
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d902      	bls.n	80061ac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	75fb      	strb	r3, [r7, #23]
          break;
 80061aa:	e00c      	b.n	80061c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	781b      	ldrb	r3, [r3, #0]
 80061b0:	015a      	lsls	r2, r3, #5
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	4413      	add	r3, r2
 80061b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061c4:	d0e7      	beq.n	8006196 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80061c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b089      	sub	sp, #36	@ 0x24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	4611      	mov	r1, r2
 80061e0:	461a      	mov	r2, r3
 80061e2:	460b      	mov	r3, r1
 80061e4:	71fb      	strb	r3, [r7, #7]
 80061e6:	4613      	mov	r3, r2
 80061e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80061f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d123      	bne.n	8006242 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80061fa:	88bb      	ldrh	r3, [r7, #4]
 80061fc:	3303      	adds	r3, #3
 80061fe:	089b      	lsrs	r3, r3, #2
 8006200:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006202:	2300      	movs	r3, #0
 8006204:	61bb      	str	r3, [r7, #24]
 8006206:	e018      	b.n	800623a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006208:	79fb      	ldrb	r3, [r7, #7]
 800620a:	031a      	lsls	r2, r3, #12
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	4413      	add	r3, r2
 8006210:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006214:	461a      	mov	r2, r3
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	3301      	adds	r3, #1
 8006220:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	3301      	adds	r3, #1
 8006226:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	3301      	adds	r3, #1
 800622c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	3301      	adds	r3, #1
 8006232:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	3301      	adds	r3, #1
 8006238:	61bb      	str	r3, [r7, #24]
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	429a      	cmp	r2, r3
 8006240:	d3e2      	bcc.n	8006208 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	3724      	adds	r7, #36	@ 0x24
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006250:	b480      	push	{r7}
 8006252:	b08b      	sub	sp, #44	@ 0x2c
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	4613      	mov	r3, r2
 800625c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006266:	88fb      	ldrh	r3, [r7, #6]
 8006268:	089b      	lsrs	r3, r3, #2
 800626a:	b29b      	uxth	r3, r3
 800626c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800626e:	88fb      	ldrh	r3, [r7, #6]
 8006270:	f003 0303 	and.w	r3, r3, #3
 8006274:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006276:	2300      	movs	r3, #0
 8006278:	623b      	str	r3, [r7, #32]
 800627a:	e014      	b.n	80062a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006286:	601a      	str	r2, [r3, #0]
    pDest++;
 8006288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628a:	3301      	adds	r3, #1
 800628c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800628e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006290:	3301      	adds	r3, #1
 8006292:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006296:	3301      	adds	r3, #1
 8006298:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800629a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629c:	3301      	adds	r3, #1
 800629e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80062a0:	6a3b      	ldr	r3, [r7, #32]
 80062a2:	3301      	adds	r3, #1
 80062a4:	623b      	str	r3, [r7, #32]
 80062a6:	6a3a      	ldr	r2, [r7, #32]
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d3e6      	bcc.n	800627c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80062ae:	8bfb      	ldrh	r3, [r7, #30]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d01e      	beq.n	80062f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80062b4:	2300      	movs	r3, #0
 80062b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062be:	461a      	mov	r2, r3
 80062c0:	f107 0310 	add.w	r3, r7, #16
 80062c4:	6812      	ldr	r2, [r2, #0]
 80062c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	00db      	lsls	r3, r3, #3
 80062d0:	fa22 f303 	lsr.w	r3, r2, r3
 80062d4:	b2da      	uxtb	r2, r3
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	701a      	strb	r2, [r3, #0]
      i++;
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	3301      	adds	r3, #1
 80062de:	623b      	str	r3, [r7, #32]
      pDest++;
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	3301      	adds	r3, #1
 80062e4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80062e6:	8bfb      	ldrh	r3, [r7, #30]
 80062e8:	3b01      	subs	r3, #1
 80062ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80062ec:	8bfb      	ldrh	r3, [r7, #30]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1ea      	bne.n	80062c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	372c      	adds	r7, #44	@ 0x2c
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	785b      	ldrb	r3, [r3, #1]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d12c      	bne.n	8006376 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4413      	add	r3, r2
 8006324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	db12      	blt.n	8006354 <USB_EPSetStall+0x54>
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00f      	beq.n	8006354 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	4413      	add	r3, r2
 800633c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	0151      	lsls	r1, r2, #5
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	440a      	add	r2, r1
 800634a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800634e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006352:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4413      	add	r3, r2
 800635c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	0151      	lsls	r1, r2, #5
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	440a      	add	r2, r1
 800636a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800636e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006372:	6013      	str	r3, [r2, #0]
 8006374:	e02b      	b.n	80063ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4413      	add	r3, r2
 800637e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	db12      	blt.n	80063ae <USB_EPSetStall+0xae>
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00f      	beq.n	80063ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	015a      	lsls	r2, r3, #5
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	4413      	add	r3, r2
 8006396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	0151      	lsls	r1, r2, #5
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	440a      	add	r2, r1
 80063a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80063ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	015a      	lsls	r2, r3, #5
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	4413      	add	r3, r2
 80063b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68ba      	ldr	r2, [r7, #8]
 80063be:	0151      	lsls	r1, r2, #5
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	440a      	add	r2, r1
 80063c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3714      	adds	r7, #20
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80063dc:	b480      	push	{r7}
 80063de:	b085      	sub	sp, #20
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	785b      	ldrb	r3, [r3, #1]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d128      	bne.n	800644a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	0151      	lsls	r1, r2, #5
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	440a      	add	r2, r1
 800640e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006412:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006416:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	791b      	ldrb	r3, [r3, #4]
 800641c:	2b03      	cmp	r3, #3
 800641e:	d003      	beq.n	8006428 <USB_EPClearStall+0x4c>
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	791b      	ldrb	r3, [r3, #4]
 8006424:	2b02      	cmp	r3, #2
 8006426:	d138      	bne.n	800649a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	015a      	lsls	r2, r3, #5
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	4413      	add	r3, r2
 8006430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68ba      	ldr	r2, [r7, #8]
 8006438:	0151      	lsls	r1, r2, #5
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	440a      	add	r2, r1
 800643e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006446:	6013      	str	r3, [r2, #0]
 8006448:	e027      	b.n	800649a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	015a      	lsls	r2, r3, #5
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	4413      	add	r3, r2
 8006452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	0151      	lsls	r1, r2, #5
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	440a      	add	r2, r1
 8006460:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006464:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006468:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	791b      	ldrb	r3, [r3, #4]
 800646e:	2b03      	cmp	r3, #3
 8006470:	d003      	beq.n	800647a <USB_EPClearStall+0x9e>
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	791b      	ldrb	r3, [r3, #4]
 8006476:	2b02      	cmp	r3, #2
 8006478:	d10f      	bne.n	800649a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	4413      	add	r3, r2
 8006482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	0151      	lsls	r1, r2, #5
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	440a      	add	r2, r1
 8006490:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006498:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	460b      	mov	r3, r1
 80064b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80064c6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80064ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	78fb      	ldrb	r3, [r7, #3]
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80064dc:	68f9      	ldr	r1, [r7, #12]
 80064de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064e2:	4313      	orrs	r3, r2
 80064e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80064e6:	2300      	movs	r3, #0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3714      	adds	r7, #20
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006522:	f023 0302 	bic.w	r3, r3, #2
 8006526:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006536:	b480      	push	{r7}
 8006538:	b085      	sub	sp, #20
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006550:	f023 0303 	bic.w	r3, r3, #3
 8006554:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006564:	f043 0302 	orr.w	r3, r3, #2
 8006568:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	4013      	ands	r3, r2
 800658e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006590:	68fb      	ldr	r3, [r7, #12]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr

0800659e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800659e:	b480      	push	{r7}
 80065a0:	b085      	sub	sp, #20
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	4013      	ands	r3, r2
 80065c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	0c1b      	lsrs	r3, r3, #16
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b085      	sub	sp, #20
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065ee:	69db      	ldr	r3, [r3, #28]
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	4013      	ands	r3, r2
 80065f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	b29b      	uxth	r3, r3
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006606:	b480      	push	{r7}
 8006608:	b085      	sub	sp, #20
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
 800660e:	460b      	mov	r3, r1
 8006610:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006616:	78fb      	ldrb	r3, [r7, #3]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	4013      	ands	r3, r2
 8006632:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006634:	68bb      	ldr	r3, [r7, #8]
}
 8006636:	4618      	mov	r0, r3
 8006638:	3714      	adds	r7, #20
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr

08006642 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006642:	b480      	push	{r7}
 8006644:	b087      	sub	sp, #28
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
 800664a:	460b      	mov	r3, r1
 800664c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006664:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006666:	78fb      	ldrb	r3, [r7, #3]
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	fa22 f303 	lsr.w	r3, r2, r3
 8006672:	01db      	lsls	r3, r3, #7
 8006674:	b2db      	uxtb	r3, r3
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	4313      	orrs	r3, r2
 800667a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800667c:	78fb      	ldrb	r3, [r7, #3]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	4413      	add	r3, r2
 8006684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	4013      	ands	r3, r2
 800668e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006690:	68bb      	ldr	r3, [r7, #8]
}
 8006692:	4618      	mov	r0, r3
 8006694:	371c      	adds	r7, #28
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	f003 0301 	and.w	r3, r3, #1
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b085      	sub	sp, #20
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80066d8:	f023 0307 	bic.w	r3, r3, #7
 80066dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3714      	adds	r7, #20
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	460b      	mov	r3, r1
 800670a:	607a      	str	r2, [r7, #4]
 800670c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	333c      	adds	r3, #60	@ 0x3c
 8006716:	3304      	adds	r3, #4
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	4a26      	ldr	r2, [pc, #152]	@ (80067b8 <USB_EP0_OutStart+0xb8>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d90a      	bls.n	800673a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006730:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006734:	d101      	bne.n	800673a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006736:	2300      	movs	r3, #0
 8006738:	e037      	b.n	80067aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006740:	461a      	mov	r2, r3
 8006742:	2300      	movs	r3, #0
 8006744:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006754:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006758:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006768:	f043 0318 	orr.w	r3, r3, #24
 800676c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800677c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006780:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006782:	7afb      	ldrb	r3, [r7, #11]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d10f      	bne.n	80067a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800678e:	461a      	mov	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067a2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80067a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	371c      	adds	r7, #28
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	4f54300a 	.word	0x4f54300a

080067bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067c4:	2300      	movs	r3, #0
 80067c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	3301      	adds	r3, #1
 80067cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067d4:	d901      	bls.n	80067da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e01b      	b.n	8006812 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	daf2      	bge.n	80067c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	f043 0201 	orr.w	r2, r3, #1
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	3301      	adds	r3, #1
 80067f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067fe:	d901      	bls.n	8006804 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e006      	b.n	8006812 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b01      	cmp	r3, #1
 800680e:	d0f0      	beq.n	80067f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3714      	adds	r7, #20
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
	...

08006820 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800682c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006830:	f002 fc4e 	bl	80090d0 <USBD_static_malloc>
 8006834:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d109      	bne.n	8006850 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	32b0      	adds	r2, #176	@ 0xb0
 8006846:	2100      	movs	r1, #0
 8006848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800684c:	2302      	movs	r3, #2
 800684e:	e0d4      	b.n	80069fa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006850:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006854:	2100      	movs	r1, #0
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f002 fc7e 	bl	8009158 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	32b0      	adds	r2, #176	@ 0xb0
 8006866:	68f9      	ldr	r1, [r7, #12]
 8006868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	32b0      	adds	r2, #176	@ 0xb0
 8006876:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	7c1b      	ldrb	r3, [r3, #16]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d138      	bne.n	80068fa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006888:	4b5e      	ldr	r3, [pc, #376]	@ (8006a04 <USBD_CDC_Init+0x1e4>)
 800688a:	7819      	ldrb	r1, [r3, #0]
 800688c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006890:	2202      	movs	r2, #2
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f002 faf9 	bl	8008e8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006898:	4b5a      	ldr	r3, [pc, #360]	@ (8006a04 <USBD_CDC_Init+0x1e4>)
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	f003 020f 	and.w	r2, r3, #15
 80068a0:	6879      	ldr	r1, [r7, #4]
 80068a2:	4613      	mov	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	440b      	add	r3, r1
 80068ac:	3324      	adds	r3, #36	@ 0x24
 80068ae:	2201      	movs	r2, #1
 80068b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80068b2:	4b55      	ldr	r3, [pc, #340]	@ (8006a08 <USBD_CDC_Init+0x1e8>)
 80068b4:	7819      	ldrb	r1, [r3, #0]
 80068b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80068ba:	2202      	movs	r2, #2
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f002 fae4 	bl	8008e8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80068c2:	4b51      	ldr	r3, [pc, #324]	@ (8006a08 <USBD_CDC_Init+0x1e8>)
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	f003 020f 	and.w	r2, r3, #15
 80068ca:	6879      	ldr	r1, [r7, #4]
 80068cc:	4613      	mov	r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	4413      	add	r3, r2
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	440b      	add	r3, r1
 80068d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80068da:	2201      	movs	r2, #1
 80068dc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80068de:	4b4b      	ldr	r3, [pc, #300]	@ (8006a0c <USBD_CDC_Init+0x1ec>)
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	f003 020f 	and.w	r2, r3, #15
 80068e6:	6879      	ldr	r1, [r7, #4]
 80068e8:	4613      	mov	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4413      	add	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	440b      	add	r3, r1
 80068f2:	3326      	adds	r3, #38	@ 0x26
 80068f4:	2210      	movs	r2, #16
 80068f6:	801a      	strh	r2, [r3, #0]
 80068f8:	e035      	b.n	8006966 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80068fa:	4b42      	ldr	r3, [pc, #264]	@ (8006a04 <USBD_CDC_Init+0x1e4>)
 80068fc:	7819      	ldrb	r1, [r3, #0]
 80068fe:	2340      	movs	r3, #64	@ 0x40
 8006900:	2202      	movs	r2, #2
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f002 fac1 	bl	8008e8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006908:	4b3e      	ldr	r3, [pc, #248]	@ (8006a04 <USBD_CDC_Init+0x1e4>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	f003 020f 	and.w	r2, r3, #15
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	440b      	add	r3, r1
 800691c:	3324      	adds	r3, #36	@ 0x24
 800691e:	2201      	movs	r2, #1
 8006920:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006922:	4b39      	ldr	r3, [pc, #228]	@ (8006a08 <USBD_CDC_Init+0x1e8>)
 8006924:	7819      	ldrb	r1, [r3, #0]
 8006926:	2340      	movs	r3, #64	@ 0x40
 8006928:	2202      	movs	r2, #2
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f002 faad 	bl	8008e8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006930:	4b35      	ldr	r3, [pc, #212]	@ (8006a08 <USBD_CDC_Init+0x1e8>)
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	f003 020f 	and.w	r2, r3, #15
 8006938:	6879      	ldr	r1, [r7, #4]
 800693a:	4613      	mov	r3, r2
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	4413      	add	r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	440b      	add	r3, r1
 8006944:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006948:	2201      	movs	r2, #1
 800694a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800694c:	4b2f      	ldr	r3, [pc, #188]	@ (8006a0c <USBD_CDC_Init+0x1ec>)
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	f003 020f 	and.w	r2, r3, #15
 8006954:	6879      	ldr	r1, [r7, #4]
 8006956:	4613      	mov	r3, r2
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4413      	add	r3, r2
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	440b      	add	r3, r1
 8006960:	3326      	adds	r3, #38	@ 0x26
 8006962:	2210      	movs	r2, #16
 8006964:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006966:	4b29      	ldr	r3, [pc, #164]	@ (8006a0c <USBD_CDC_Init+0x1ec>)
 8006968:	7819      	ldrb	r1, [r3, #0]
 800696a:	2308      	movs	r3, #8
 800696c:	2203      	movs	r2, #3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f002 fa8b 	bl	8008e8a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006974:	4b25      	ldr	r3, [pc, #148]	@ (8006a0c <USBD_CDC_Init+0x1ec>)
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	f003 020f 	and.w	r2, r3, #15
 800697c:	6879      	ldr	r1, [r7, #4]
 800697e:	4613      	mov	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4413      	add	r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	3324      	adds	r3, #36	@ 0x24
 800698a:	2201      	movs	r2, #1
 800698c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	33b0      	adds	r3, #176	@ 0xb0
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80069c4:	2302      	movs	r3, #2
 80069c6:	e018      	b.n	80069fa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	7c1b      	ldrb	r3, [r3, #16]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10a      	bne.n	80069e6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80069d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006a08 <USBD_CDC_Init+0x1e8>)
 80069d2:	7819      	ldrb	r1, [r3, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f002 fb42 	bl	8009068 <USBD_LL_PrepareReceive>
 80069e4:	e008      	b.n	80069f8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80069e6:	4b08      	ldr	r3, [pc, #32]	@ (8006a08 <USBD_CDC_Init+0x1e8>)
 80069e8:	7819      	ldrb	r1, [r3, #0]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069f0:	2340      	movs	r3, #64	@ 0x40
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f002 fb38 	bl	8009068 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	20000093 	.word	0x20000093
 8006a08:	20000094 	.word	0x20000094
 8006a0c:	20000095 	.word	0x20000095

08006a10 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	460b      	mov	r3, r1
 8006a1a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006a1c:	4b3a      	ldr	r3, [pc, #232]	@ (8006b08 <USBD_CDC_DeInit+0xf8>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	4619      	mov	r1, r3
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f002 fa57 	bl	8008ed6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006a28:	4b37      	ldr	r3, [pc, #220]	@ (8006b08 <USBD_CDC_DeInit+0xf8>)
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	f003 020f 	and.w	r2, r3, #15
 8006a30:	6879      	ldr	r1, [r7, #4]
 8006a32:	4613      	mov	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	440b      	add	r3, r1
 8006a3c:	3324      	adds	r3, #36	@ 0x24
 8006a3e:	2200      	movs	r2, #0
 8006a40:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006a42:	4b32      	ldr	r3, [pc, #200]	@ (8006b0c <USBD_CDC_DeInit+0xfc>)
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	4619      	mov	r1, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f002 fa44 	bl	8008ed6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8006b0c <USBD_CDC_DeInit+0xfc>)
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	f003 020f 	and.w	r2, r3, #15
 8006a56:	6879      	ldr	r1, [r7, #4]
 8006a58:	4613      	mov	r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	440b      	add	r3, r1
 8006a62:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006a66:	2200      	movs	r2, #0
 8006a68:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006a6a:	4b29      	ldr	r3, [pc, #164]	@ (8006b10 <USBD_CDC_DeInit+0x100>)
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	4619      	mov	r1, r3
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f002 fa30 	bl	8008ed6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006a76:	4b26      	ldr	r3, [pc, #152]	@ (8006b10 <USBD_CDC_DeInit+0x100>)
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	f003 020f 	and.w	r2, r3, #15
 8006a7e:	6879      	ldr	r1, [r7, #4]
 8006a80:	4613      	mov	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	440b      	add	r3, r1
 8006a8a:	3324      	adds	r3, #36	@ 0x24
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006a90:	4b1f      	ldr	r3, [pc, #124]	@ (8006b10 <USBD_CDC_DeInit+0x100>)
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	f003 020f 	and.w	r2, r3, #15
 8006a98:	6879      	ldr	r1, [r7, #4]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	440b      	add	r3, r1
 8006aa4:	3326      	adds	r3, #38	@ 0x26
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	32b0      	adds	r2, #176	@ 0xb0
 8006ab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01f      	beq.n	8006afc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	33b0      	adds	r3, #176	@ 0xb0
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	32b0      	adds	r2, #176	@ 0xb0
 8006ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f002 fb04 	bl	80090ec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	32b0      	adds	r2, #176	@ 0xb0
 8006aee:	2100      	movs	r1, #0
 8006af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3708      	adds	r7, #8
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20000093 	.word	0x20000093
 8006b0c:	20000094 	.word	0x20000094
 8006b10:	20000095 	.word	0x20000095

08006b14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b086      	sub	sp, #24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	32b0      	adds	r2, #176	@ 0xb0
 8006b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e0bf      	b.n	8006cc4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d050      	beq.n	8006bf2 <USBD_CDC_Setup+0xde>
 8006b50:	2b20      	cmp	r3, #32
 8006b52:	f040 80af 	bne.w	8006cb4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	88db      	ldrh	r3, [r3, #6]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d03a      	beq.n	8006bd4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	b25b      	sxtb	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	da1b      	bge.n	8006ba0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	33b0      	adds	r3, #176	@ 0xb0
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006b7e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b80:	683a      	ldr	r2, [r7, #0]
 8006b82:	88d2      	ldrh	r2, [r2, #6]
 8006b84:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	88db      	ldrh	r3, [r3, #6]
 8006b8a:	2b07      	cmp	r3, #7
 8006b8c:	bf28      	it	cs
 8006b8e:	2307      	movcs	r3, #7
 8006b90:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	89fa      	ldrh	r2, [r7, #14]
 8006b96:	4619      	mov	r1, r3
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f001 fd53 	bl	8008644 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006b9e:	e090      	b.n	8006cc2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	785a      	ldrb	r2, [r3, #1]
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	88db      	ldrh	r3, [r3, #6]
 8006bae:	2b3f      	cmp	r3, #63	@ 0x3f
 8006bb0:	d803      	bhi.n	8006bba <USBD_CDC_Setup+0xa6>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	88db      	ldrh	r3, [r3, #6]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	e000      	b.n	8006bbc <USBD_CDC_Setup+0xa8>
 8006bba:	2240      	movs	r2, #64	@ 0x40
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006bc2:	6939      	ldr	r1, [r7, #16]
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006bca:	461a      	mov	r2, r3
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f001 fd65 	bl	800869c <USBD_CtlPrepareRx>
      break;
 8006bd2:	e076      	b.n	8006cc2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	33b0      	adds	r3, #176	@ 0xb0
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	4413      	add	r3, r2
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	7850      	ldrb	r0, [r2, #1]
 8006bea:	2200      	movs	r2, #0
 8006bec:	6839      	ldr	r1, [r7, #0]
 8006bee:	4798      	blx	r3
      break;
 8006bf0:	e067      	b.n	8006cc2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	785b      	ldrb	r3, [r3, #1]
 8006bf6:	2b0b      	cmp	r3, #11
 8006bf8:	d851      	bhi.n	8006c9e <USBD_CDC_Setup+0x18a>
 8006bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8006c00 <USBD_CDC_Setup+0xec>)
 8006bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c00:	08006c31 	.word	0x08006c31
 8006c04:	08006cad 	.word	0x08006cad
 8006c08:	08006c9f 	.word	0x08006c9f
 8006c0c:	08006c9f 	.word	0x08006c9f
 8006c10:	08006c9f 	.word	0x08006c9f
 8006c14:	08006c9f 	.word	0x08006c9f
 8006c18:	08006c9f 	.word	0x08006c9f
 8006c1c:	08006c9f 	.word	0x08006c9f
 8006c20:	08006c9f 	.word	0x08006c9f
 8006c24:	08006c9f 	.word	0x08006c9f
 8006c28:	08006c5b 	.word	0x08006c5b
 8006c2c:	08006c85 	.word	0x08006c85
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b03      	cmp	r3, #3
 8006c3a:	d107      	bne.n	8006c4c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006c3c:	f107 030a 	add.w	r3, r7, #10
 8006c40:	2202      	movs	r2, #2
 8006c42:	4619      	mov	r1, r3
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f001 fcfd 	bl	8008644 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c4a:	e032      	b.n	8006cb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c4c:	6839      	ldr	r1, [r7, #0]
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f001 fc7b 	bl	800854a <USBD_CtlError>
            ret = USBD_FAIL;
 8006c54:	2303      	movs	r3, #3
 8006c56:	75fb      	strb	r3, [r7, #23]
          break;
 8006c58:	e02b      	b.n	8006cb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	2b03      	cmp	r3, #3
 8006c64:	d107      	bne.n	8006c76 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006c66:	f107 030d 	add.w	r3, r7, #13
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f001 fce8 	bl	8008644 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c74:	e01d      	b.n	8006cb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c76:	6839      	ldr	r1, [r7, #0]
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f001 fc66 	bl	800854a <USBD_CtlError>
            ret = USBD_FAIL;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	75fb      	strb	r3, [r7, #23]
          break;
 8006c82:	e016      	b.n	8006cb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b03      	cmp	r3, #3
 8006c8e:	d00f      	beq.n	8006cb0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006c90:	6839      	ldr	r1, [r7, #0]
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f001 fc59 	bl	800854a <USBD_CtlError>
            ret = USBD_FAIL;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006c9c:	e008      	b.n	8006cb0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006c9e:	6839      	ldr	r1, [r7, #0]
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f001 fc52 	bl	800854a <USBD_CtlError>
          ret = USBD_FAIL;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	75fb      	strb	r3, [r7, #23]
          break;
 8006caa:	e002      	b.n	8006cb2 <USBD_CDC_Setup+0x19e>
          break;
 8006cac:	bf00      	nop
 8006cae:	e008      	b.n	8006cc2 <USBD_CDC_Setup+0x1ae>
          break;
 8006cb0:	bf00      	nop
      }
      break;
 8006cb2:	e006      	b.n	8006cc2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006cb4:	6839      	ldr	r1, [r7, #0]
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f001 fc47 	bl	800854a <USBD_CtlError>
      ret = USBD_FAIL;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8006cc0:	bf00      	nop
  }

  return (uint8_t)ret;
 8006cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3718      	adds	r7, #24
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006cde:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	32b0      	adds	r2, #176	@ 0xb0
 8006cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d101      	bne.n	8006cf6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	e065      	b.n	8006dc2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	32b0      	adds	r2, #176	@ 0xb0
 8006d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d04:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006d06:	78fb      	ldrb	r3, [r7, #3]
 8006d08:	f003 020f 	and.w	r2, r3, #15
 8006d0c:	6879      	ldr	r1, [r7, #4]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	440b      	add	r3, r1
 8006d18:	3318      	adds	r3, #24
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d02f      	beq.n	8006d80 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006d20:	78fb      	ldrb	r3, [r7, #3]
 8006d22:	f003 020f 	and.w	r2, r3, #15
 8006d26:	6879      	ldr	r1, [r7, #4]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	440b      	add	r3, r1
 8006d32:	3318      	adds	r3, #24
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	78fb      	ldrb	r3, [r7, #3]
 8006d38:	f003 010f 	and.w	r1, r3, #15
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	460b      	mov	r3, r1
 8006d40:	00db      	lsls	r3, r3, #3
 8006d42:	440b      	add	r3, r1
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4403      	add	r3, r0
 8006d48:	331c      	adds	r3, #28
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006d50:	fb01 f303 	mul.w	r3, r1, r3
 8006d54:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d112      	bne.n	8006d80 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006d5a:	78fb      	ldrb	r3, [r7, #3]
 8006d5c:	f003 020f 	and.w	r2, r3, #15
 8006d60:	6879      	ldr	r1, [r7, #4]
 8006d62:	4613      	mov	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	440b      	add	r3, r1
 8006d6c:	3318      	adds	r3, #24
 8006d6e:	2200      	movs	r2, #0
 8006d70:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d72:	78f9      	ldrb	r1, [r7, #3]
 8006d74:	2300      	movs	r3, #0
 8006d76:	2200      	movs	r2, #0
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f002 f954 	bl	8009026 <USBD_LL_Transmit>
 8006d7e:	e01f      	b.n	8006dc0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	33b0      	adds	r3, #176	@ 0xb0
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d010      	beq.n	8006dc0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	33b0      	adds	r3, #176	@ 0xb0
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006dbc:	78fa      	ldrb	r2, [r7, #3]
 8006dbe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	32b0      	adds	r2, #176	@ 0xb0
 8006de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006de4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	32b0      	adds	r2, #176	@ 0xb0
 8006df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d101      	bne.n	8006dfc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	e01a      	b.n	8006e32 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006dfc:	78fb      	ldrb	r3, [r7, #3]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f002 f952 	bl	80090aa <USBD_LL_GetRxDataSize>
 8006e06:	4602      	mov	r2, r0
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	33b0      	adds	r3, #176	@ 0xb0
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b084      	sub	sp, #16
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	32b0      	adds	r2, #176	@ 0xb0
 8006e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e50:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d101      	bne.n	8006e5c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	e024      	b.n	8006ea6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	33b0      	adds	r3, #176	@ 0xb0
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4413      	add	r3, r2
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d019      	beq.n	8006ea4 <USBD_CDC_EP0_RxReady+0x6a>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006e76:	2bff      	cmp	r3, #255	@ 0xff
 8006e78:	d014      	beq.n	8006ea4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	33b0      	adds	r3, #176	@ 0xb0
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	4413      	add	r3, r2
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006e92:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006e9a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	22ff      	movs	r2, #255	@ 0xff
 8006ea0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
	...

08006eb0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006eb8:	2182      	movs	r1, #130	@ 0x82
 8006eba:	4818      	ldr	r0, [pc, #96]	@ (8006f1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ebc:	f000 fd0f 	bl	80078de <USBD_GetEpDesc>
 8006ec0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006ec2:	2101      	movs	r1, #1
 8006ec4:	4815      	ldr	r0, [pc, #84]	@ (8006f1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ec6:	f000 fd0a 	bl	80078de <USBD_GetEpDesc>
 8006eca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ecc:	2181      	movs	r1, #129	@ 0x81
 8006ece:	4813      	ldr	r0, [pc, #76]	@ (8006f1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ed0:	f000 fd05 	bl	80078de <USBD_GetEpDesc>
 8006ed4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2210      	movs	r2, #16
 8006ee0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d006      	beq.n	8006ef6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ef0:	711a      	strb	r2, [r3, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d006      	beq.n	8006f0a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f04:	711a      	strb	r2, [r3, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2243      	movs	r2, #67	@ 0x43
 8006f0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006f10:	4b02      	ldr	r3, [pc, #8]	@ (8006f1c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3718      	adds	r7, #24
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20000050 	.word	0x20000050

08006f20 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f28:	2182      	movs	r1, #130	@ 0x82
 8006f2a:	4818      	ldr	r0, [pc, #96]	@ (8006f8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f2c:	f000 fcd7 	bl	80078de <USBD_GetEpDesc>
 8006f30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f32:	2101      	movs	r1, #1
 8006f34:	4815      	ldr	r0, [pc, #84]	@ (8006f8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f36:	f000 fcd2 	bl	80078de <USBD_GetEpDesc>
 8006f3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006f3c:	2181      	movs	r1, #129	@ 0x81
 8006f3e:	4813      	ldr	r0, [pc, #76]	@ (8006f8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f40:	f000 fccd 	bl	80078de <USBD_GetEpDesc>
 8006f44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	2210      	movs	r2, #16
 8006f50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d006      	beq.n	8006f66 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	711a      	strb	r2, [r3, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f042 0202 	orr.w	r2, r2, #2
 8006f64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d006      	beq.n	8006f7a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	711a      	strb	r2, [r3, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f042 0202 	orr.w	r2, r2, #2
 8006f78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2243      	movs	r2, #67	@ 0x43
 8006f7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006f80:	4b02      	ldr	r3, [pc, #8]	@ (8006f8c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3718      	adds	r7, #24
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20000050 	.word	0x20000050

08006f90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b086      	sub	sp, #24
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f98:	2182      	movs	r1, #130	@ 0x82
 8006f9a:	4818      	ldr	r0, [pc, #96]	@ (8006ffc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006f9c:	f000 fc9f 	bl	80078de <USBD_GetEpDesc>
 8006fa0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	4815      	ldr	r0, [pc, #84]	@ (8006ffc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006fa6:	f000 fc9a 	bl	80078de <USBD_GetEpDesc>
 8006faa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006fac:	2181      	movs	r1, #129	@ 0x81
 8006fae:	4813      	ldr	r0, [pc, #76]	@ (8006ffc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006fb0:	f000 fc95 	bl	80078de <USBD_GetEpDesc>
 8006fb4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	2210      	movs	r2, #16
 8006fc0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d006      	beq.n	8006fd6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fd0:	711a      	strb	r2, [r3, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d006      	beq.n	8006fea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fe4:	711a      	strb	r2, [r3, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2243      	movs	r2, #67	@ 0x43
 8006fee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006ff0:	4b02      	ldr	r3, [pc, #8]	@ (8006ffc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3718      	adds	r7, #24
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20000050 	.word	0x20000050

08007000 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	220a      	movs	r2, #10
 800700c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800700e:	4b03      	ldr	r3, [pc, #12]	@ (800701c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007010:	4618      	mov	r0, r3
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	2000000c 	.word	0x2000000c

08007020 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007030:	2303      	movs	r3, #3
 8007032:	e009      	b.n	8007048 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	33b0      	adds	r3, #176	@ 0xb0
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	4413      	add	r3, r2
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	32b0      	adds	r2, #176	@ 0xb0
 800706a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800706e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d101      	bne.n	800707a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007076:	2303      	movs	r3, #3
 8007078:	e008      	b.n	800708c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	371c      	adds	r7, #28
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	32b0      	adds	r2, #176	@ 0xb0
 80070ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d101      	bne.n	80070bc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e004      	b.n	80070c6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3714      	adds	r7, #20
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
	...

080070d4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	32b0      	adds	r2, #176	@ 0xb0
 80070e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	32b0      	adds	r2, #176	@ 0xb0
 80070f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d101      	bne.n	8007102 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80070fe:	2303      	movs	r3, #3
 8007100:	e018      	b.n	8007134 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	7c1b      	ldrb	r3, [r3, #16]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10a      	bne.n	8007120 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800710a:	4b0c      	ldr	r3, [pc, #48]	@ (800713c <USBD_CDC_ReceivePacket+0x68>)
 800710c:	7819      	ldrb	r1, [r3, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007114:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f001 ffa5 	bl	8009068 <USBD_LL_PrepareReceive>
 800711e:	e008      	b.n	8007132 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007120:	4b06      	ldr	r3, [pc, #24]	@ (800713c <USBD_CDC_ReceivePacket+0x68>)
 8007122:	7819      	ldrb	r1, [r3, #0]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800712a:	2340      	movs	r3, #64	@ 0x40
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f001 ff9b 	bl	8009068 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007132:	2300      	movs	r3, #0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	20000094 	.word	0x20000094

08007140 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b086      	sub	sp, #24
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	4613      	mov	r3, r2
 800714c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007154:	2303      	movs	r3, #3
 8007156:	e01f      	b.n	8007198 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2200      	movs	r2, #0
 800715c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d003      	beq.n	800717e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	68ba      	ldr	r2, [r7, #8]
 800717a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	79fa      	ldrb	r2, [r7, #7]
 800718a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f001 fe15 	bl	8008dbc <USBD_LL_Init>
 8007192:	4603      	mov	r3, r0
 8007194:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007196:	7dfb      	ldrb	r3, [r7, #23]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3718      	adds	r7, #24
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80071aa:	2300      	movs	r3, #0
 80071ac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d101      	bne.n	80071b8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e025      	b.n	8007204 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	32ae      	adds	r2, #174	@ 0xae
 80071ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00f      	beq.n	80071f4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	32ae      	adds	r2, #174	@ 0xae
 80071de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e4:	f107 020e 	add.w	r2, r7, #14
 80071e8:	4610      	mov	r0, r2
 80071ea:	4798      	blx	r3
 80071ec:	4602      	mov	r2, r0
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80071fa:	1c5a      	adds	r2, r3, #1
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3710      	adds	r7, #16
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f001 fe1d 	bl	8008e54 <USBD_LL_Start>
 800721a:	4603      	mov	r3, r0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3708      	adds	r7, #8
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800722c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800722e:	4618      	mov	r0, r3
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b084      	sub	sp, #16
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
 8007242:	460b      	mov	r3, r1
 8007244:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007246:	2300      	movs	r3, #0
 8007248:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007250:	2b00      	cmp	r3, #0
 8007252:	d009      	beq.n	8007268 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	78fa      	ldrb	r2, [r7, #3]
 800725e:	4611      	mov	r1, r2
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	4798      	blx	r3
 8007264:	4603      	mov	r3, r0
 8007266:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007268:	7bfb      	ldrb	r3, [r7, #15]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3710      	adds	r7, #16
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}

08007272 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b084      	sub	sp, #16
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
 800727a:	460b      	mov	r3, r1
 800727c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	78fa      	ldrb	r2, [r7, #3]
 800728c:	4611      	mov	r1, r2
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	4798      	blx	r3
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d001      	beq.n	800729c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007298:	2303      	movs	r3, #3
 800729a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800729c:	7bfb      	ldrb	r3, [r7, #15]
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b084      	sub	sp, #16
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
 80072ae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80072b6:	6839      	ldr	r1, [r7, #0]
 80072b8:	4618      	mov	r0, r3
 80072ba:	f001 f90c 	bl	80084d6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80072cc:	461a      	mov	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80072da:	f003 031f 	and.w	r3, r3, #31
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d01a      	beq.n	8007318 <USBD_LL_SetupStage+0x72>
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d822      	bhi.n	800732c <USBD_LL_SetupStage+0x86>
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d002      	beq.n	80072f0 <USBD_LL_SetupStage+0x4a>
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d00a      	beq.n	8007304 <USBD_LL_SetupStage+0x5e>
 80072ee:	e01d      	b.n	800732c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80072f6:	4619      	mov	r1, r3
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fb63 	bl	80079c4 <USBD_StdDevReq>
 80072fe:	4603      	mov	r3, r0
 8007300:	73fb      	strb	r3, [r7, #15]
      break;
 8007302:	e020      	b.n	8007346 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800730a:	4619      	mov	r1, r3
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fbcb 	bl	8007aa8 <USBD_StdItfReq>
 8007312:	4603      	mov	r3, r0
 8007314:	73fb      	strb	r3, [r7, #15]
      break;
 8007316:	e016      	b.n	8007346 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800731e:	4619      	mov	r1, r3
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 fc2d 	bl	8007b80 <USBD_StdEPReq>
 8007326:	4603      	mov	r3, r0
 8007328:	73fb      	strb	r3, [r7, #15]
      break;
 800732a:	e00c      	b.n	8007346 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007332:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007336:	b2db      	uxtb	r3, r3
 8007338:	4619      	mov	r1, r3
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f001 fdea 	bl	8008f14 <USBD_LL_StallEP>
 8007340:	4603      	mov	r3, r0
 8007342:	73fb      	strb	r3, [r7, #15]
      break;
 8007344:	bf00      	nop
  }

  return ret;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	460b      	mov	r3, r1
 800735a:	607a      	str	r2, [r7, #4]
 800735c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007362:	7afb      	ldrb	r3, [r7, #11]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d16e      	bne.n	8007446 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800736e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007376:	2b03      	cmp	r3, #3
 8007378:	f040 8098 	bne.w	80074ac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	689a      	ldr	r2, [r3, #8]
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	429a      	cmp	r2, r3
 8007386:	d913      	bls.n	80073b0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	689a      	ldr	r2, [r3, #8]
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	1ad2      	subs	r2, r2, r3
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	68da      	ldr	r2, [r3, #12]
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	4293      	cmp	r3, r2
 80073a0:	bf28      	it	cs
 80073a2:	4613      	movcs	r3, r2
 80073a4:	461a      	mov	r2, r3
 80073a6:	6879      	ldr	r1, [r7, #4]
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f001 f994 	bl	80086d6 <USBD_CtlContinueRx>
 80073ae:	e07d      	b.n	80074ac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80073b6:	f003 031f 	and.w	r3, r3, #31
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d014      	beq.n	80073e8 <USBD_LL_DataOutStage+0x98>
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d81d      	bhi.n	80073fe <USBD_LL_DataOutStage+0xae>
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d002      	beq.n	80073cc <USBD_LL_DataOutStage+0x7c>
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d003      	beq.n	80073d2 <USBD_LL_DataOutStage+0x82>
 80073ca:	e018      	b.n	80073fe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	75bb      	strb	r3, [r7, #22]
            break;
 80073d0:	e018      	b.n	8007404 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	4619      	mov	r1, r3
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f000 fa64 	bl	80078aa <USBD_CoreFindIF>
 80073e2:	4603      	mov	r3, r0
 80073e4:	75bb      	strb	r3, [r7, #22]
            break;
 80073e6:	e00d      	b.n	8007404 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	4619      	mov	r1, r3
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 fa66 	bl	80078c4 <USBD_CoreFindEP>
 80073f8:	4603      	mov	r3, r0
 80073fa:	75bb      	strb	r3, [r7, #22]
            break;
 80073fc:	e002      	b.n	8007404 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80073fe:	2300      	movs	r3, #0
 8007400:	75bb      	strb	r3, [r7, #22]
            break;
 8007402:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007404:	7dbb      	ldrb	r3, [r7, #22]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d119      	bne.n	800743e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b03      	cmp	r3, #3
 8007414:	d113      	bne.n	800743e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007416:	7dba      	ldrb	r2, [r7, #22]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	32ae      	adds	r2, #174	@ 0xae
 800741c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00b      	beq.n	800743e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007426:	7dba      	ldrb	r2, [r7, #22]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800742e:	7dba      	ldrb	r2, [r7, #22]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	32ae      	adds	r2, #174	@ 0xae
 8007434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	68f8      	ldr	r0, [r7, #12]
 800743c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f001 f95a 	bl	80086f8 <USBD_CtlSendStatus>
 8007444:	e032      	b.n	80074ac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007446:	7afb      	ldrb	r3, [r7, #11]
 8007448:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800744c:	b2db      	uxtb	r3, r3
 800744e:	4619      	mov	r1, r3
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f000 fa37 	bl	80078c4 <USBD_CoreFindEP>
 8007456:	4603      	mov	r3, r0
 8007458:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800745a:	7dbb      	ldrb	r3, [r7, #22]
 800745c:	2bff      	cmp	r3, #255	@ 0xff
 800745e:	d025      	beq.n	80074ac <USBD_LL_DataOutStage+0x15c>
 8007460:	7dbb      	ldrb	r3, [r7, #22]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d122      	bne.n	80074ac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800746c:	b2db      	uxtb	r3, r3
 800746e:	2b03      	cmp	r3, #3
 8007470:	d117      	bne.n	80074a2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007472:	7dba      	ldrb	r2, [r7, #22]
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	32ae      	adds	r2, #174	@ 0xae
 8007478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00f      	beq.n	80074a2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007482:	7dba      	ldrb	r2, [r7, #22]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800748a:	7dba      	ldrb	r2, [r7, #22]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	32ae      	adds	r2, #174	@ 0xae
 8007490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	7afa      	ldrb	r2, [r7, #11]
 8007498:	4611      	mov	r1, r2
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	4798      	blx	r3
 800749e:	4603      	mov	r3, r0
 80074a0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80074a2:	7dfb      	ldrb	r3, [r7, #23]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d001      	beq.n	80074ac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80074a8:	7dfb      	ldrb	r3, [r7, #23]
 80074aa:	e000      	b.n	80074ae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3718      	adds	r7, #24
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b086      	sub	sp, #24
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	60f8      	str	r0, [r7, #12]
 80074be:	460b      	mov	r3, r1
 80074c0:	607a      	str	r2, [r7, #4]
 80074c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80074c4:	7afb      	ldrb	r3, [r7, #11]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d16f      	bne.n	80075aa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	3314      	adds	r3, #20
 80074ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d15a      	bne.n	8007590 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	689a      	ldr	r2, [r3, #8]
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d914      	bls.n	8007510 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	1ad2      	subs	r2, r2, r3
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	461a      	mov	r2, r3
 80074fa:	6879      	ldr	r1, [r7, #4]
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f001 f8bc 	bl	800867a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007502:	2300      	movs	r3, #0
 8007504:	2200      	movs	r2, #0
 8007506:	2100      	movs	r1, #0
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f001 fdad 	bl	8009068 <USBD_LL_PrepareReceive>
 800750e:	e03f      	b.n	8007590 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	68da      	ldr	r2, [r3, #12]
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	429a      	cmp	r2, r3
 800751a:	d11c      	bne.n	8007556 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	685a      	ldr	r2, [r3, #4]
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007524:	429a      	cmp	r2, r3
 8007526:	d316      	bcc.n	8007556 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	685a      	ldr	r2, [r3, #4]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007532:	429a      	cmp	r2, r3
 8007534:	d20f      	bcs.n	8007556 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007536:	2200      	movs	r2, #0
 8007538:	2100      	movs	r1, #0
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f001 f89d 	bl	800867a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007548:	2300      	movs	r3, #0
 800754a:	2200      	movs	r2, #0
 800754c:	2100      	movs	r1, #0
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f001 fd8a 	bl	8009068 <USBD_LL_PrepareReceive>
 8007554:	e01c      	b.n	8007590 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b03      	cmp	r3, #3
 8007560:	d10f      	bne.n	8007582 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d009      	beq.n	8007582 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007582:	2180      	movs	r1, #128	@ 0x80
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f001 fcc5 	bl	8008f14 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f001 f8c7 	bl	800871e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d03a      	beq.n	8007610 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f7ff fe42 	bl	8007224 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80075a8:	e032      	b.n	8007610 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80075aa:	7afb      	ldrb	r3, [r7, #11]
 80075ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	4619      	mov	r1, r3
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f000 f985 	bl	80078c4 <USBD_CoreFindEP>
 80075ba:	4603      	mov	r3, r0
 80075bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075be:	7dfb      	ldrb	r3, [r7, #23]
 80075c0:	2bff      	cmp	r3, #255	@ 0xff
 80075c2:	d025      	beq.n	8007610 <USBD_LL_DataInStage+0x15a>
 80075c4:	7dfb      	ldrb	r3, [r7, #23]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d122      	bne.n	8007610 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b03      	cmp	r3, #3
 80075d4:	d11c      	bne.n	8007610 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80075d6:	7dfa      	ldrb	r2, [r7, #23]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	32ae      	adds	r2, #174	@ 0xae
 80075dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e0:	695b      	ldr	r3, [r3, #20]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d014      	beq.n	8007610 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80075e6:	7dfa      	ldrb	r2, [r7, #23]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80075ee:	7dfa      	ldrb	r2, [r7, #23]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	32ae      	adds	r2, #174	@ 0xae
 80075f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	7afa      	ldrb	r2, [r7, #11]
 80075fc:	4611      	mov	r1, r2
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	4798      	blx	r3
 8007602:	4603      	mov	r3, r0
 8007604:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007606:	7dbb      	ldrb	r3, [r7, #22]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800760c:	7dbb      	ldrb	r3, [r7, #22]
 800760e:	e000      	b.n	8007612 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3718      	adds	r7, #24
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b084      	sub	sp, #16
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007622:	2300      	movs	r3, #0
 8007624:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2200      	movs	r2, #0
 8007648:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007652:	2b00      	cmp	r3, #0
 8007654:	d014      	beq.n	8007680 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00e      	beq.n	8007680 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	6852      	ldr	r2, [r2, #4]
 800766e:	b2d2      	uxtb	r2, r2
 8007670:	4611      	mov	r1, r2
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	4798      	blx	r3
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800767c:	2303      	movs	r3, #3
 800767e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007680:	2340      	movs	r3, #64	@ 0x40
 8007682:	2200      	movs	r2, #0
 8007684:	2100      	movs	r1, #0
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f001 fbff 	bl	8008e8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2240      	movs	r2, #64	@ 0x40
 8007698:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800769c:	2340      	movs	r3, #64	@ 0x40
 800769e:	2200      	movs	r2, #0
 80076a0:	2180      	movs	r1, #128	@ 0x80
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f001 fbf1 	bl	8008e8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2240      	movs	r2, #64	@ 0x40
 80076b2:	621a      	str	r2, [r3, #32]

  return ret;
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80076be:	b480      	push	{r7}
 80076c0:	b083      	sub	sp, #12
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	460b      	mov	r3, r1
 80076c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	78fa      	ldrb	r2, [r7, #3]
 80076ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80076d0:	2300      	movs	r3, #0
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	370c      	adds	r7, #12
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr

080076de <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80076de:	b480      	push	{r7}
 80076e0:	b083      	sub	sp, #12
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b04      	cmp	r3, #4
 80076f0:	d006      	beq.n	8007700 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076f8:	b2da      	uxtb	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2204      	movs	r2, #4
 8007704:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007724:	b2db      	uxtb	r3, r3
 8007726:	2b04      	cmp	r3, #4
 8007728:	d106      	bne.n	8007738 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007730:	b2da      	uxtb	r2, r3
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	370c      	adds	r7, #12
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr

08007746 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007746:	b580      	push	{r7, lr}
 8007748:	b082      	sub	sp, #8
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b03      	cmp	r3, #3
 8007758:	d110      	bne.n	800777c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00b      	beq.n	800777c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800776a:	69db      	ldr	r3, [r3, #28]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007776:	69db      	ldr	r3, [r3, #28]
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3708      	adds	r7, #8
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b082      	sub	sp, #8
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
 800778e:	460b      	mov	r3, r1
 8007790:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	32ae      	adds	r2, #174	@ 0xae
 800779c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e01c      	b.n	80077e2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	2b03      	cmp	r3, #3
 80077b2:	d115      	bne.n	80077e0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	32ae      	adds	r2, #174	@ 0xae
 80077be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077c2:	6a1b      	ldr	r3, [r3, #32]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d00b      	beq.n	80077e0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	32ae      	adds	r2, #174	@ 0xae
 80077d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	78fa      	ldrb	r2, [r7, #3]
 80077da:	4611      	mov	r1, r2
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b082      	sub	sp, #8
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
 80077f2:	460b      	mov	r3, r1
 80077f4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	32ae      	adds	r2, #174	@ 0xae
 8007800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d101      	bne.n	800780c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007808:	2303      	movs	r3, #3
 800780a:	e01c      	b.n	8007846 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007812:	b2db      	uxtb	r3, r3
 8007814:	2b03      	cmp	r3, #3
 8007816:	d115      	bne.n	8007844 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	32ae      	adds	r2, #174	@ 0xae
 8007822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00b      	beq.n	8007844 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	32ae      	adds	r2, #174	@ 0xae
 8007836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800783a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800783c:	78fa      	ldrb	r2, [r7, #3]
 800783e:	4611      	mov	r1, r2
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3708      	adds	r7, #8
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800784e:	b480      	push	{r7}
 8007850:	b083      	sub	sp, #12
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800786c:	2300      	movs	r3, #0
 800786e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00e      	beq.n	80078a0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	6852      	ldr	r2, [r2, #4]
 800788e:	b2d2      	uxtb	r2, r2
 8007890:	4611      	mov	r1, r2
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	4798      	blx	r3
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d001      	beq.n	80078a0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800789c:	2303      	movs	r3, #3
 800789e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80078aa:	b480      	push	{r7}
 80078ac:	b083      	sub	sp, #12
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	6078      	str	r0, [r7, #4]
 80078b2:	460b      	mov	r3, r1
 80078b4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80078b6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	460b      	mov	r3, r1
 80078ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80078d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr

080078de <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b086      	sub	sp, #24
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
 80078e6:	460b      	mov	r3, r1
 80078e8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80078f2:	2300      	movs	r3, #0
 80078f4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	885b      	ldrh	r3, [r3, #2]
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	68fa      	ldr	r2, [r7, #12]
 80078fe:	7812      	ldrb	r2, [r2, #0]
 8007900:	4293      	cmp	r3, r2
 8007902:	d91f      	bls.n	8007944 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800790a:	e013      	b.n	8007934 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800790c:	f107 030a 	add.w	r3, r7, #10
 8007910:	4619      	mov	r1, r3
 8007912:	6978      	ldr	r0, [r7, #20]
 8007914:	f000 f81b 	bl	800794e <USBD_GetNextDesc>
 8007918:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	785b      	ldrb	r3, [r3, #1]
 800791e:	2b05      	cmp	r3, #5
 8007920:	d108      	bne.n	8007934 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	789b      	ldrb	r3, [r3, #2]
 800792a:	78fa      	ldrb	r2, [r7, #3]
 800792c:	429a      	cmp	r2, r3
 800792e:	d008      	beq.n	8007942 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007930:	2300      	movs	r3, #0
 8007932:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	885b      	ldrh	r3, [r3, #2]
 8007938:	b29a      	uxth	r2, r3
 800793a:	897b      	ldrh	r3, [r7, #10]
 800793c:	429a      	cmp	r2, r3
 800793e:	d8e5      	bhi.n	800790c <USBD_GetEpDesc+0x2e>
 8007940:	e000      	b.n	8007944 <USBD_GetEpDesc+0x66>
          break;
 8007942:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007944:	693b      	ldr	r3, [r7, #16]
}
 8007946:	4618      	mov	r0, r3
 8007948:	3718      	adds	r7, #24
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}

0800794e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800794e:	b480      	push	{r7}
 8007950:	b085      	sub	sp, #20
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
 8007956:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	881b      	ldrh	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	7812      	ldrb	r2, [r2, #0]
 8007964:	4413      	add	r3, r2
 8007966:	b29a      	uxth	r2, r3
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	461a      	mov	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4413      	add	r3, r2
 8007976:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007978:	68fb      	ldr	r3, [r7, #12]
}
 800797a:	4618      	mov	r0, r3
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007986:	b480      	push	{r7}
 8007988:	b087      	sub	sp, #28
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	3301      	adds	r3, #1
 800799c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80079a4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80079a8:	021b      	lsls	r3, r3, #8
 80079aa:	b21a      	sxth	r2, r3
 80079ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	b21b      	sxth	r3, r3
 80079b4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80079b6:	89fb      	ldrh	r3, [r7, #14]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	371c      	adds	r7, #28
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80079ce:	2300      	movs	r3, #0
 80079d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079da:	2b40      	cmp	r3, #64	@ 0x40
 80079dc:	d005      	beq.n	80079ea <USBD_StdDevReq+0x26>
 80079de:	2b40      	cmp	r3, #64	@ 0x40
 80079e0:	d857      	bhi.n	8007a92 <USBD_StdDevReq+0xce>
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00f      	beq.n	8007a06 <USBD_StdDevReq+0x42>
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	d153      	bne.n	8007a92 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	32ae      	adds	r2, #174	@ 0xae
 80079f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	4798      	blx	r3
 8007a00:	4603      	mov	r3, r0
 8007a02:	73fb      	strb	r3, [r7, #15]
      break;
 8007a04:	e04a      	b.n	8007a9c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	785b      	ldrb	r3, [r3, #1]
 8007a0a:	2b09      	cmp	r3, #9
 8007a0c:	d83b      	bhi.n	8007a86 <USBD_StdDevReq+0xc2>
 8007a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a14 <USBD_StdDevReq+0x50>)
 8007a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a14:	08007a69 	.word	0x08007a69
 8007a18:	08007a7d 	.word	0x08007a7d
 8007a1c:	08007a87 	.word	0x08007a87
 8007a20:	08007a73 	.word	0x08007a73
 8007a24:	08007a87 	.word	0x08007a87
 8007a28:	08007a47 	.word	0x08007a47
 8007a2c:	08007a3d 	.word	0x08007a3d
 8007a30:	08007a87 	.word	0x08007a87
 8007a34:	08007a5f 	.word	0x08007a5f
 8007a38:	08007a51 	.word	0x08007a51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007a3c:	6839      	ldr	r1, [r7, #0]
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 fa3c 	bl	8007ebc <USBD_GetDescriptor>
          break;
 8007a44:	e024      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007a46:	6839      	ldr	r1, [r7, #0]
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 fba1 	bl	8008190 <USBD_SetAddress>
          break;
 8007a4e:	e01f      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007a50:	6839      	ldr	r1, [r7, #0]
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fbe0 	bl	8008218 <USBD_SetConfig>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	73fb      	strb	r3, [r7, #15]
          break;
 8007a5c:	e018      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007a5e:	6839      	ldr	r1, [r7, #0]
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 fc83 	bl	800836c <USBD_GetConfig>
          break;
 8007a66:	e013      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007a68:	6839      	ldr	r1, [r7, #0]
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 fcb4 	bl	80083d8 <USBD_GetStatus>
          break;
 8007a70:	e00e      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007a72:	6839      	ldr	r1, [r7, #0]
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fce3 	bl	8008440 <USBD_SetFeature>
          break;
 8007a7a:	e009      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007a7c:	6839      	ldr	r1, [r7, #0]
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fd07 	bl	8008492 <USBD_ClrFeature>
          break;
 8007a84:	e004      	b.n	8007a90 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007a86:	6839      	ldr	r1, [r7, #0]
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 fd5e 	bl	800854a <USBD_CtlError>
          break;
 8007a8e:	bf00      	nop
      }
      break;
 8007a90:	e004      	b.n	8007a9c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007a92:	6839      	ldr	r1, [r7, #0]
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f000 fd58 	bl	800854a <USBD_CtlError>
      break;
 8007a9a:	bf00      	nop
  }

  return ret;
 8007a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop

08007aa8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	781b      	ldrb	r3, [r3, #0]
 8007aba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007abe:	2b40      	cmp	r3, #64	@ 0x40
 8007ac0:	d005      	beq.n	8007ace <USBD_StdItfReq+0x26>
 8007ac2:	2b40      	cmp	r3, #64	@ 0x40
 8007ac4:	d852      	bhi.n	8007b6c <USBD_StdItfReq+0xc4>
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d001      	beq.n	8007ace <USBD_StdItfReq+0x26>
 8007aca:	2b20      	cmp	r3, #32
 8007acc:	d14e      	bne.n	8007b6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d840      	bhi.n	8007b5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	889b      	ldrh	r3, [r3, #4]
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d836      	bhi.n	8007b54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	889b      	ldrh	r3, [r3, #4]
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	4619      	mov	r1, r3
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7ff fedb 	bl	80078aa <USBD_CoreFindIF>
 8007af4:	4603      	mov	r3, r0
 8007af6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007af8:	7bbb      	ldrb	r3, [r7, #14]
 8007afa:	2bff      	cmp	r3, #255	@ 0xff
 8007afc:	d01d      	beq.n	8007b3a <USBD_StdItfReq+0x92>
 8007afe:	7bbb      	ldrb	r3, [r7, #14]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d11a      	bne.n	8007b3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007b04:	7bba      	ldrb	r2, [r7, #14]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	32ae      	adds	r2, #174	@ 0xae
 8007b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d00f      	beq.n	8007b34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007b14:	7bba      	ldrb	r2, [r7, #14]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007b1c:	7bba      	ldrb	r2, [r7, #14]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	32ae      	adds	r2, #174	@ 0xae
 8007b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	6839      	ldr	r1, [r7, #0]
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	4798      	blx	r3
 8007b2e:	4603      	mov	r3, r0
 8007b30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007b32:	e004      	b.n	8007b3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007b34:	2303      	movs	r3, #3
 8007b36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007b38:	e001      	b.n	8007b3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	88db      	ldrh	r3, [r3, #6]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d110      	bne.n	8007b68 <USBD_StdItfReq+0xc0>
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10d      	bne.n	8007b68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 fdd3 	bl	80086f8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007b52:	e009      	b.n	8007b68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007b54:	6839      	ldr	r1, [r7, #0]
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 fcf7 	bl	800854a <USBD_CtlError>
          break;
 8007b5c:	e004      	b.n	8007b68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007b5e:	6839      	ldr	r1, [r7, #0]
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fcf2 	bl	800854a <USBD_CtlError>
          break;
 8007b66:	e000      	b.n	8007b6a <USBD_StdItfReq+0xc2>
          break;
 8007b68:	bf00      	nop
      }
      break;
 8007b6a:	e004      	b.n	8007b76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007b6c:	6839      	ldr	r1, [r7, #0]
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 fceb 	bl	800854a <USBD_CtlError>
      break;
 8007b74:	bf00      	nop
  }

  return ret;
 8007b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	889b      	ldrh	r3, [r3, #4]
 8007b92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b9c:	2b40      	cmp	r3, #64	@ 0x40
 8007b9e:	d007      	beq.n	8007bb0 <USBD_StdEPReq+0x30>
 8007ba0:	2b40      	cmp	r3, #64	@ 0x40
 8007ba2:	f200 817f 	bhi.w	8007ea4 <USBD_StdEPReq+0x324>
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d02a      	beq.n	8007c00 <USBD_StdEPReq+0x80>
 8007baa:	2b20      	cmp	r3, #32
 8007bac:	f040 817a 	bne.w	8007ea4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007bb0:	7bbb      	ldrb	r3, [r7, #14]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7ff fe85 	bl	80078c4 <USBD_CoreFindEP>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007bbe:	7b7b      	ldrb	r3, [r7, #13]
 8007bc0:	2bff      	cmp	r3, #255	@ 0xff
 8007bc2:	f000 8174 	beq.w	8007eae <USBD_StdEPReq+0x32e>
 8007bc6:	7b7b      	ldrb	r3, [r7, #13]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f040 8170 	bne.w	8007eae <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007bce:	7b7a      	ldrb	r2, [r7, #13]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007bd6:	7b7a      	ldrb	r2, [r7, #13]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	32ae      	adds	r2, #174	@ 0xae
 8007bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 8163 	beq.w	8007eae <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007be8:	7b7a      	ldrb	r2, [r7, #13]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	32ae      	adds	r2, #174	@ 0xae
 8007bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	4798      	blx	r3
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007bfe:	e156      	b.n	8007eae <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	785b      	ldrb	r3, [r3, #1]
 8007c04:	2b03      	cmp	r3, #3
 8007c06:	d008      	beq.n	8007c1a <USBD_StdEPReq+0x9a>
 8007c08:	2b03      	cmp	r3, #3
 8007c0a:	f300 8145 	bgt.w	8007e98 <USBD_StdEPReq+0x318>
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 809b 	beq.w	8007d4a <USBD_StdEPReq+0x1ca>
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d03c      	beq.n	8007c92 <USBD_StdEPReq+0x112>
 8007c18:	e13e      	b.n	8007e98 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c20:	b2db      	uxtb	r3, r3
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	d002      	beq.n	8007c2c <USBD_StdEPReq+0xac>
 8007c26:	2b03      	cmp	r3, #3
 8007c28:	d016      	beq.n	8007c58 <USBD_StdEPReq+0xd8>
 8007c2a:	e02c      	b.n	8007c86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c2c:	7bbb      	ldrb	r3, [r7, #14]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00d      	beq.n	8007c4e <USBD_StdEPReq+0xce>
 8007c32:	7bbb      	ldrb	r3, [r7, #14]
 8007c34:	2b80      	cmp	r3, #128	@ 0x80
 8007c36:	d00a      	beq.n	8007c4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007c38:	7bbb      	ldrb	r3, [r7, #14]
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f001 f969 	bl	8008f14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c42:	2180      	movs	r1, #128	@ 0x80
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f001 f965 	bl	8008f14 <USBD_LL_StallEP>
 8007c4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007c4c:	e020      	b.n	8007c90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007c4e:	6839      	ldr	r1, [r7, #0]
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 fc7a 	bl	800854a <USBD_CtlError>
              break;
 8007c56:	e01b      	b.n	8007c90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	885b      	ldrh	r3, [r3, #2]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10e      	bne.n	8007c7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007c60:	7bbb      	ldrb	r3, [r7, #14]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00b      	beq.n	8007c7e <USBD_StdEPReq+0xfe>
 8007c66:	7bbb      	ldrb	r3, [r7, #14]
 8007c68:	2b80      	cmp	r3, #128	@ 0x80
 8007c6a:	d008      	beq.n	8007c7e <USBD_StdEPReq+0xfe>
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	88db      	ldrh	r3, [r3, #6]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d104      	bne.n	8007c7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007c74:	7bbb      	ldrb	r3, [r7, #14]
 8007c76:	4619      	mov	r1, r3
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f001 f94b 	bl	8008f14 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 fd3a 	bl	80086f8 <USBD_CtlSendStatus>

              break;
 8007c84:	e004      	b.n	8007c90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007c86:	6839      	ldr	r1, [r7, #0]
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 fc5e 	bl	800854a <USBD_CtlError>
              break;
 8007c8e:	bf00      	nop
          }
          break;
 8007c90:	e107      	b.n	8007ea2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b02      	cmp	r3, #2
 8007c9c:	d002      	beq.n	8007ca4 <USBD_StdEPReq+0x124>
 8007c9e:	2b03      	cmp	r3, #3
 8007ca0:	d016      	beq.n	8007cd0 <USBD_StdEPReq+0x150>
 8007ca2:	e04b      	b.n	8007d3c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ca4:	7bbb      	ldrb	r3, [r7, #14]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00d      	beq.n	8007cc6 <USBD_StdEPReq+0x146>
 8007caa:	7bbb      	ldrb	r3, [r7, #14]
 8007cac:	2b80      	cmp	r3, #128	@ 0x80
 8007cae:	d00a      	beq.n	8007cc6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007cb0:	7bbb      	ldrb	r3, [r7, #14]
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f001 f92d 	bl	8008f14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007cba:	2180      	movs	r1, #128	@ 0x80
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f001 f929 	bl	8008f14 <USBD_LL_StallEP>
 8007cc2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007cc4:	e040      	b.n	8007d48 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007cc6:	6839      	ldr	r1, [r7, #0]
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 fc3e 	bl	800854a <USBD_CtlError>
              break;
 8007cce:	e03b      	b.n	8007d48 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	885b      	ldrh	r3, [r3, #2]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d136      	bne.n	8007d46 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007cd8:	7bbb      	ldrb	r3, [r7, #14]
 8007cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d004      	beq.n	8007cec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007ce2:	7bbb      	ldrb	r3, [r7, #14]
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f001 f933 	bl	8008f52 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fd03 	bl	80086f8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007cf2:	7bbb      	ldrb	r3, [r7, #14]
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f7ff fde4 	bl	80078c4 <USBD_CoreFindEP>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d00:	7b7b      	ldrb	r3, [r7, #13]
 8007d02:	2bff      	cmp	r3, #255	@ 0xff
 8007d04:	d01f      	beq.n	8007d46 <USBD_StdEPReq+0x1c6>
 8007d06:	7b7b      	ldrb	r3, [r7, #13]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d11c      	bne.n	8007d46 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007d0c:	7b7a      	ldrb	r2, [r7, #13]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007d14:	7b7a      	ldrb	r2, [r7, #13]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	32ae      	adds	r2, #174	@ 0xae
 8007d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d010      	beq.n	8007d46 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007d24:	7b7a      	ldrb	r2, [r7, #13]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	32ae      	adds	r2, #174	@ 0xae
 8007d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	6839      	ldr	r1, [r7, #0]
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	4798      	blx	r3
 8007d36:	4603      	mov	r3, r0
 8007d38:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007d3a:	e004      	b.n	8007d46 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007d3c:	6839      	ldr	r1, [r7, #0]
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 fc03 	bl	800854a <USBD_CtlError>
              break;
 8007d44:	e000      	b.n	8007d48 <USBD_StdEPReq+0x1c8>
              break;
 8007d46:	bf00      	nop
          }
          break;
 8007d48:	e0ab      	b.n	8007ea2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d002      	beq.n	8007d5c <USBD_StdEPReq+0x1dc>
 8007d56:	2b03      	cmp	r3, #3
 8007d58:	d032      	beq.n	8007dc0 <USBD_StdEPReq+0x240>
 8007d5a:	e097      	b.n	8007e8c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007d5c:	7bbb      	ldrb	r3, [r7, #14]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d007      	beq.n	8007d72 <USBD_StdEPReq+0x1f2>
 8007d62:	7bbb      	ldrb	r3, [r7, #14]
 8007d64:	2b80      	cmp	r3, #128	@ 0x80
 8007d66:	d004      	beq.n	8007d72 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007d68:	6839      	ldr	r1, [r7, #0]
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 fbed 	bl	800854a <USBD_CtlError>
                break;
 8007d70:	e091      	b.n	8007e96 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	da0b      	bge.n	8007d92 <USBD_StdEPReq+0x212>
 8007d7a:	7bbb      	ldrb	r3, [r7, #14]
 8007d7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	3310      	adds	r3, #16
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	3304      	adds	r3, #4
 8007d90:	e00b      	b.n	8007daa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d92:	7bbb      	ldrb	r3, [r7, #14]
 8007d94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d98:	4613      	mov	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4413      	add	r3, r2
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	4413      	add	r3, r2
 8007da8:	3304      	adds	r3, #4
 8007daa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2200      	movs	r2, #0
 8007db0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	2202      	movs	r2, #2
 8007db6:	4619      	mov	r1, r3
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fc43 	bl	8008644 <USBD_CtlSendData>
              break;
 8007dbe:	e06a      	b.n	8007e96 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007dc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	da11      	bge.n	8007dec <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007dc8:	7bbb      	ldrb	r3, [r7, #14]
 8007dca:	f003 020f 	and.w	r2, r3, #15
 8007dce:	6879      	ldr	r1, [r7, #4]
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	4413      	add	r3, r2
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	440b      	add	r3, r1
 8007dda:	3324      	adds	r3, #36	@ 0x24
 8007ddc:	881b      	ldrh	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d117      	bne.n	8007e12 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007de2:	6839      	ldr	r1, [r7, #0]
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 fbb0 	bl	800854a <USBD_CtlError>
                  break;
 8007dea:	e054      	b.n	8007e96 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007dec:	7bbb      	ldrb	r3, [r7, #14]
 8007dee:	f003 020f 	and.w	r2, r3, #15
 8007df2:	6879      	ldr	r1, [r7, #4]
 8007df4:	4613      	mov	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	4413      	add	r3, r2
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	440b      	add	r3, r1
 8007dfe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007e02:	881b      	ldrh	r3, [r3, #0]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d104      	bne.n	8007e12 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007e08:	6839      	ldr	r1, [r7, #0]
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 fb9d 	bl	800854a <USBD_CtlError>
                  break;
 8007e10:	e041      	b.n	8007e96 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	da0b      	bge.n	8007e32 <USBD_StdEPReq+0x2b2>
 8007e1a:	7bbb      	ldrb	r3, [r7, #14]
 8007e1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e20:	4613      	mov	r3, r2
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	4413      	add	r3, r2
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	3310      	adds	r3, #16
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	4413      	add	r3, r2
 8007e2e:	3304      	adds	r3, #4
 8007e30:	e00b      	b.n	8007e4a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007e32:	7bbb      	ldrb	r3, [r7, #14]
 8007e34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e38:	4613      	mov	r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	4413      	add	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	4413      	add	r3, r2
 8007e48:	3304      	adds	r3, #4
 8007e4a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007e4c:	7bbb      	ldrb	r3, [r7, #14]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d002      	beq.n	8007e58 <USBD_StdEPReq+0x2d8>
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	2b80      	cmp	r3, #128	@ 0x80
 8007e56:	d103      	bne.n	8007e60 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	601a      	str	r2, [r3, #0]
 8007e5e:	e00e      	b.n	8007e7e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007e60:	7bbb      	ldrb	r3, [r7, #14]
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f001 f893 	bl	8008f90 <USBD_LL_IsStallEP>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d003      	beq.n	8007e78 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	2201      	movs	r2, #1
 8007e74:	601a      	str	r2, [r3, #0]
 8007e76:	e002      	b.n	8007e7e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	2202      	movs	r2, #2
 8007e82:	4619      	mov	r1, r3
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 fbdd 	bl	8008644 <USBD_CtlSendData>
              break;
 8007e8a:	e004      	b.n	8007e96 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007e8c:	6839      	ldr	r1, [r7, #0]
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 fb5b 	bl	800854a <USBD_CtlError>
              break;
 8007e94:	bf00      	nop
          }
          break;
 8007e96:	e004      	b.n	8007ea2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007e98:	6839      	ldr	r1, [r7, #0]
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 fb55 	bl	800854a <USBD_CtlError>
          break;
 8007ea0:	bf00      	nop
      }
      break;
 8007ea2:	e005      	b.n	8007eb0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007ea4:	6839      	ldr	r1, [r7, #0]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fb4f 	bl	800854a <USBD_CtlError>
      break;
 8007eac:	e000      	b.n	8007eb0 <USBD_StdEPReq+0x330>
      break;
 8007eae:	bf00      	nop
  }

  return ret;
 8007eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3710      	adds	r7, #16
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
	...

08007ebc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	885b      	ldrh	r3, [r3, #2]
 8007ed6:	0a1b      	lsrs	r3, r3, #8
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	3b01      	subs	r3, #1
 8007edc:	2b06      	cmp	r3, #6
 8007ede:	f200 8128 	bhi.w	8008132 <USBD_GetDescriptor+0x276>
 8007ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee8 <USBD_GetDescriptor+0x2c>)
 8007ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee8:	08007f05 	.word	0x08007f05
 8007eec:	08007f1d 	.word	0x08007f1d
 8007ef0:	08007f5d 	.word	0x08007f5d
 8007ef4:	08008133 	.word	0x08008133
 8007ef8:	08008133 	.word	0x08008133
 8007efc:	080080d3 	.word	0x080080d3
 8007f00:	080080ff 	.word	0x080080ff
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	7c12      	ldrb	r2, [r2, #16]
 8007f10:	f107 0108 	add.w	r1, r7, #8
 8007f14:	4610      	mov	r0, r2
 8007f16:	4798      	blx	r3
 8007f18:	60f8      	str	r0, [r7, #12]
      break;
 8007f1a:	e112      	b.n	8008142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	7c1b      	ldrb	r3, [r3, #16]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10d      	bne.n	8007f40 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f2c:	f107 0208 	add.w	r2, r7, #8
 8007f30:	4610      	mov	r0, r2
 8007f32:	4798      	blx	r3
 8007f34:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	2202      	movs	r2, #2
 8007f3c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007f3e:	e100      	b.n	8008142 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f48:	f107 0208 	add.w	r2, r7, #8
 8007f4c:	4610      	mov	r0, r2
 8007f4e:	4798      	blx	r3
 8007f50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	3301      	adds	r3, #1
 8007f56:	2202      	movs	r2, #2
 8007f58:	701a      	strb	r2, [r3, #0]
      break;
 8007f5a:	e0f2      	b.n	8008142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	885b      	ldrh	r3, [r3, #2]
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b05      	cmp	r3, #5
 8007f64:	f200 80ac 	bhi.w	80080c0 <USBD_GetDescriptor+0x204>
 8007f68:	a201      	add	r2, pc, #4	@ (adr r2, 8007f70 <USBD_GetDescriptor+0xb4>)
 8007f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6e:	bf00      	nop
 8007f70:	08007f89 	.word	0x08007f89
 8007f74:	08007fbd 	.word	0x08007fbd
 8007f78:	08007ff1 	.word	0x08007ff1
 8007f7c:	08008025 	.word	0x08008025
 8007f80:	08008059 	.word	0x08008059
 8007f84:	0800808d 	.word	0x0800808d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00b      	beq.n	8007fac <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	7c12      	ldrb	r2, [r2, #16]
 8007fa0:	f107 0108 	add.w	r1, r7, #8
 8007fa4:	4610      	mov	r0, r2
 8007fa6:	4798      	blx	r3
 8007fa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007faa:	e091      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fac:	6839      	ldr	r1, [r7, #0]
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 facb 	bl	800854a <USBD_CtlError>
            err++;
 8007fb4:	7afb      	ldrb	r3, [r7, #11]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	72fb      	strb	r3, [r7, #11]
          break;
 8007fba:	e089      	b.n	80080d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00b      	beq.n	8007fe0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	7c12      	ldrb	r2, [r2, #16]
 8007fd4:	f107 0108 	add.w	r1, r7, #8
 8007fd8:	4610      	mov	r0, r2
 8007fda:	4798      	blx	r3
 8007fdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fde:	e077      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fe0:	6839      	ldr	r1, [r7, #0]
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f000 fab1 	bl	800854a <USBD_CtlError>
            err++;
 8007fe8:	7afb      	ldrb	r3, [r7, #11]
 8007fea:	3301      	adds	r3, #1
 8007fec:	72fb      	strb	r3, [r7, #11]
          break;
 8007fee:	e06f      	b.n	80080d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00b      	beq.n	8008014 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	7c12      	ldrb	r2, [r2, #16]
 8008008:	f107 0108 	add.w	r1, r7, #8
 800800c:	4610      	mov	r0, r2
 800800e:	4798      	blx	r3
 8008010:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008012:	e05d      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008014:	6839      	ldr	r1, [r7, #0]
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fa97 	bl	800854a <USBD_CtlError>
            err++;
 800801c:	7afb      	ldrb	r3, [r7, #11]
 800801e:	3301      	adds	r3, #1
 8008020:	72fb      	strb	r3, [r7, #11]
          break;
 8008022:	e055      	b.n	80080d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800802a:	691b      	ldr	r3, [r3, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	7c12      	ldrb	r2, [r2, #16]
 800803c:	f107 0108 	add.w	r1, r7, #8
 8008040:	4610      	mov	r0, r2
 8008042:	4798      	blx	r3
 8008044:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008046:	e043      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 fa7d 	bl	800854a <USBD_CtlError>
            err++;
 8008050:	7afb      	ldrb	r3, [r7, #11]
 8008052:	3301      	adds	r3, #1
 8008054:	72fb      	strb	r3, [r7, #11]
          break;
 8008056:	e03b      	b.n	80080d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00b      	beq.n	800807c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	7c12      	ldrb	r2, [r2, #16]
 8008070:	f107 0108 	add.w	r1, r7, #8
 8008074:	4610      	mov	r0, r2
 8008076:	4798      	blx	r3
 8008078:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800807a:	e029      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800807c:	6839      	ldr	r1, [r7, #0]
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fa63 	bl	800854a <USBD_CtlError>
            err++;
 8008084:	7afb      	ldrb	r3, [r7, #11]
 8008086:	3301      	adds	r3, #1
 8008088:	72fb      	strb	r3, [r7, #11]
          break;
 800808a:	e021      	b.n	80080d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800809e:	699b      	ldr	r3, [r3, #24]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	7c12      	ldrb	r2, [r2, #16]
 80080a4:	f107 0108 	add.w	r1, r7, #8
 80080a8:	4610      	mov	r0, r2
 80080aa:	4798      	blx	r3
 80080ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080ae:	e00f      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80080b0:	6839      	ldr	r1, [r7, #0]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fa49 	bl	800854a <USBD_CtlError>
            err++;
 80080b8:	7afb      	ldrb	r3, [r7, #11]
 80080ba:	3301      	adds	r3, #1
 80080bc:	72fb      	strb	r3, [r7, #11]
          break;
 80080be:	e007      	b.n	80080d0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80080c0:	6839      	ldr	r1, [r7, #0]
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fa41 	bl	800854a <USBD_CtlError>
          err++;
 80080c8:	7afb      	ldrb	r3, [r7, #11]
 80080ca:	3301      	adds	r3, #1
 80080cc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80080ce:	bf00      	nop
      }
      break;
 80080d0:	e037      	b.n	8008142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	7c1b      	ldrb	r3, [r3, #16]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d109      	bne.n	80080ee <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080e2:	f107 0208 	add.w	r2, r7, #8
 80080e6:	4610      	mov	r0, r2
 80080e8:	4798      	blx	r3
 80080ea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80080ec:	e029      	b.n	8008142 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80080ee:	6839      	ldr	r1, [r7, #0]
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fa2a 	bl	800854a <USBD_CtlError>
        err++;
 80080f6:	7afb      	ldrb	r3, [r7, #11]
 80080f8:	3301      	adds	r3, #1
 80080fa:	72fb      	strb	r3, [r7, #11]
      break;
 80080fc:	e021      	b.n	8008142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	7c1b      	ldrb	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10d      	bne.n	8008122 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800810c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800810e:	f107 0208 	add.w	r2, r7, #8
 8008112:	4610      	mov	r0, r2
 8008114:	4798      	blx	r3
 8008116:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	3301      	adds	r3, #1
 800811c:	2207      	movs	r2, #7
 800811e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008120:	e00f      	b.n	8008142 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008122:	6839      	ldr	r1, [r7, #0]
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fa10 	bl	800854a <USBD_CtlError>
        err++;
 800812a:	7afb      	ldrb	r3, [r7, #11]
 800812c:	3301      	adds	r3, #1
 800812e:	72fb      	strb	r3, [r7, #11]
      break;
 8008130:	e007      	b.n	8008142 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008132:	6839      	ldr	r1, [r7, #0]
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 fa08 	bl	800854a <USBD_CtlError>
      err++;
 800813a:	7afb      	ldrb	r3, [r7, #11]
 800813c:	3301      	adds	r3, #1
 800813e:	72fb      	strb	r3, [r7, #11]
      break;
 8008140:	bf00      	nop
  }

  if (err != 0U)
 8008142:	7afb      	ldrb	r3, [r7, #11]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d11e      	bne.n	8008186 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	88db      	ldrh	r3, [r3, #6]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d016      	beq.n	800817e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008150:	893b      	ldrh	r3, [r7, #8]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00e      	beq.n	8008174 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	88da      	ldrh	r2, [r3, #6]
 800815a:	893b      	ldrh	r3, [r7, #8]
 800815c:	4293      	cmp	r3, r2
 800815e:	bf28      	it	cs
 8008160:	4613      	movcs	r3, r2
 8008162:	b29b      	uxth	r3, r3
 8008164:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008166:	893b      	ldrh	r3, [r7, #8]
 8008168:	461a      	mov	r2, r3
 800816a:	68f9      	ldr	r1, [r7, #12]
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fa69 	bl	8008644 <USBD_CtlSendData>
 8008172:	e009      	b.n	8008188 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008174:	6839      	ldr	r1, [r7, #0]
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 f9e7 	bl	800854a <USBD_CtlError>
 800817c:	e004      	b.n	8008188 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 faba 	bl	80086f8 <USBD_CtlSendStatus>
 8008184:	e000      	b.n	8008188 <USBD_GetDescriptor+0x2cc>
    return;
 8008186:	bf00      	nop
  }
}
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop

08008190 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	889b      	ldrh	r3, [r3, #4]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d131      	bne.n	8008206 <USBD_SetAddress+0x76>
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	88db      	ldrh	r3, [r3, #6]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d12d      	bne.n	8008206 <USBD_SetAddress+0x76>
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	885b      	ldrh	r3, [r3, #2]
 80081ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80081b0:	d829      	bhi.n	8008206 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	885b      	ldrh	r3, [r3, #2]
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081bc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	2b03      	cmp	r3, #3
 80081c8:	d104      	bne.n	80081d4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80081ca:	6839      	ldr	r1, [r7, #0]
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f000 f9bc 	bl	800854a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081d2:	e01d      	b.n	8008210 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	7bfa      	ldrb	r2, [r7, #15]
 80081d8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80081dc:	7bfb      	ldrb	r3, [r7, #15]
 80081de:	4619      	mov	r1, r3
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 ff01 	bl	8008fe8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 fa86 	bl	80086f8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d004      	beq.n	80081fc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2202      	movs	r2, #2
 80081f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081fa:	e009      	b.n	8008210 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008204:	e004      	b.n	8008210 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008206:	6839      	ldr	r1, [r7, #0]
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 f99e 	bl	800854a <USBD_CtlError>
  }
}
 800820e:	bf00      	nop
 8008210:	bf00      	nop
 8008212:	3710      	adds	r7, #16
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	885b      	ldrh	r3, [r3, #2]
 800822a:	b2da      	uxtb	r2, r3
 800822c:	4b4e      	ldr	r3, [pc, #312]	@ (8008368 <USBD_SetConfig+0x150>)
 800822e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008230:	4b4d      	ldr	r3, [pc, #308]	@ (8008368 <USBD_SetConfig+0x150>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d905      	bls.n	8008244 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008238:	6839      	ldr	r1, [r7, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f985 	bl	800854a <USBD_CtlError>
    return USBD_FAIL;
 8008240:	2303      	movs	r3, #3
 8008242:	e08c      	b.n	800835e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800824a:	b2db      	uxtb	r3, r3
 800824c:	2b02      	cmp	r3, #2
 800824e:	d002      	beq.n	8008256 <USBD_SetConfig+0x3e>
 8008250:	2b03      	cmp	r3, #3
 8008252:	d029      	beq.n	80082a8 <USBD_SetConfig+0x90>
 8008254:	e075      	b.n	8008342 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008256:	4b44      	ldr	r3, [pc, #272]	@ (8008368 <USBD_SetConfig+0x150>)
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d020      	beq.n	80082a0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800825e:	4b42      	ldr	r3, [pc, #264]	@ (8008368 <USBD_SetConfig+0x150>)
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	461a      	mov	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008268:	4b3f      	ldr	r3, [pc, #252]	@ (8008368 <USBD_SetConfig+0x150>)
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	4619      	mov	r1, r3
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7fe ffe3 	bl	800723a <USBD_SetClassConfig>
 8008274:	4603      	mov	r3, r0
 8008276:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d008      	beq.n	8008290 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800827e:	6839      	ldr	r1, [r7, #0]
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f962 	bl	800854a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2202      	movs	r2, #2
 800828a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800828e:	e065      	b.n	800835c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 fa31 	bl	80086f8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2203      	movs	r2, #3
 800829a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800829e:	e05d      	b.n	800835c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 fa29 	bl	80086f8 <USBD_CtlSendStatus>
      break;
 80082a6:	e059      	b.n	800835c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80082a8:	4b2f      	ldr	r3, [pc, #188]	@ (8008368 <USBD_SetConfig+0x150>)
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d112      	bne.n	80082d6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80082b8:	4b2b      	ldr	r3, [pc, #172]	@ (8008368 <USBD_SetConfig+0x150>)
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	461a      	mov	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80082c2:	4b29      	ldr	r3, [pc, #164]	@ (8008368 <USBD_SetConfig+0x150>)
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	4619      	mov	r1, r3
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f7fe ffd2 	bl	8007272 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 fa12 	bl	80086f8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80082d4:	e042      	b.n	800835c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80082d6:	4b24      	ldr	r3, [pc, #144]	@ (8008368 <USBD_SetConfig+0x150>)
 80082d8:	781b      	ldrb	r3, [r3, #0]
 80082da:	461a      	mov	r2, r3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d02a      	beq.n	800833a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	4619      	mov	r1, r3
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f7fe ffc0 	bl	8007272 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80082f2:	4b1d      	ldr	r3, [pc, #116]	@ (8008368 <USBD_SetConfig+0x150>)
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	461a      	mov	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80082fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008368 <USBD_SetConfig+0x150>)
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	4619      	mov	r1, r3
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f7fe ff99 	bl	800723a <USBD_SetClassConfig>
 8008308:	4603      	mov	r3, r0
 800830a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800830c:	7bfb      	ldrb	r3, [r7, #15]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00f      	beq.n	8008332 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008312:	6839      	ldr	r1, [r7, #0]
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 f918 	bl	800854a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	b2db      	uxtb	r3, r3
 8008320:	4619      	mov	r1, r3
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f7fe ffa5 	bl	8007272 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2202      	movs	r2, #2
 800832c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008330:	e014      	b.n	800835c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f9e0 	bl	80086f8 <USBD_CtlSendStatus>
      break;
 8008338:	e010      	b.n	800835c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f9dc 	bl	80086f8 <USBD_CtlSendStatus>
      break;
 8008340:	e00c      	b.n	800835c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008342:	6839      	ldr	r1, [r7, #0]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f900 	bl	800854a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800834a:	4b07      	ldr	r3, [pc, #28]	@ (8008368 <USBD_SetConfig+0x150>)
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	4619      	mov	r1, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f7fe ff8e 	bl	8007272 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008356:	2303      	movs	r3, #3
 8008358:	73fb      	strb	r3, [r7, #15]
      break;
 800835a:	bf00      	nop
  }

  return ret;
 800835c:	7bfb      	ldrb	r3, [r7, #15]
}
 800835e:	4618      	mov	r0, r3
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	200002ec 	.word	0x200002ec

0800836c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b082      	sub	sp, #8
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	88db      	ldrh	r3, [r3, #6]
 800837a:	2b01      	cmp	r3, #1
 800837c:	d004      	beq.n	8008388 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800837e:	6839      	ldr	r1, [r7, #0]
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 f8e2 	bl	800854a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008386:	e023      	b.n	80083d0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800838e:	b2db      	uxtb	r3, r3
 8008390:	2b02      	cmp	r3, #2
 8008392:	dc02      	bgt.n	800839a <USBD_GetConfig+0x2e>
 8008394:	2b00      	cmp	r3, #0
 8008396:	dc03      	bgt.n	80083a0 <USBD_GetConfig+0x34>
 8008398:	e015      	b.n	80083c6 <USBD_GetConfig+0x5a>
 800839a:	2b03      	cmp	r3, #3
 800839c:	d00b      	beq.n	80083b6 <USBD_GetConfig+0x4a>
 800839e:	e012      	b.n	80083c6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	3308      	adds	r3, #8
 80083aa:	2201      	movs	r2, #1
 80083ac:	4619      	mov	r1, r3
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f948 	bl	8008644 <USBD_CtlSendData>
        break;
 80083b4:	e00c      	b.n	80083d0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	3304      	adds	r3, #4
 80083ba:	2201      	movs	r2, #1
 80083bc:	4619      	mov	r1, r3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f940 	bl	8008644 <USBD_CtlSendData>
        break;
 80083c4:	e004      	b.n	80083d0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80083c6:	6839      	ldr	r1, [r7, #0]
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 f8be 	bl	800854a <USBD_CtlError>
        break;
 80083ce:	bf00      	nop
}
 80083d0:	bf00      	nop
 80083d2:	3708      	adds	r7, #8
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	3b01      	subs	r3, #1
 80083ec:	2b02      	cmp	r3, #2
 80083ee:	d81e      	bhi.n	800842e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	88db      	ldrh	r3, [r3, #6]
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d004      	beq.n	8008402 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80083f8:	6839      	ldr	r1, [r7, #0]
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f8a5 	bl	800854a <USBD_CtlError>
        break;
 8008400:	e01a      	b.n	8008438 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2201      	movs	r2, #1
 8008406:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800840e:	2b00      	cmp	r3, #0
 8008410:	d005      	beq.n	800841e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	f043 0202 	orr.w	r2, r3, #2
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	330c      	adds	r3, #12
 8008422:	2202      	movs	r2, #2
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f90c 	bl	8008644 <USBD_CtlSendData>
      break;
 800842c:	e004      	b.n	8008438 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800842e:	6839      	ldr	r1, [r7, #0]
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f88a 	bl	800854a <USBD_CtlError>
      break;
 8008436:	bf00      	nop
  }
}
 8008438:	bf00      	nop
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	885b      	ldrh	r3, [r3, #2]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d107      	bne.n	8008462 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f94c 	bl	80086f8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008460:	e013      	b.n	800848a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	885b      	ldrh	r3, [r3, #2]
 8008466:	2b02      	cmp	r3, #2
 8008468:	d10b      	bne.n	8008482 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	889b      	ldrh	r3, [r3, #4]
 800846e:	0a1b      	lsrs	r3, r3, #8
 8008470:	b29b      	uxth	r3, r3
 8008472:	b2da      	uxtb	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 f93c 	bl	80086f8 <USBD_CtlSendStatus>
}
 8008480:	e003      	b.n	800848a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008482:	6839      	ldr	r1, [r7, #0]
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f860 	bl	800854a <USBD_CtlError>
}
 800848a:	bf00      	nop
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b082      	sub	sp, #8
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
 800849a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	3b01      	subs	r3, #1
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d80b      	bhi.n	80084c2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	885b      	ldrh	r3, [r3, #2]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d10c      	bne.n	80084cc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 f91c 	bl	80086f8 <USBD_CtlSendStatus>
      }
      break;
 80084c0:	e004      	b.n	80084cc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80084c2:	6839      	ldr	r1, [r7, #0]
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 f840 	bl	800854a <USBD_CtlError>
      break;
 80084ca:	e000      	b.n	80084ce <USBD_ClrFeature+0x3c>
      break;
 80084cc:	bf00      	nop
  }
}
 80084ce:	bf00      	nop
 80084d0:	3708      	adds	r7, #8
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}

080084d6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b084      	sub	sp, #16
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
 80084de:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	781a      	ldrb	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	3301      	adds	r3, #1
 80084f0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	781a      	ldrb	r2, [r3, #0]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	3301      	adds	r3, #1
 80084fe:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f7ff fa40 	bl	8007986 <SWAPBYTE>
 8008506:	4603      	mov	r3, r0
 8008508:	461a      	mov	r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	3301      	adds	r3, #1
 8008512:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	3301      	adds	r3, #1
 8008518:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	f7ff fa33 	bl	8007986 <SWAPBYTE>
 8008520:	4603      	mov	r3, r0
 8008522:	461a      	mov	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	3301      	adds	r3, #1
 800852c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	3301      	adds	r3, #1
 8008532:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f7ff fa26 	bl	8007986 <SWAPBYTE>
 800853a:	4603      	mov	r3, r0
 800853c:	461a      	mov	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	80da      	strh	r2, [r3, #6]
}
 8008542:	bf00      	nop
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b082      	sub	sp, #8
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
 8008552:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008554:	2180      	movs	r1, #128	@ 0x80
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 fcdc 	bl	8008f14 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800855c:	2100      	movs	r1, #0
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 fcd8 	bl	8008f14 <USBD_LL_StallEP>
}
 8008564:	bf00      	nop
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008578:	2300      	movs	r3, #0
 800857a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d042      	beq.n	8008608 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008586:	6938      	ldr	r0, [r7, #16]
 8008588:	f000 f842 	bl	8008610 <USBD_GetLen>
 800858c:	4603      	mov	r3, r0
 800858e:	3301      	adds	r3, #1
 8008590:	005b      	lsls	r3, r3, #1
 8008592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008596:	d808      	bhi.n	80085aa <USBD_GetString+0x3e>
 8008598:	6938      	ldr	r0, [r7, #16]
 800859a:	f000 f839 	bl	8008610 <USBD_GetLen>
 800859e:	4603      	mov	r3, r0
 80085a0:	3301      	adds	r3, #1
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	e001      	b.n	80085ae <USBD_GetString+0x42>
 80085aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80085b2:	7dfb      	ldrb	r3, [r7, #23]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	4413      	add	r3, r2
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	7812      	ldrb	r2, [r2, #0]
 80085bc:	701a      	strb	r2, [r3, #0]
  idx++;
 80085be:	7dfb      	ldrb	r3, [r7, #23]
 80085c0:	3301      	adds	r3, #1
 80085c2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80085c4:	7dfb      	ldrb	r3, [r7, #23]
 80085c6:	68ba      	ldr	r2, [r7, #8]
 80085c8:	4413      	add	r3, r2
 80085ca:	2203      	movs	r2, #3
 80085cc:	701a      	strb	r2, [r3, #0]
  idx++;
 80085ce:	7dfb      	ldrb	r3, [r7, #23]
 80085d0:	3301      	adds	r3, #1
 80085d2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80085d4:	e013      	b.n	80085fe <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	4413      	add	r3, r2
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	7812      	ldrb	r2, [r2, #0]
 80085e0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	3301      	adds	r3, #1
 80085e6:	613b      	str	r3, [r7, #16]
    idx++;
 80085e8:	7dfb      	ldrb	r3, [r7, #23]
 80085ea:	3301      	adds	r3, #1
 80085ec:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80085ee:	7dfb      	ldrb	r3, [r7, #23]
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	4413      	add	r3, r2
 80085f4:	2200      	movs	r2, #0
 80085f6:	701a      	strb	r2, [r3, #0]
    idx++;
 80085f8:	7dfb      	ldrb	r3, [r7, #23]
 80085fa:	3301      	adds	r3, #1
 80085fc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e7      	bne.n	80085d6 <USBD_GetString+0x6a>
 8008606:	e000      	b.n	800860a <USBD_GetString+0x9e>
    return;
 8008608:	bf00      	nop
  }
}
 800860a:	3718      	adds	r7, #24
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008618:	2300      	movs	r3, #0
 800861a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008620:	e005      	b.n	800862e <USBD_GetLen+0x1e>
  {
    len++;
 8008622:	7bfb      	ldrb	r3, [r7, #15]
 8008624:	3301      	adds	r3, #1
 8008626:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	3301      	adds	r3, #1
 800862c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1f5      	bne.n	8008622 <USBD_GetLen+0x12>
  }

  return len;
 8008636:	7bfb      	ldrb	r3, [r7, #15]
}
 8008638:	4618      	mov	r0, r3
 800863a:	3714      	adds	r7, #20
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr

08008644 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2202      	movs	r2, #2
 8008654:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	2100      	movs	r1, #0
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f000 fcdb 	bl	8009026 <USBD_LL_Transmit>

  return USBD_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b084      	sub	sp, #16
 800867e:	af00      	add	r7, sp, #0
 8008680:	60f8      	str	r0, [r7, #12]
 8008682:	60b9      	str	r1, [r7, #8]
 8008684:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	68ba      	ldr	r2, [r7, #8]
 800868a:	2100      	movs	r1, #0
 800868c:	68f8      	ldr	r0, [r7, #12]
 800868e:	f000 fcca 	bl	8009026 <USBD_LL_Transmit>

  return USBD_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2203      	movs	r2, #3
 80086ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	2100      	movs	r1, #0
 80086c6:	68f8      	ldr	r0, [r7, #12]
 80086c8:	f000 fcce 	bl	8009068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3710      	adds	r7, #16
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80086d6:	b580      	push	{r7, lr}
 80086d8:	b084      	sub	sp, #16
 80086da:	af00      	add	r7, sp, #0
 80086dc:	60f8      	str	r0, [r7, #12]
 80086de:	60b9      	str	r1, [r7, #8]
 80086e0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	68ba      	ldr	r2, [r7, #8]
 80086e6:	2100      	movs	r1, #0
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f000 fcbd 	bl	8009068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3710      	adds	r7, #16
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2204      	movs	r2, #4
 8008704:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008708:	2300      	movs	r3, #0
 800870a:	2200      	movs	r2, #0
 800870c:	2100      	movs	r1, #0
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 fc89 	bl	8009026 <USBD_LL_Transmit>

  return USBD_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b082      	sub	sp, #8
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2205      	movs	r2, #5
 800872a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800872e:	2300      	movs	r3, #0
 8008730:	2200      	movs	r2, #0
 8008732:	2100      	movs	r1, #0
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fc97 	bl	8009068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800873a:	2300      	movs	r3, #0
}
 800873c:	4618      	mov	r0, r3
 800873e:	3708      	adds	r7, #8
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008748:	2200      	movs	r2, #0
 800874a:	4912      	ldr	r1, [pc, #72]	@ (8008794 <MX_USB_DEVICE_Init+0x50>)
 800874c:	4812      	ldr	r0, [pc, #72]	@ (8008798 <MX_USB_DEVICE_Init+0x54>)
 800874e:	f7fe fcf7 	bl	8007140 <USBD_Init>
 8008752:	4603      	mov	r3, r0
 8008754:	2b00      	cmp	r3, #0
 8008756:	d001      	beq.n	800875c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008758:	f7f8 fb38 	bl	8000dcc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800875c:	490f      	ldr	r1, [pc, #60]	@ (800879c <MX_USB_DEVICE_Init+0x58>)
 800875e:	480e      	ldr	r0, [pc, #56]	@ (8008798 <MX_USB_DEVICE_Init+0x54>)
 8008760:	f7fe fd1e 	bl	80071a0 <USBD_RegisterClass>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d001      	beq.n	800876e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800876a:	f7f8 fb2f 	bl	8000dcc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800876e:	490c      	ldr	r1, [pc, #48]	@ (80087a0 <MX_USB_DEVICE_Init+0x5c>)
 8008770:	4809      	ldr	r0, [pc, #36]	@ (8008798 <MX_USB_DEVICE_Init+0x54>)
 8008772:	f7fe fc55 	bl	8007020 <USBD_CDC_RegisterInterface>
 8008776:	4603      	mov	r3, r0
 8008778:	2b00      	cmp	r3, #0
 800877a:	d001      	beq.n	8008780 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800877c:	f7f8 fb26 	bl	8000dcc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008780:	4805      	ldr	r0, [pc, #20]	@ (8008798 <MX_USB_DEVICE_Init+0x54>)
 8008782:	f7fe fd43 	bl	800720c <USBD_Start>
 8008786:	4603      	mov	r3, r0
 8008788:	2b00      	cmp	r3, #0
 800878a:	d001      	beq.n	8008790 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800878c:	f7f8 fb1e 	bl	8000dcc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008790:	bf00      	nop
 8008792:	bd80      	pop	{r7, pc}
 8008794:	200000ac 	.word	0x200000ac
 8008798:	200002f0 	.word	0x200002f0
 800879c:	20000018 	.word	0x20000018
 80087a0:	20000098 	.word	0x20000098

080087a4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80087a8:	2200      	movs	r2, #0
 80087aa:	4905      	ldr	r1, [pc, #20]	@ (80087c0 <CDC_Init_FS+0x1c>)
 80087ac:	4805      	ldr	r0, [pc, #20]	@ (80087c4 <CDC_Init_FS+0x20>)
 80087ae:	f7fe fc51 	bl	8007054 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80087b2:	4905      	ldr	r1, [pc, #20]	@ (80087c8 <CDC_Init_FS+0x24>)
 80087b4:	4803      	ldr	r0, [pc, #12]	@ (80087c4 <CDC_Init_FS+0x20>)
 80087b6:	f7fe fc6f 	bl	8007098 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80087ba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80087bc:	4618      	mov	r0, r3
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	2000064c 	.word	0x2000064c
 80087c4:	200002f0 	.word	0x200002f0
 80087c8:	200005cc 	.word	0x200005cc

080087cc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80087cc:	b480      	push	{r7}
 80087ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80087d0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr

080087dc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	4603      	mov	r3, r0
 80087e4:	6039      	str	r1, [r7, #0]
 80087e6:	71fb      	strb	r3, [r7, #7]
 80087e8:	4613      	mov	r3, r2
 80087ea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80087ec:	79fb      	ldrb	r3, [r7, #7]
 80087ee:	2b23      	cmp	r3, #35	@ 0x23
 80087f0:	d84a      	bhi.n	8008888 <CDC_Control_FS+0xac>
 80087f2:	a201      	add	r2, pc, #4	@ (adr r2, 80087f8 <CDC_Control_FS+0x1c>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	08008889 	.word	0x08008889
 80087fc:	08008889 	.word	0x08008889
 8008800:	08008889 	.word	0x08008889
 8008804:	08008889 	.word	0x08008889
 8008808:	08008889 	.word	0x08008889
 800880c:	08008889 	.word	0x08008889
 8008810:	08008889 	.word	0x08008889
 8008814:	08008889 	.word	0x08008889
 8008818:	08008889 	.word	0x08008889
 800881c:	08008889 	.word	0x08008889
 8008820:	08008889 	.word	0x08008889
 8008824:	08008889 	.word	0x08008889
 8008828:	08008889 	.word	0x08008889
 800882c:	08008889 	.word	0x08008889
 8008830:	08008889 	.word	0x08008889
 8008834:	08008889 	.word	0x08008889
 8008838:	08008889 	.word	0x08008889
 800883c:	08008889 	.word	0x08008889
 8008840:	08008889 	.word	0x08008889
 8008844:	08008889 	.word	0x08008889
 8008848:	08008889 	.word	0x08008889
 800884c:	08008889 	.word	0x08008889
 8008850:	08008889 	.word	0x08008889
 8008854:	08008889 	.word	0x08008889
 8008858:	08008889 	.word	0x08008889
 800885c:	08008889 	.word	0x08008889
 8008860:	08008889 	.word	0x08008889
 8008864:	08008889 	.word	0x08008889
 8008868:	08008889 	.word	0x08008889
 800886c:	08008889 	.word	0x08008889
 8008870:	08008889 	.word	0x08008889
 8008874:	08008889 	.word	0x08008889
 8008878:	08008889 	.word	0x08008889
 800887c:	08008889 	.word	0x08008889
 8008880:	08008889 	.word	0x08008889
 8008884:	08008889 	.word	0x08008889
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008888:	bf00      	nop
  }

  return (USBD_OK);
 800888a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800888c:	4618      	mov	r0, r3
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80088a2:	6879      	ldr	r1, [r7, #4]
 80088a4:	480d      	ldr	r0, [pc, #52]	@ (80088dc <CDC_Receive_FS+0x44>)
 80088a6:	f7fe fbf7 	bl	8007098 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80088aa:	480c      	ldr	r0, [pc, #48]	@ (80088dc <CDC_Receive_FS+0x44>)
 80088ac:	f7fe fc12 	bl	80070d4 <USBD_CDC_ReceivePacket>

  memcpy(usbcdc_rx_buffer, UserRxBufferFS, *Len);
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	461a      	mov	r2, r3
 80088b6:	490a      	ldr	r1, [pc, #40]	@ (80088e0 <CDC_Receive_FS+0x48>)
 80088b8:	480a      	ldr	r0, [pc, #40]	@ (80088e4 <CDC_Receive_FS+0x4c>)
 80088ba:	f000 fc79 	bl	80091b0 <memcpy>
  memset(UserRxBufferFS, '\0', *Len);
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	461a      	mov	r2, r3
 80088c4:	2100      	movs	r1, #0
 80088c6:	4806      	ldr	r0, [pc, #24]	@ (80088e0 <CDC_Receive_FS+0x48>)
 80088c8:	f000 fc46 	bl	8009158 <memset>

  usbcdc_rx_flag = 1;
 80088cc:	4b06      	ldr	r3, [pc, #24]	@ (80088e8 <CDC_Receive_FS+0x50>)
 80088ce:	2201      	movs	r2, #1
 80088d0:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 80088d2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3708      	adds	r7, #8
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}
 80088dc:	200002f0 	.word	0x200002f0
 80088e0:	200005cc 	.word	0x200005cc
 80088e4:	20000118 	.word	0x20000118
 80088e8:	20000123 	.word	0x20000123

080088ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b087      	sub	sp, #28
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	4613      	mov	r3, r2
 80088f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80088fa:	2300      	movs	r3, #0
 80088fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80088fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008902:	4618      	mov	r0, r3
 8008904:	371c      	adds	r7, #28
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr
	...

08008910 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	4603      	mov	r3, r0
 8008918:	6039      	str	r1, [r7, #0]
 800891a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	2212      	movs	r2, #18
 8008920:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008922:	4b03      	ldr	r3, [pc, #12]	@ (8008930 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008924:	4618      	mov	r0, r3
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr
 8008930:	200000c8 	.word	0x200000c8

08008934 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	4603      	mov	r3, r0
 800893c:	6039      	str	r1, [r7, #0]
 800893e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	2204      	movs	r2, #4
 8008944:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008946:	4b03      	ldr	r3, [pc, #12]	@ (8008954 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008948:	4618      	mov	r0, r3
 800894a:	370c      	adds	r7, #12
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr
 8008954:	200000dc 	.word	0x200000dc

08008958 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
 800895e:	4603      	mov	r3, r0
 8008960:	6039      	str	r1, [r7, #0]
 8008962:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008964:	79fb      	ldrb	r3, [r7, #7]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d105      	bne.n	8008976 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800896a:	683a      	ldr	r2, [r7, #0]
 800896c:	4907      	ldr	r1, [pc, #28]	@ (800898c <USBD_FS_ProductStrDescriptor+0x34>)
 800896e:	4808      	ldr	r0, [pc, #32]	@ (8008990 <USBD_FS_ProductStrDescriptor+0x38>)
 8008970:	f7ff fdfc 	bl	800856c <USBD_GetString>
 8008974:	e004      	b.n	8008980 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008976:	683a      	ldr	r2, [r7, #0]
 8008978:	4904      	ldr	r1, [pc, #16]	@ (800898c <USBD_FS_ProductStrDescriptor+0x34>)
 800897a:	4805      	ldr	r0, [pc, #20]	@ (8008990 <USBD_FS_ProductStrDescriptor+0x38>)
 800897c:	f7ff fdf6 	bl	800856c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008980:	4b02      	ldr	r3, [pc, #8]	@ (800898c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008982:	4618      	mov	r0, r3
 8008984:	3708      	adds	r7, #8
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	200006cc 	.word	0x200006cc
 8008990:	080091fc 	.word	0x080091fc

08008994 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b082      	sub	sp, #8
 8008998:	af00      	add	r7, sp, #0
 800899a:	4603      	mov	r3, r0
 800899c:	6039      	str	r1, [r7, #0]
 800899e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80089a0:	683a      	ldr	r2, [r7, #0]
 80089a2:	4904      	ldr	r1, [pc, #16]	@ (80089b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80089a4:	4804      	ldr	r0, [pc, #16]	@ (80089b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80089a6:	f7ff fde1 	bl	800856c <USBD_GetString>
  return USBD_StrDesc;
 80089aa:	4b02      	ldr	r3, [pc, #8]	@ (80089b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3708      	adds	r7, #8
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	200006cc 	.word	0x200006cc
 80089b8:	08009214 	.word	0x08009214

080089bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	4603      	mov	r3, r0
 80089c4:	6039      	str	r1, [r7, #0]
 80089c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	221a      	movs	r2, #26
 80089cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80089ce:	f000 f843 	bl	8008a58 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80089d2:	4b02      	ldr	r3, [pc, #8]	@ (80089dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}
 80089dc:	200000e0 	.word	0x200000e0

080089e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	4603      	mov	r3, r0
 80089e8:	6039      	str	r1, [r7, #0]
 80089ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80089ec:	79fb      	ldrb	r3, [r7, #7]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d105      	bne.n	80089fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80089f2:	683a      	ldr	r2, [r7, #0]
 80089f4:	4907      	ldr	r1, [pc, #28]	@ (8008a14 <USBD_FS_ConfigStrDescriptor+0x34>)
 80089f6:	4808      	ldr	r0, [pc, #32]	@ (8008a18 <USBD_FS_ConfigStrDescriptor+0x38>)
 80089f8:	f7ff fdb8 	bl	800856c <USBD_GetString>
 80089fc:	e004      	b.n	8008a08 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80089fe:	683a      	ldr	r2, [r7, #0]
 8008a00:	4904      	ldr	r1, [pc, #16]	@ (8008a14 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a02:	4805      	ldr	r0, [pc, #20]	@ (8008a18 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a04:	f7ff fdb2 	bl	800856c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a08:	4b02      	ldr	r3, [pc, #8]	@ (8008a14 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3708      	adds	r7, #8
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	200006cc 	.word	0x200006cc
 8008a18:	08009228 	.word	0x08009228

08008a1c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b082      	sub	sp, #8
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	4603      	mov	r3, r0
 8008a24:	6039      	str	r1, [r7, #0]
 8008a26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a28:	79fb      	ldrb	r3, [r7, #7]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d105      	bne.n	8008a3a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a2e:	683a      	ldr	r2, [r7, #0]
 8008a30:	4907      	ldr	r1, [pc, #28]	@ (8008a50 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a32:	4808      	ldr	r0, [pc, #32]	@ (8008a54 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a34:	f7ff fd9a 	bl	800856c <USBD_GetString>
 8008a38:	e004      	b.n	8008a44 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a3a:	683a      	ldr	r2, [r7, #0]
 8008a3c:	4904      	ldr	r1, [pc, #16]	@ (8008a50 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a3e:	4805      	ldr	r0, [pc, #20]	@ (8008a54 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a40:	f7ff fd94 	bl	800856c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a44:	4b02      	ldr	r3, [pc, #8]	@ (8008a50 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3708      	adds	r7, #8
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	200006cc 	.word	0x200006cc
 8008a54:	08009234 	.word	0x08009234

08008a58 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8008a9c <Get_SerialNum+0x44>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008a64:	4b0e      	ldr	r3, [pc, #56]	@ (8008aa0 <Get_SerialNum+0x48>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8008aa4 <Get_SerialNum+0x4c>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4413      	add	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d009      	beq.n	8008a92 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008a7e:	2208      	movs	r2, #8
 8008a80:	4909      	ldr	r1, [pc, #36]	@ (8008aa8 <Get_SerialNum+0x50>)
 8008a82:	68f8      	ldr	r0, [r7, #12]
 8008a84:	f000 f814 	bl	8008ab0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008a88:	2204      	movs	r2, #4
 8008a8a:	4908      	ldr	r1, [pc, #32]	@ (8008aac <Get_SerialNum+0x54>)
 8008a8c:	68b8      	ldr	r0, [r7, #8]
 8008a8e:	f000 f80f 	bl	8008ab0 <IntToUnicode>
  }
}
 8008a92:	bf00      	nop
 8008a94:	3710      	adds	r7, #16
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	1fff7a10 	.word	0x1fff7a10
 8008aa0:	1fff7a14 	.word	0x1fff7a14
 8008aa4:	1fff7a18 	.word	0x1fff7a18
 8008aa8:	200000e2 	.word	0x200000e2
 8008aac:	200000f2 	.word	0x200000f2

08008ab0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b087      	sub	sp, #28
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	4613      	mov	r3, r2
 8008abc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	75fb      	strb	r3, [r7, #23]
 8008ac6:	e027      	b.n	8008b18 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	0f1b      	lsrs	r3, r3, #28
 8008acc:	2b09      	cmp	r3, #9
 8008ace:	d80b      	bhi.n	8008ae8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	0f1b      	lsrs	r3, r3, #28
 8008ad4:	b2da      	uxtb	r2, r3
 8008ad6:	7dfb      	ldrb	r3, [r7, #23]
 8008ad8:	005b      	lsls	r3, r3, #1
 8008ada:	4619      	mov	r1, r3
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	440b      	add	r3, r1
 8008ae0:	3230      	adds	r2, #48	@ 0x30
 8008ae2:	b2d2      	uxtb	r2, r2
 8008ae4:	701a      	strb	r2, [r3, #0]
 8008ae6:	e00a      	b.n	8008afe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	0f1b      	lsrs	r3, r3, #28
 8008aec:	b2da      	uxtb	r2, r3
 8008aee:	7dfb      	ldrb	r3, [r7, #23]
 8008af0:	005b      	lsls	r3, r3, #1
 8008af2:	4619      	mov	r1, r3
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	440b      	add	r3, r1
 8008af8:	3237      	adds	r2, #55	@ 0x37
 8008afa:	b2d2      	uxtb	r2, r2
 8008afc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	011b      	lsls	r3, r3, #4
 8008b02:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b04:	7dfb      	ldrb	r3, [r7, #23]
 8008b06:	005b      	lsls	r3, r3, #1
 8008b08:	3301      	adds	r3, #1
 8008b0a:	68ba      	ldr	r2, [r7, #8]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	2200      	movs	r2, #0
 8008b10:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b12:	7dfb      	ldrb	r3, [r7, #23]
 8008b14:	3301      	adds	r3, #1
 8008b16:	75fb      	strb	r3, [r7, #23]
 8008b18:	7dfa      	ldrb	r2, [r7, #23]
 8008b1a:	79fb      	ldrb	r3, [r7, #7]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d3d3      	bcc.n	8008ac8 <IntToUnicode+0x18>
  }
}
 8008b20:	bf00      	nop
 8008b22:	bf00      	nop
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
	...

08008b30 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b08a      	sub	sp, #40	@ 0x28
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b38:	f107 0314 	add.w	r3, r7, #20
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	601a      	str	r2, [r3, #0]
 8008b40:	605a      	str	r2, [r3, #4]
 8008b42:	609a      	str	r2, [r3, #8]
 8008b44:	60da      	str	r2, [r3, #12]
 8008b46:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b50:	d13a      	bne.n	8008bc8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b52:	2300      	movs	r3, #0
 8008b54:	613b      	str	r3, [r7, #16]
 8008b56:	4b1e      	ldr	r3, [pc, #120]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008b5c:	f043 0301 	orr.w	r3, r3, #1
 8008b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8008b62:	4b1b      	ldr	r3, [pc, #108]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	613b      	str	r3, [r7, #16]
 8008b6c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008b6e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b74:	2302      	movs	r3, #2
 8008b76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008b80:	230a      	movs	r3, #10
 8008b82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b84:	f107 0314 	add.w	r3, r7, #20
 8008b88:	4619      	mov	r1, r3
 8008b8a:	4812      	ldr	r0, [pc, #72]	@ (8008bd4 <HAL_PCD_MspInit+0xa4>)
 8008b8c:	f7f9 f926 	bl	8001ddc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008b90:	4b0f      	ldr	r3, [pc, #60]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b94:	4a0e      	ldr	r2, [pc, #56]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b9a:	6353      	str	r3, [r2, #52]	@ 0x34
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60fb      	str	r3, [r7, #12]
 8008ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008ba6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008baa:	6453      	str	r3, [r2, #68]	@ 0x44
 8008bac:	4b08      	ldr	r3, [pc, #32]	@ (8008bd0 <HAL_PCD_MspInit+0xa0>)
 8008bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bb4:	60fb      	str	r3, [r7, #12]
 8008bb6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008bb8:	2200      	movs	r2, #0
 8008bba:	2100      	movs	r1, #0
 8008bbc:	2043      	movs	r0, #67	@ 0x43
 8008bbe:	f7f8 fcd4 	bl	800156a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008bc2:	2043      	movs	r0, #67	@ 0x43
 8008bc4:	f7f8 fced 	bl	80015a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008bc8:	bf00      	nop
 8008bca:	3728      	adds	r7, #40	@ 0x28
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	40023800 	.word	0x40023800
 8008bd4:	40020000 	.word	0x40020000

08008bd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008bec:	4619      	mov	r1, r3
 8008bee:	4610      	mov	r0, r2
 8008bf0:	f7fe fb59 	bl	80072a6 <USBD_LL_SetupStage>
}
 8008bf4:	bf00      	nop
 8008bf6:	3708      	adds	r7, #8
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	460b      	mov	r3, r1
 8008c06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008c0e:	78fa      	ldrb	r2, [r7, #3]
 8008c10:	6879      	ldr	r1, [r7, #4]
 8008c12:	4613      	mov	r3, r2
 8008c14:	00db      	lsls	r3, r3, #3
 8008c16:	4413      	add	r3, r2
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	440b      	add	r3, r1
 8008c1c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	78fb      	ldrb	r3, [r7, #3]
 8008c24:	4619      	mov	r1, r3
 8008c26:	f7fe fb93 	bl	8007350 <USBD_LL_DataOutStage>
}
 8008c2a:	bf00      	nop
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}

08008c32 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b082      	sub	sp, #8
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008c44:	78fa      	ldrb	r2, [r7, #3]
 8008c46:	6879      	ldr	r1, [r7, #4]
 8008c48:	4613      	mov	r3, r2
 8008c4a:	00db      	lsls	r3, r3, #3
 8008c4c:	4413      	add	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	440b      	add	r3, r1
 8008c52:	3320      	adds	r3, #32
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	78fb      	ldrb	r3, [r7, #3]
 8008c58:	4619      	mov	r1, r3
 8008c5a:	f7fe fc2c 	bl	80074b6 <USBD_LL_DataInStage>
}
 8008c5e:	bf00      	nop
 8008c60:	3708      	adds	r7, #8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}

08008c66 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b082      	sub	sp, #8
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c74:	4618      	mov	r0, r3
 8008c76:	f7fe fd66 	bl	8007746 <USBD_LL_SOF>
}
 8008c7a:	bf00      	nop
 8008c7c:	3708      	adds	r7, #8
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b084      	sub	sp, #16
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	79db      	ldrb	r3, [r3, #7]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d102      	bne.n	8008c9c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008c96:	2300      	movs	r3, #0
 8008c98:	73fb      	strb	r3, [r7, #15]
 8008c9a:	e008      	b.n	8008cae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	79db      	ldrb	r3, [r3, #7]
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d102      	bne.n	8008caa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	73fb      	strb	r3, [r7, #15]
 8008ca8:	e001      	b.n	8008cae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008caa:	f7f8 f88f 	bl	8000dcc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008cb4:	7bfa      	ldrb	r2, [r7, #15]
 8008cb6:	4611      	mov	r1, r2
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f7fe fd00 	bl	80076be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fe fca8 	bl	800761a <USBD_LL_Reset>
}
 8008cca:	bf00      	nop
 8008ccc:	3710      	adds	r7, #16
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}
	...

08008cd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fe fcfb 	bl	80076de <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	6812      	ldr	r2, [r2, #0]
 8008cf6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008cfa:	f043 0301 	orr.w	r3, r3, #1
 8008cfe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	7adb      	ldrb	r3, [r3, #11]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d005      	beq.n	8008d14 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d08:	4b04      	ldr	r3, [pc, #16]	@ (8008d1c <HAL_PCD_SuspendCallback+0x48>)
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	4a03      	ldr	r2, [pc, #12]	@ (8008d1c <HAL_PCD_SuspendCallback+0x48>)
 8008d0e:	f043 0306 	orr.w	r3, r3, #6
 8008d12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008d14:	bf00      	nop
 8008d16:	3708      	adds	r7, #8
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	e000ed00 	.word	0xe000ed00

08008d20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f7fe fcf1 	bl	8007716 <USBD_LL_Resume>
}
 8008d34:	bf00      	nop
 8008d36:	3708      	adds	r7, #8
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	460b      	mov	r3, r1
 8008d46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d4e:	78fa      	ldrb	r2, [r7, #3]
 8008d50:	4611      	mov	r1, r2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fd49 	bl	80077ea <USBD_LL_IsoOUTIncomplete>
}
 8008d58:	bf00      	nop
 8008d5a:	3708      	adds	r7, #8
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	460b      	mov	r3, r1
 8008d6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d72:	78fa      	ldrb	r2, [r7, #3]
 8008d74:	4611      	mov	r1, r2
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7fe fd05 	bl	8007786 <USBD_LL_IsoINIncomplete>
}
 8008d7c:	bf00      	nop
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b082      	sub	sp, #8
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7fe fd5b 	bl	800784e <USBD_LL_DevConnected>
}
 8008d98:	bf00      	nop
 8008d9a:	3708      	adds	r7, #8
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b082      	sub	sp, #8
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fe fd58 	bl	8007864 <USBD_LL_DevDisconnected>
}
 8008db4:	bf00      	nop
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d13c      	bne.n	8008e46 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008dcc:	4a20      	ldr	r2, [pc, #128]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008dd8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008dde:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008de2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008de4:	4b1a      	ldr	r3, [pc, #104]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008de6:	2204      	movs	r2, #4
 8008de8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008dea:	4b19      	ldr	r3, [pc, #100]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008dec:	2202      	movs	r2, #2
 8008dee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008df0:	4b17      	ldr	r3, [pc, #92]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008df2:	2200      	movs	r2, #0
 8008df4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008df6:	4b16      	ldr	r3, [pc, #88]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008df8:	2202      	movs	r2, #2
 8008dfa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008dfc:	4b14      	ldr	r3, [pc, #80]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e02:	4b13      	ldr	r3, [pc, #76]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e08:	4b11      	ldr	r3, [pc, #68]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008e0e:	4b10      	ldr	r3, [pc, #64]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e14:	4b0e      	ldr	r3, [pc, #56]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008e1a:	480d      	ldr	r0, [pc, #52]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e1c:	f7f9 f993 	bl	8002146 <HAL_PCD_Init>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d001      	beq.n	8008e2a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008e26:	f7f7 ffd1 	bl	8000dcc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008e2a:	2180      	movs	r1, #128	@ 0x80
 8008e2c:	4808      	ldr	r0, [pc, #32]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e2e:	f7fa fbc0 	bl	80035b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008e32:	2240      	movs	r2, #64	@ 0x40
 8008e34:	2100      	movs	r1, #0
 8008e36:	4806      	ldr	r0, [pc, #24]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e38:	f7fa fb74 	bl	8003524 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008e3c:	2280      	movs	r2, #128	@ 0x80
 8008e3e:	2101      	movs	r1, #1
 8008e40:	4803      	ldr	r0, [pc, #12]	@ (8008e50 <USBD_LL_Init+0x94>)
 8008e42:	f7fa fb6f 	bl	8003524 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3708      	adds	r7, #8
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	200008cc 	.word	0x200008cc

08008e54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e60:	2300      	movs	r3, #0
 8008e62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7f9 fa7a 	bl	8002364 <HAL_PCD_Start>
 8008e70:	4603      	mov	r3, r0
 8008e72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e74:	7bfb      	ldrb	r3, [r7, #15]
 8008e76:	4618      	mov	r0, r3
 8008e78:	f000 f942 	bl	8009100 <USBD_Get_USB_Status>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e80:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}

08008e8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b084      	sub	sp, #16
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
 8008e92:	4608      	mov	r0, r1
 8008e94:	4611      	mov	r1, r2
 8008e96:	461a      	mov	r2, r3
 8008e98:	4603      	mov	r3, r0
 8008e9a:	70fb      	strb	r3, [r7, #3]
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	70bb      	strb	r3, [r7, #2]
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008eb2:	78bb      	ldrb	r3, [r7, #2]
 8008eb4:	883a      	ldrh	r2, [r7, #0]
 8008eb6:	78f9      	ldrb	r1, [r7, #3]
 8008eb8:	f7f9 ff4e 	bl	8002d58 <HAL_PCD_EP_Open>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ec0:	7bfb      	ldrb	r3, [r7, #15]
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f000 f91c 	bl	8009100 <USBD_Get_USB_Status>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ecc:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3710      	adds	r7, #16
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}

08008ed6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b084      	sub	sp, #16
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
 8008ede:	460b      	mov	r3, r1
 8008ee0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ef0:	78fa      	ldrb	r2, [r7, #3]
 8008ef2:	4611      	mov	r1, r2
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f7f9 ff99 	bl	8002e2c <HAL_PCD_EP_Close>
 8008efa:	4603      	mov	r3, r0
 8008efc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008efe:	7bfb      	ldrb	r3, [r7, #15]
 8008f00:	4618      	mov	r0, r3
 8008f02:	f000 f8fd 	bl	8009100 <USBD_Get_USB_Status>
 8008f06:	4603      	mov	r3, r0
 8008f08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b084      	sub	sp, #16
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f20:	2300      	movs	r3, #0
 8008f22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f24:	2300      	movs	r3, #0
 8008f26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f2e:	78fa      	ldrb	r2, [r7, #3]
 8008f30:	4611      	mov	r1, r2
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7fa f851 	bl	8002fda <HAL_PCD_EP_SetStall>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f000 f8de 	bl	8009100 <USBD_Get_USB_Status>
 8008f44:	4603      	mov	r3, r0
 8008f46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f48:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3710      	adds	r7, #16
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}

08008f52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f52:	b580      	push	{r7, lr}
 8008f54:	b084      	sub	sp, #16
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f6c:	78fa      	ldrb	r2, [r7, #3]
 8008f6e:	4611      	mov	r1, r2
 8008f70:	4618      	mov	r0, r3
 8008f72:	f7fa f895 	bl	80030a0 <HAL_PCD_EP_ClrStall>
 8008f76:	4603      	mov	r3, r0
 8008f78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f7a:	7bfb      	ldrb	r3, [r7, #15]
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f000 f8bf 	bl	8009100 <USBD_Get_USB_Status>
 8008f82:	4603      	mov	r3, r0
 8008f84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f86:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fa2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008fa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	da0b      	bge.n	8008fc4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008fac:	78fb      	ldrb	r3, [r7, #3]
 8008fae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008fb2:	68f9      	ldr	r1, [r7, #12]
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	00db      	lsls	r3, r3, #3
 8008fb8:	4413      	add	r3, r2
 8008fba:	009b      	lsls	r3, r3, #2
 8008fbc:	440b      	add	r3, r1
 8008fbe:	3316      	adds	r3, #22
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	e00b      	b.n	8008fdc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008fc4:	78fb      	ldrb	r3, [r7, #3]
 8008fc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008fca:	68f9      	ldr	r1, [r7, #12]
 8008fcc:	4613      	mov	r3, r2
 8008fce:	00db      	lsls	r3, r3, #3
 8008fd0:	4413      	add	r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	440b      	add	r3, r1
 8008fd6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008fda:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3714      	adds	r7, #20
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009002:	78fa      	ldrb	r2, [r7, #3]
 8009004:	4611      	mov	r1, r2
 8009006:	4618      	mov	r0, r3
 8009008:	f7f9 fe82 	bl	8002d10 <HAL_PCD_SetAddress>
 800900c:	4603      	mov	r3, r0
 800900e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009010:	7bfb      	ldrb	r3, [r7, #15]
 8009012:	4618      	mov	r0, r3
 8009014:	f000 f874 	bl	8009100 <USBD_Get_USB_Status>
 8009018:	4603      	mov	r3, r0
 800901a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800901c:	7bbb      	ldrb	r3, [r7, #14]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b086      	sub	sp, #24
 800902a:	af00      	add	r7, sp, #0
 800902c:	60f8      	str	r0, [r7, #12]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	603b      	str	r3, [r7, #0]
 8009032:	460b      	mov	r3, r1
 8009034:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009036:	2300      	movs	r3, #0
 8009038:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800903a:	2300      	movs	r3, #0
 800903c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009044:	7af9      	ldrb	r1, [r7, #11]
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	f7f9 ff8c 	bl	8002f66 <HAL_PCD_EP_Transmit>
 800904e:	4603      	mov	r3, r0
 8009050:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009052:	7dfb      	ldrb	r3, [r7, #23]
 8009054:	4618      	mov	r0, r3
 8009056:	f000 f853 	bl	8009100 <USBD_Get_USB_Status>
 800905a:	4603      	mov	r3, r0
 800905c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800905e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3718      	adds	r7, #24
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b086      	sub	sp, #24
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	607a      	str	r2, [r7, #4]
 8009072:	603b      	str	r3, [r7, #0]
 8009074:	460b      	mov	r3, r1
 8009076:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009078:	2300      	movs	r3, #0
 800907a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800907c:	2300      	movs	r3, #0
 800907e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009086:	7af9      	ldrb	r1, [r7, #11]
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	687a      	ldr	r2, [r7, #4]
 800908c:	f7f9 ff18 	bl	8002ec0 <HAL_PCD_EP_Receive>
 8009090:	4603      	mov	r3, r0
 8009092:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009094:	7dfb      	ldrb	r3, [r7, #23]
 8009096:	4618      	mov	r0, r3
 8009098:	f000 f832 	bl	8009100 <USBD_Get_USB_Status>
 800909c:	4603      	mov	r3, r0
 800909e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3718      	adds	r7, #24
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b082      	sub	sp, #8
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
 80090b2:	460b      	mov	r3, r1
 80090b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090bc:	78fa      	ldrb	r2, [r7, #3]
 80090be:	4611      	mov	r1, r2
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7f9 ff38 	bl	8002f36 <HAL_PCD_EP_GetRxCount>
 80090c6:	4603      	mov	r3, r0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3708      	adds	r7, #8
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80090d8:	4b03      	ldr	r3, [pc, #12]	@ (80090e8 <USBD_static_malloc+0x18>)
}
 80090da:	4618      	mov	r0, r3
 80090dc:	370c      	adds	r7, #12
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr
 80090e6:	bf00      	nop
 80090e8:	20000db0 	.word	0x20000db0

080090ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]

}
 80090f4:	bf00      	nop
 80090f6:	370c      	adds	r7, #12
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr

08009100 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009100:	b480      	push	{r7}
 8009102:	b085      	sub	sp, #20
 8009104:	af00      	add	r7, sp, #0
 8009106:	4603      	mov	r3, r0
 8009108:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800910e:	79fb      	ldrb	r3, [r7, #7]
 8009110:	2b03      	cmp	r3, #3
 8009112:	d817      	bhi.n	8009144 <USBD_Get_USB_Status+0x44>
 8009114:	a201      	add	r2, pc, #4	@ (adr r2, 800911c <USBD_Get_USB_Status+0x1c>)
 8009116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800911a:	bf00      	nop
 800911c:	0800912d 	.word	0x0800912d
 8009120:	08009133 	.word	0x08009133
 8009124:	08009139 	.word	0x08009139
 8009128:	0800913f 	.word	0x0800913f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800912c:	2300      	movs	r3, #0
 800912e:	73fb      	strb	r3, [r7, #15]
    break;
 8009130:	e00b      	b.n	800914a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009132:	2303      	movs	r3, #3
 8009134:	73fb      	strb	r3, [r7, #15]
    break;
 8009136:	e008      	b.n	800914a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009138:	2301      	movs	r3, #1
 800913a:	73fb      	strb	r3, [r7, #15]
    break;
 800913c:	e005      	b.n	800914a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800913e:	2303      	movs	r3, #3
 8009140:	73fb      	strb	r3, [r7, #15]
    break;
 8009142:	e002      	b.n	800914a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009144:	2303      	movs	r3, #3
 8009146:	73fb      	strb	r3, [r7, #15]
    break;
 8009148:	bf00      	nop
  }
  return usb_status;
 800914a:	7bfb      	ldrb	r3, [r7, #15]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <memset>:
 8009158:	4402      	add	r2, r0
 800915a:	4603      	mov	r3, r0
 800915c:	4293      	cmp	r3, r2
 800915e:	d100      	bne.n	8009162 <memset+0xa>
 8009160:	4770      	bx	lr
 8009162:	f803 1b01 	strb.w	r1, [r3], #1
 8009166:	e7f9      	b.n	800915c <memset+0x4>

08009168 <__libc_init_array>:
 8009168:	b570      	push	{r4, r5, r6, lr}
 800916a:	4d0d      	ldr	r5, [pc, #52]	@ (80091a0 <__libc_init_array+0x38>)
 800916c:	4c0d      	ldr	r4, [pc, #52]	@ (80091a4 <__libc_init_array+0x3c>)
 800916e:	1b64      	subs	r4, r4, r5
 8009170:	10a4      	asrs	r4, r4, #2
 8009172:	2600      	movs	r6, #0
 8009174:	42a6      	cmp	r6, r4
 8009176:	d109      	bne.n	800918c <__libc_init_array+0x24>
 8009178:	4d0b      	ldr	r5, [pc, #44]	@ (80091a8 <__libc_init_array+0x40>)
 800917a:	4c0c      	ldr	r4, [pc, #48]	@ (80091ac <__libc_init_array+0x44>)
 800917c:	f000 f826 	bl	80091cc <_init>
 8009180:	1b64      	subs	r4, r4, r5
 8009182:	10a4      	asrs	r4, r4, #2
 8009184:	2600      	movs	r6, #0
 8009186:	42a6      	cmp	r6, r4
 8009188:	d105      	bne.n	8009196 <__libc_init_array+0x2e>
 800918a:	bd70      	pop	{r4, r5, r6, pc}
 800918c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009190:	4798      	blx	r3
 8009192:	3601      	adds	r6, #1
 8009194:	e7ee      	b.n	8009174 <__libc_init_array+0xc>
 8009196:	f855 3b04 	ldr.w	r3, [r5], #4
 800919a:	4798      	blx	r3
 800919c:	3601      	adds	r6, #1
 800919e:	e7f2      	b.n	8009186 <__libc_init_array+0x1e>
 80091a0:	0800926c 	.word	0x0800926c
 80091a4:	0800926c 	.word	0x0800926c
 80091a8:	0800926c 	.word	0x0800926c
 80091ac:	08009270 	.word	0x08009270

080091b0 <memcpy>:
 80091b0:	440a      	add	r2, r1
 80091b2:	4291      	cmp	r1, r2
 80091b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80091b8:	d100      	bne.n	80091bc <memcpy+0xc>
 80091ba:	4770      	bx	lr
 80091bc:	b510      	push	{r4, lr}
 80091be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091c6:	4291      	cmp	r1, r2
 80091c8:	d1f9      	bne.n	80091be <memcpy+0xe>
 80091ca:	bd10      	pop	{r4, pc}

080091cc <_init>:
 80091cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ce:	bf00      	nop
 80091d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091d2:	bc08      	pop	{r3}
 80091d4:	469e      	mov	lr, r3
 80091d6:	4770      	bx	lr

080091d8 <_fini>:
 80091d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091da:	bf00      	nop
 80091dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091de:	bc08      	pop	{r3}
 80091e0:	469e      	mov	lr, r3
 80091e2:	4770      	bx	lr
