$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 4 % request [3:0] $end
  $var wire 4 & grant [3:0] $end
  $var wire 1 ' active $end
  $scope module arbiter $end
   $var wire 32 * NUM_PORTS [31:0] $end
   $var wire 32 + PRIORITY_SCHEME [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 4 % request [3:0] $end
   $var wire 4 & grant [3:0] $end
   $var wire 1 ' active $end
   $var wire 2 ( priority_ptr [1:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 ) i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b0000 %
b0000 &
0'
b00 (
b00000000000000000000000000000000 )
b00000000000000000000000000000100 *
b00000000000000000000000000000000 +
#1
1#
#2
0#
1$
b0001 %
#3
1#
b0001 &
1'
b11111111111111111111111111111110 )
#4
0#
b0010 %
#5
1#
b0010 &
#6
0#
b0100 %
#7
1#
b0100 &
#8
0#
b1000 %
#9
1#
b1000 &
#10
0#
b0011 %
#11
1#
b0010 &
#12
0#
b0101 %
#13
1#
b0100 &
#14
0#
b1001 %
#15
1#
b1000 &
#16
0#
b0110 %
#17
1#
b0100 &
#18
0#
b1010 %
#19
1#
b1000 &
#20
0#
b1100 %
#21
1#
#22
0#
b1111 %
#23
1#
