digraph "CFG for '_Z10degreeCalcPi' function" {
	label="CFG for '_Z10degreeCalcPi' function";

	Node0x623a3e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %3 = getelementptr i8, i8 addrspace(4)* %2, i64 4\l  %4 = bitcast i8 addrspace(4)* %3 to i16 addrspace(4)*\l  %5 = load i16, i16 addrspace(4)* %4, align 4, !range !4, !invariant.load !5\l  %6 = zext i16 %5 to i32\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = mul i32 %7, %6\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %10 = add i32 %8, %9\l  %11 = icmp sgt i32 %10, 999999\l  br i1 %11, label %18, label %12\l|{<s0>T|<s1>F}}"];
	Node0x623a3e0:s0 -> Node0x623bcf0;
	Node0x623a3e0:s1 -> Node0x623bd80;
	Node0x623bd80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%12:\l12:                                               \l  %13 = sext i32 %10 to i64\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %13\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %16 = load i32, i32 addrspace(1)* @sum, align 4, !tbaa !7\l  %17 = add nsw i32 %16, %15\l  store i32 %17, i32 addrspace(1)* @sum, align 4, !tbaa !7\l  br label %18\l}"];
	Node0x623bd80 -> Node0x623bcf0;
	Node0x623bcf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%18:\l18:                                               \l  ret void\l}"];
}
