{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706859960855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706859960855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 13:16:00 2024 " "Processing started: Fri Feb  2 13:16:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706859960855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859960855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficLight -c trafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off trafficLight -c trafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859960855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706859961323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706859961323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trafficLight.v(25) " "Verilog HDL information at trafficLight.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706859970205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 trafficLight " "Found entity 1: trafficLight" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706859970207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_traffic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_traffic " "Found entity 1: tb_traffic" {  } { { "tb_traffic.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/tb_traffic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706859970209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficLight " "Elaborating entity \"trafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706859970243 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state trafficLight.v(27) " "Verilog HDL Always Construct warning at trafficLight.v(27): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1706859970245 "|trafficLight"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.NS_GREEN_RED trafficLight.v(49) " "Can't resolve multiple constant drivers for net \"next_state.NS_GREEN_RED\" at trafficLight.v(49)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970246 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "trafficLight.v(25) " "Constant driver at trafficLight.v(25)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970246 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.EW_GREEN_RED trafficLight.v(49) " "Can't resolve multiple constant drivers for net \"next_state.EW_GREEN_RED\" at trafficLight.v(49)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970246 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.NS_YELLOW trafficLight.v(49) " "Can't resolve multiple constant drivers for net \"next_state.NS_YELLOW\" at trafficLight.v(49)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970246 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.EW_YELLOW trafficLight.v(49) " "Can't resolve multiple constant drivers for net \"next_state.EW_YELLOW\" at trafficLight.v(49)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970246 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706859970246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/output_files/trafficLight.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/output_files/trafficLight.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970275 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706859970329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  2 13:16:10 2024 " "Processing ended: Fri Feb  2 13:16:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706859970329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706859970329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706859970329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706859970329 ""}
