
---------- Begin Simulation Statistics ----------
final_tick                                63352042000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90602                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671004                       # Number of bytes of host memory used
host_op_rate                                    91372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1103.72                       # Real time elapsed on the host
host_tick_rate                               57398446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100849488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063352                       # Number of seconds simulated
sim_ticks                                 63352042000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100849488                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.267041                       # CPI: cycles per instruction
system.cpu.discardedOps                        942052                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3574070                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.789241                       # IPC: instructions per cycle
system.cpu.numCycles                        126704084                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                48066702     47.66%     47.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                 194948      0.19%     47.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  120929      0.12%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            329025      0.33%     48.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     48.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            312189      0.31%     48.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            190940      0.19%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             63386      0.06%     48.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           554902      0.55%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            41940      0.04%     49.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::MemRead               43775341     43.41%     92.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7188237      7.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100849488                       # Class of committed instruction
system.cpu.tickCycles                       123130014                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6052                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        74657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       151949                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6679235                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5513072                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            364334                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4627222                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4620770                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.860564                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  188961                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                221                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          672838                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                161                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           672677                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          186                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     49982289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49982289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49992301                       # number of overall hits
system.cpu.dcache.overall_hits::total        49992301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        80727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80884                       # number of overall misses
system.cpu.dcache.overall_misses::total         80884                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1498903000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1498903000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1498903000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1498903000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50063016                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50063016                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50073185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50073185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001613                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001613                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18567.554845                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18567.554845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18531.514267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18531.514267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          586                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   117.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73097                       # number of writebacks
system.cpu.dcache.writebacks::total             73097                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5330                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        75397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        75397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        75546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        75546                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1199333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1199333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1207632500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1207632500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001506                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15906.912742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15906.912742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15985.393006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15985.393006                       # average overall mshr miss latency
system.cpu.dcache.replacements                  74580                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42920904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42920904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    258311500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258311500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42936477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42936477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16587.137995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16587.137995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    240687500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    240687500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15499.227252                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15499.227252                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7061385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7061385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1240591500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1240591500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7126539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7126539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19040.910765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19040.910765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    958646000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    958646000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16012.661188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16012.661188                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        10012                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         10012                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        10169                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        10169                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          149                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          149                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8299000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8299000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55697.986577                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55697.986577                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1115                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       827000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       827000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.049446                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.049446                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14258.620690                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14258.620690                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           58                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.049446                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.049446                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 13258.620690                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13258.620690                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.069920                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50070193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             75604                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            662.269100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.069920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          784                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100226666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100226666                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45762962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           46728908                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           7331062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     19664334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19664334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19664334                       # number of overall hits
system.cpu.icache.overall_hits::total        19664334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1694                       # number of overall misses
system.cpu.icache.overall_misses::total          1694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    131683000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131683000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131683000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131683000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19666028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19666028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19666028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19666028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77734.946871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77734.946871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77734.946871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77734.946871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    129989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    129989000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129989000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76734.946871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76734.946871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76734.946871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76734.946871                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19664334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19664334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19666028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19666028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77734.946871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77734.946871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    129989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76734.946871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76734.946871                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1615.737656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19666028                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11609.225502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1615.737656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.788934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.792480                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         157329918                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        157329918                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  63352042000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100849488                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71219                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data               71219                       # number of overall hits
system.l2.overall_hits::total                   71237                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4385                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6061                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1676                       # number of overall misses
system.l2.overall_misses::.cpu.data              4385                       # number of overall misses
system.l2.overall_misses::total                  6061                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127246000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    337445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        464691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127246000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    337445000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       464691000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            75604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77298                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           75604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77298                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.989374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.058000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078411                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.058000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078411                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75922.434368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76954.389966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76669.031513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75922.434368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76954.389966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76669.031513                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6052                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    293131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    403617000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    293131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    403617000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.057881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.057881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078294                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65922.434368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66986.060329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66691.506940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65922.434368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66986.060329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66691.506940                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73097                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             56276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3640                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    277758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     277758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.060752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76307.280220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76307.280220                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    241358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    241358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.060752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66307.280220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66307.280220                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127246000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127246000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75922.434368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75922.434368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65922.434368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65922.434368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59686500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59686500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.047489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80116.107383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80116.107383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     51772500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     51772500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70343.070652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70343.070652                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5864.963578                       # Cycle average of tags in use
system.l2.tags.total_refs                      151608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6052                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.050892                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1668.032955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4196.930624                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.178984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.184692                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1218988                       # Number of tag accesses
system.l2.tags.data_accesses                  1218988                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000589000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6052                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6052                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6052                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  387328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23008472500                       # Total gap between requests
system.mem_ctrls.avgGap                    3801796.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       107264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       280064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1693141.951130793896                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4420757.266198301688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     41886250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    113286500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24991.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25888.14                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       107264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       280064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        387328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       107264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       107264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4376                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6052                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1693142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4420757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6113899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1693142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1693142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1693142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4420757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6113899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6052                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                41697750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          155172750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6889.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25639.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4851                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   322.504580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.132446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   303.123850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          288     23.98%     23.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          363     30.22%     54.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          197     16.40%     70.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          122     10.16%     80.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           37      3.08%     83.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           27      2.25%     86.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           18      1.50%     87.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      1.67%     89.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          129     10.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                387328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.113899                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3791340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2015145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21270060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5000711040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1510213290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23055425760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29593426635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.126642                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59924768000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2115360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1311914000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4783800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2542650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21941220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5000711040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1691142120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22903064640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29624185470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.612164                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59527203750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2115360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1709478250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2412                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        12104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       387328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  387328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6052                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7473000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32080000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15688                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3459                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       225788                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                229247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9516864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9629824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            77298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004373                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76960     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    338      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77298                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  63352042000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          149142500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2541000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         113410491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
