// Seed: 1642541735
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    output uwire id_3
);
  assign id_3[1] = id_4;
  assign id_1 = 1;
  type_10 id_5 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1),
      .id_3(1),
      .id_4(id_0)
  );
  logic id_6;
  assign id_0 = id_4;
endmodule
