<div id="pf201" class="pf w0 h0" data-page-no="201"><div class="pc pc201 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg201.png"/><div class="c x4b y2cdf w50 h127"><div class="t m0 x62 h26 y2ce0 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>RQ</div><div class="t m0 x0 h7 y2ce1 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NP</div><div class="t m0 x0 h7 y2ce2 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NM</div><div class="t m0 x106 h26 y2ce3 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _5"></span>TE<span class="_ _16"></span>R<span class="_ _153"></span>_C<span class="_ _154"></span>N<span class="_ _5"></span>T</div><div class="t m0 x17 h26 y2ce4 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>NV</div><div class="t m0 xa4 h26 y2ce5 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>UT</div><div class="t m0 x71 h26 y2ce3 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>OUT</div><div class="t m0 xee h7 y2ce6 ff2 fs4 fc0 sc0 ls0 ws190">O<span class="_ _153"></span>P<span class="_ _154"></span>E</div><div class="t m0 x4 h4 y2ce7 ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x15e h26 y2ce8 ff2 fsf fc0 sc0 ls0 ws1bf">S<span class="_ _154"></span>E</div><div class="t m0 x6a h27 y2ce9 ff2 fs4 fc0 sc0 ls0 ws0">C<span class="_ _153"></span>M<span class="_ _155"></span>P<span class="_ _124"></span>O<span class="_ _16"></span> <span class="_ _16"></span>to<span class="ff3 fs2"> </span></div><div class="t m0 x6a h7 y2cea ff2 fs4 fc0 sc0 ls0 ws190">P<span class="_ _124"></span>A<span class="_ _155"></span>D</div><div class="t m0 x102 h7 y2ceb ff2 fs4 fc0 sc0 ls0 ws3aa">C<span class="_ _153"></span>O<span class="_ _153"></span>UT<span class="_ _153"></span>A <span class="fs2 v20">1</span></div><div class="t m0 x15f h4 y2cec ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x1f h26 y2ced ff2 fsf fc0 sc0 ls0 ws1bf">WE</div><div class="t m0 x12a h4 y2cee ff2 fs2 fc0 sc0 ls0">0</div><div class="t m0 xce h7 y2cef ff2 fs4 fc0 sc0 ls0 ws190">S<span class="_ _124"></span>E</div><div class="t m0 x106 h7 y2cf0 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>G<span class="_ _153"></span>M<span class="_ _155"></span>UX</div><div class="t m0 x9e h26 y2cf1 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>S</div><div class="t m0 x4 h26 y2cf2 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER</div><div class="t m0 xca h128 y2cf3 ff2 fs87 fc0 sc0 ls0">+</div><div class="t m3d xca h129 y2cf4 ff2 fs88 fc0 sc0 ls0">-</div><div class="t m0 x142 h27 y2cf5 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x142 h7 y2cf6 ff2 fs4 fc0 sc0 ls0 ws0">bus clock</div><div class="t m0 x15f h27 y2cec ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>O<span class="_ _153"></span>S<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x150 h26 y2cf7 ff2 fsf fc0 sc0 ls0 ws3ab">I<span class="_ _5"></span>E<span class="_ _16"></span>R<span class="_ _153"></span>/F CF<span class="_ _153"></span>R<span class="_ _153"></span>/F</div><div class="t m0 x4 h27 y2cf8 ff2 fsf fc0 sc0 ls0 ws1bf">WI<span class="_ _5"></span>NDO<span class="_ _16"></span>W/S<span class="_ _154"></span>A<span class="_ _5"></span>M<span class="_ _155"></span>P<span class="_ _154"></span>L<span class="_ _155"></span>E<span class="ff3 fs2 ls220 ws0"> <span class="ff2 ls0 v8">1 <span class="_ _133"> </span><span class="v15">0 </span></span></span></div><div class="t m3e x117 h12a y2cf9 ff2 fs89 fc0 sc0 ls0">EN,PMODE,HYSCTRL[1:0]</div><div class="t m0 x123 h19 y2cfa ff2 fsa fc0 sc0 ls0 ws0">Interrupt </div><div class="t m0 x8a h19 y2cfb ff2 fsa fc0 sc0 ls0">control</div><div class="t m0 xe9 h19 y2cfc ff2 fsa fc0 sc0 ls0 ws0">Filter </div><div class="t m0 xe9 h19 y2cfd ff2 fsa fc0 sc0 ls0">block</div><div class="t m0 x23 h19 y2cfe ff2 fsa fc0 sc0 ls0 ws0">Window </div><div class="t m0 x23 h19 y2cff ff2 fsa fc0 sc0 ls0">control</div><div class="t m0 x13f hec y2d00 ff2 fs43 fc0 sc0 ls0 ws0">Polarity </div><div class="t m0 x4a hec y2d01 ff2 fs43 fc0 sc0 ls0">select</div><div class="t m0 xab hec y2d02 ff2 fs43 fc0 sc0 ls0 ws0">Clock </div><div class="t m0 xab h12b y2d03 ff2 fs43 fc0 sc0 ls0 ws3ac">prescaler <span class="ws0 v1a">divided </span></div><div class="t m0 x127 hec y2d04 ff2 fs43 fc0 sc0 ls0 ws0">bus </div><div class="t m0 x127 hec y2d05 ff2 fs43 fc0 sc0 ls0">clock</div><div class="t m0 xaa hec y2d06 ff2 fs43 fc0 sc0 ls0">CMPO</div><div class="t m0 xec hec y2d07 ff2 fs43 fc0 sc0 ls0 ws0">To other SOC functions</div><div class="t m0 x1a hec y2d08 ff2 fs43 fc0 sc0 ls0 ws0">Internal bus</div></div><div class="t m0 x4 h9 y2d09 ff1 fs2 fc0 sc0 ls0 ws0">Figure 29-2. Comparator module block diagram</div><div class="t m0 x9 hf y2d0a ff3 fs5 fc0 sc0 ls0 ws0">In the CMP block diagram:</div><div class="t m0 x33 hf y2d0b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The Window Control block is bypassed when CR1[WE] = 0</div><div class="t m0 x33 hf y2d0c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If CR1[WE] = 1, the comparator output will be sampled on every bus clock when</div><div class="t m0 x117 hf y2d0d ff3 fs5 fc0 sc0 ls0 ws0">WINDOW=1 to generate COUTA. Sampling does NOT occur when WINDOW = 0.</div><div class="t m0 x33 hf y2d0e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The Filter block is bypassed when not in use.</div><div class="t m0 x33 hf y2d0f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The Filter block acts as a simple sampler if the filter is bypassed and</div><div class="t m0 x34 hf y2d10 ff3 fs5 fc0 sc0 ls0 ws0">CR0[FILTER_CNT] is set to 0x01.</div><div class="t m0 x33 hf y2d11 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The Filter block filters based on multiple samples when the filter is bypassed and</div><div class="t m0 x34 hf y2d12 ff3 fs5 fc0 sc0 ls0 ws0">CR0[FILTER_CNT] is set greater than 0x01.</div><div class="t m0 x2 hf y2d13 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If CR1[SE] = 1, the external SAMPLE input is used as sampling clock</div><div class="t m0 x2 hf y2d14 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>IF CR1[SE] = 0, the divided bus clock is used as sampling clock</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 29 Comparator (CMP)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>513</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
