# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DecodeCmd.srcs/sources_1/new/ModuleCounter.vhd" \
"../../../../DecodeCmd.srcs/sources_1/new/DecodeCmd.vhd" \
"../../../../DecodeCmd.srcs/sim_1/new/DecodeCmd_tb.vhd" \

# Do not sort compile order
nosort
