Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 30 14:04:52 2022
| Host         : Chungus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           16 |
| No           | No                    | Yes                    |              34 |            9 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |              43 |           12 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |               Enable Signal              |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  CLK50MHZ_BUFG           | keyb_int/uut/db_clk/clear                |                                      |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG           | keyb_int/uut/db_clk/O_i_1_n_0            |                                      |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG           | keyb_int/uut/db_data/O_i_1__0_n_0        |                                      |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG           | keyb_int/uut/db_data/Iv_i_1__0_n_0       |                                      |                1 |              1 |         1.00 |
|  vga_c/CLK_BUFG          |                                          |                                      |                2 |              2 |         1.00 |
| ~keyb_int/uut/db_clk/clk | keyb_int/uut/cnt                         | keyb_int/uut/cnt[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG    |                                          | keyb_int/uut/keycode_reg[7]_0        |                3 |              4 |         1.33 |
|  CLK50MHZ_BUFG           | keyb_int/uut/db_data/count[4]_i_1__0_n_0 | keyb_int/uut/db_data/Iv_i_1__0_n_0   |                1 |              5 |         5.00 |
|  CLK50MHZ_BUFG           |                                          |                                      |                3 |              7 |         2.33 |
|  clk_100MHz_IBUF_BUFG    | keyb_int/nolabel_line120/segment         |                                      |                1 |              7 |         7.00 |
| ~keyb_int/uut/db_clk/clk |                                          |                                      |                3 |              9 |         3.00 |
|  vga_c/CLK_BUFG          |                                          | reset_IBUF                           |                2 |             10 |         5.00 |
|  vga_c/CLK_BUFG          | vga_c/v_count_next_1                     | reset_IBUF                           |                4 |             10 |         2.50 |
|  CLK50MHZ_BUFG           | keyb_int/uut/keycode[15]_i_1_n_0         |                                      |                3 |             16 |         5.33 |
|  clk_100MHz_IBUF_BUFG    |                                          | keyb_int/nolabel_line120/out_clk_reg |                4 |             16 |         4.00 |
|  clk_100MHz_IBUF_BUFG    | keyb_int/uut/E[0]                        |                                      |                4 |             16 |         4.00 |
|  clk_100MHz_IBUF_BUFG    |                                          |                                      |                8 |             22 |         2.75 |
|  clk_100MHz_IBUF_BUFG    |                                          | reset_IBUF                           |                7 |             24 |         3.43 |
+--------------------------+------------------------------------------+--------------------------------------+------------------+----------------+--------------+


