Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 19:18:54 2024
| Host         : assassin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dac_sys_wrapper_timing_summary_routed.rpt -pb dac_sys_wrapper_timing_summary_routed.pb -rpx dac_sys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dac_sys_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.925      -74.850                     17                 1760        0.058        0.000                      0                 1760        2.000        0.000                       0                   812  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                     ------------         ----------      --------------
clk_fpga_0                                                                                {0.000 5.000}        10.000          100.000         
dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                      {0.000 3.030}        6.061           165.000         
  clkfbout_clk_wiz_0                                                                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      3.771        0.000                      0                 1474        0.058        0.000                      0                 1474        4.020        0.000                       0                   668  
dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                           -2.825      -33.613                     15                  150        0.087        0.000                      0                  150        2.530        0.000                       0                   140  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                        5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          clk_out1_clk_wiz_0       -4.925      -68.965                     15                   15        0.125        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_0          clk_out1_clk_wiz_0       -2.943       -5.885                      2                    2        0.296        0.000                      0                    2  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.847        0.000                      0                  134        0.536        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.580ns (10.285%)  route 5.059ns (89.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.877     8.580    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDRE (Setup_fdre_C_R)       -0.429    12.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.580ns (10.285%)  route 5.059ns (89.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.877     8.580    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDRE (Setup_fdre_C_R)       -0.429    12.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.580ns (10.285%)  route 5.059ns (89.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.877     8.580    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDRE (Setup_fdre_C_R)       -0.429    12.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.580ns (10.285%)  route 5.059ns (89.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.877     8.580    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDRE (Setup_fdre_C_R)       -0.429    12.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.950ns (32.397%)  route 4.069ns (67.603%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.696     2.990    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.310     4.778    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[12]
    SLICE_X33Y95         LUT3 (Prop_lut3_I1_O)        0.301     5.079 f  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.806     5.885    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X31Y95         LUT5 (Prop_lut5_I3_O)        0.118     6.003 r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=13, routed)          1.173     7.177    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.326     7.503 r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.503    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.927 r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.779     8.706    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.303     9.009 r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.009    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X29Y90         FDRE                                         r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.523    12.702    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.029    12.806    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.580ns (10.561%)  route 4.912ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.730     8.433    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524    12.256    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.580ns (10.561%)  route 4.912ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.730     8.433    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524    12.256    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.580ns (10.561%)  route 4.912ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.730     8.433    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524    12.256    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.580ns (10.561%)  route 4.912ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.730     8.433    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524    12.256    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.580ns (10.561%)  route 4.912ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647     2.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182     3.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.703 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         4.730     8.433    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666_n_1
    SLICE_X31Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.526    12.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    12.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  3.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.077%)  route 0.151ns (41.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.659     0.995    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y100        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg3_reg[28]/Q
                         net (fo=1, routed)           0.151     1.310    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg3[28]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.355 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.355    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/reg_data_out[28]
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.845     1.211    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y99         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.557     0.893    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y91         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.170    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y90         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.824     1.190    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.894%)  route 0.173ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.572     0.908    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y84         FDRE                                         r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.173     1.222    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y85         SRL16E                                       r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.838     1.204    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y85         SRL16E                                       r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.715%)  route 0.174ns (55.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.558     0.894    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y96         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.174     1.209    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y95         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.825     1.191    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.558     0.894    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y96         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.114     1.149    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y97         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.826     1.192    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.045    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.659     0.995    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y100        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=1, routed)           0.197     1.333    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg_n_0_[24]
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.378 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.378    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/reg_data_out[24]
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.845     1.211    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.223%)  route 0.169ns (50.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.556     0.892    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X36Y93         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.169     1.225    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.824     1.190    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.938%)  route 0.267ns (56.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.550     0.886    dac_sys_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.267     1.316    dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X48Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.361 r  dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.361    dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.822     1.188    dac_sys_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092     1.245    dac_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.577     0.913    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y98         FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.110     1.164    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y97         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.845     1.211    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.044    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.552     0.888    dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y84         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X47Y84         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.818     1.184    dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y84         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.888    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.075     0.963    dac_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y95    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y95    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    dac_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
  To Clock:  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.825ns,  Total Violation      -33.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.026ns (28.481%)  route 5.087ns (71.519%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X37Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.456     2.298 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/Q
                         net (fo=182, routed)         1.627     3.925    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_434_0
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.124     4.049 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1936/O
                         net (fo=2, routed)           1.156     5.205    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1936_n_0
    SLICE_X34Y122        LUT6 (Prop_lut6_I1_O)        0.124     5.329 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1291/O
                         net (fo=1, routed)           0.000     5.329    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1291_n_0
    SLICE_X34Y122        MUXF7 (Prop_muxf7_I0_O)      0.241     5.570 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_620/O
                         net (fo=1, routed)           0.000     5.570    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_620_n_0
    SLICE_X34Y122        MUXF8 (Prop_muxf8_I0_O)      0.098     5.668 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_288/O
                         net (fo=1, routed)           0.757     6.425    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_288_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.319     6.744 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_122/O
                         net (fo=1, routed)           0.000     6.744    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_122_n_0
    SLICE_X36Y121        MUXF7 (Prop_muxf7_I1_O)      0.247     6.991 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_51/O
                         net (fo=1, routed)           0.000     6.991    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_51_n_0
    SLICE_X36Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     7.089 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_23/O
                         net (fo=1, routed)           1.170     8.259    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[4]
    SLICE_X35Y111        LUT6 (Prop_lut6_I1_O)        0.319     8.578 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_9/O
                         net (fo=1, routed)           0.378     8.955    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[5]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 2.010ns (28.163%)  route 5.127ns (71.837%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X34Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.518     2.360 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__7/Q
                         net (fo=110, routed)         1.423     3.783    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_476_1
    SLICE_X32Y123        LUT6 (Prop_lut6_I0_O)        0.124     3.907 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_515/O
                         net (fo=13, routed)          1.172     5.079    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_515_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.203 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1655/O
                         net (fo=1, routed)           0.000     5.203    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1655_n_0
    SLICE_X40Y117        MUXF7 (Prop_muxf7_I0_O)      0.212     5.415 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_847/O
                         net (fo=1, routed)           0.000     5.415    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_847_n_0
    SLICE_X40Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     5.509 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_369/O
                         net (fo=1, routed)           1.157     6.667    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_369_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.316     6.983 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_145/O
                         net (fo=1, routed)           0.000     6.983    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_145_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.212     7.195 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_60/O
                         net (fo=1, routed)           0.000     7.195    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_60_n_0
    SLICE_X39Y104        MUXF8 (Prop_muxf8_I1_O)      0.094     7.289 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_26/O
                         net (fo=1, routed)           0.808     8.096    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[1]
    SLICE_X34Y110        LUT6 (Prop_lut6_I1_O)        0.316     8.412 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_12/O
                         net (fo=1, routed)           0.567     8.979    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[2]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.165     7.972    
                         clock uncertainty           -0.066     7.906    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -1.743     6.163    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.782ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.463ns (20.713%)  route 5.600ns (79.287%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.846     1.849    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X41Y106        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456     2.305 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__7/Q
                         net (fo=95, routed)          1.883     4.188    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_861_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.312 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1022/O
                         net (fo=1, routed)           0.876     5.188    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1022_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_427/O
                         net (fo=1, routed)           0.000     5.312    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_427_n_0
    SLICE_X50Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.526 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_161/O
                         net (fo=1, routed)           1.386     6.912    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_161_n_0
    SLICE_X36Y110        LUT5 (Prop_lut5_I0_O)        0.297     7.209 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_66/O
                         net (fo=1, routed)           0.291     7.500    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_66_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_28/O
                         net (fo=1, routed)           0.789     8.413    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.537 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_14/O
                         net (fo=1, routed)           0.376     8.912    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[0]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 -2.782    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.770ns (25.594%)  route 5.146ns (74.406%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X37Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.456     2.298 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/Q
                         net (fo=182, routed)         1.342     3.640    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_434_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_506/O
                         net (fo=15, routed)          0.678     4.442    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_506_n_0
    SLICE_X32Y115        LUT4 (Prop_lut4_I1_O)        0.116     4.558 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_526/O
                         net (fo=1, routed)           1.020     5.578    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_526_n_0
    SLICE_X31Y115        LUT6 (Prop_lut6_I0_O)        0.328     5.906 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_249/O
                         net (fo=1, routed)           0.000     5.906    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_249_n_0
    SLICE_X31Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     6.118 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_112/O
                         net (fo=1, routed)           0.000     6.118    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_112_n_0
    SLICE_X31Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     6.212 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_46/O
                         net (fo=1, routed)           1.099     7.312    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_46_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I5_O)        0.316     7.628 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_20/O
                         net (fo=1, routed)           0.613     8.241    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[7]
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_6/O
                         net (fo=1, routed)           0.393     8.758    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[8]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 -2.627    

Slack (VIOLATED) :        -2.606ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.003ns (28.915%)  route 4.924ns (71.085%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X34Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.518     2.360 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__7/Q
                         net (fo=110, routed)         1.267     3.627    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_476_1
    SLICE_X36Y114        LUT5 (Prop_lut5_I1_O)        0.124     3.751 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1247/O
                         net (fo=7, routed)           1.324     5.075    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1247_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.199 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1194/O
                         net (fo=1, routed)           0.000     5.199    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1194_n_0
    SLICE_X30Y116        MUXF7 (Prop_muxf7_I0_O)      0.209     5.408 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_564/O
                         net (fo=1, routed)           0.000     5.408    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_564_n_0
    SLICE_X30Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     5.496 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_264/O
                         net (fo=1, routed)           0.890     6.386    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I1_O)        0.319     6.705 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_116/O
                         net (fo=1, routed)           0.000     6.705    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_116_n_0
    SLICE_X26Y118        MUXF7 (Prop_muxf7_I1_O)      0.214     6.919 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_48/O
                         net (fo=1, routed)           0.000     6.919    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_48_n_0
    SLICE_X26Y118        MUXF8 (Prop_muxf8_I1_O)      0.088     7.007 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_21/O
                         net (fo=1, routed)           1.055     8.062    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[6]
    SLICE_X34Y110        LUT6 (Prop_lut6_I1_O)        0.319     8.381 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_7/O
                         net (fo=1, routed)           0.388     8.769    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[7]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.165     7.972    
                         clock uncertainty           -0.066     7.906    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -1.743     6.163    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 -2.606    

Slack (VIOLATED) :        -2.603ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.941ns (28.057%)  route 4.977ns (71.943%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.845     1.848    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y110        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456     2.304 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__0/Q
                         net (fo=86, routed)          2.096     4.400    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_273_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I1_O)        0.124     4.524 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1970/O
                         net (fo=3, routed)           0.679     5.203    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1970_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I0_O)        0.124     5.327 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1411/O
                         net (fo=1, routed)           0.000     5.327    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1411_n_0
    SLICE_X42Y120        MUXF7 (Prop_muxf7_I1_O)      0.214     5.541 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_678/O
                         net (fo=1, routed)           0.000     5.541    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_678_n_0
    SLICE_X42Y120        MUXF8 (Prop_muxf8_I1_O)      0.088     5.629 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_309/O
                         net (fo=1, routed)           1.021     6.650    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_309_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.319     6.969 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_127/O
                         net (fo=1, routed)           0.000     6.969    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_127_n_0
    SLICE_X42Y115        MUXF7 (Prop_muxf7_I0_O)      0.209     7.178 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_54/O
                         net (fo=1, routed)           0.000     7.178    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_54_n_0
    SLICE_X42Y115        MUXF8 (Prop_muxf8_I1_O)      0.088     7.266 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_24/O
                         net (fo=1, routed)           0.805     8.071    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[3]
    SLICE_X35Y112        LUT6 (Prop_lut6_I1_O)        0.319     8.390 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_10/O
                         net (fo=1, routed)           0.376     8.766    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[4]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.165     7.972    
                         clock uncertainty           -0.066     7.906    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -1.743     6.163    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -2.603    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.026ns (29.408%)  route 4.863ns (70.592%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X39Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.456     2.298 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__3/Q
                         net (fo=109, routed)         1.899     4.197    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1200_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.321 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1950/O
                         net (fo=2, routed)           0.774     5.095    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1950_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I3_O)        0.124     5.219 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1221/O
                         net (fo=1, routed)           0.000     5.219    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1221_n_0
    SLICE_X36Y122        MUXF7 (Prop_muxf7_I1_O)      0.247     5.466 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_577/O
                         net (fo=1, routed)           0.000     5.466    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_577_n_0
    SLICE_X36Y122        MUXF8 (Prop_muxf8_I0_O)      0.098     5.564 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_270/O
                         net (fo=1, routed)           0.917     6.481    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_270_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I5_O)        0.319     6.800 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_117/O
                         net (fo=1, routed)           0.000     6.800    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_117_n_0
    SLICE_X34Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     7.041 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_49/O
                         net (fo=1, routed)           0.000     7.041    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_49_n_0
    SLICE_X34Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     7.139 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_22/O
                         net (fo=1, routed)           0.898     8.037    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[5]
    SLICE_X35Y111        LUT6 (Prop_lut6_I1_O)        0.319     8.356 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_8/O
                         net (fo=1, routed)           0.376     8.731    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[6]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -2.601    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.450ns (21.109%)  route 5.419ns (78.891%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.846     1.849    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X41Y103        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDCE (Prop_fdce_C_Q)         0.456     2.305 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4/Q
                         net (fo=78, routed)          2.344     4.649    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_935_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I4_O)        0.124     4.773 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_905/O
                         net (fo=1, routed)           0.738     5.511    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_905_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.124     5.635 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_385/O
                         net (fo=1, routed)           1.201     6.835    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_385_n_0
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_149/O
                         net (fo=1, routed)           0.000     6.959    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_149_n_0
    SLICE_X45Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     7.171 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_62/O
                         net (fo=1, routed)           0.000     7.171    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_62_n_0
    SLICE_X45Y108        MUXF8 (Prop_muxf8_I1_O)      0.094     7.265 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_27/O
                         net (fo=1, routed)           0.760     8.025    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[0]
    SLICE_X35Y110        LUT6 (Prop_lut6_I1_O)        0.316     8.341 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_13/O
                         net (fo=1, routed)           0.377     8.718    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[1]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.574ns (22.921%)  route 5.293ns (77.079%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X37Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.456     2.298 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/Q
                         net (fo=182, routed)         1.695     3.993    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_434_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I0_O)        0.124     4.117 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1535/O
                         net (fo=2, routed)           0.954     5.071    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_1535_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_786/O
                         net (fo=1, routed)           0.000     5.195    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_786_n_0
    SLICE_X37Y121        MUXF7 (Prop_muxf7_I0_O)      0.212     5.407 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_348/O
                         net (fo=1, routed)           0.000     5.407    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_348_n_0
    SLICE_X37Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     5.501 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_138/O
                         net (fo=1, routed)           0.835     6.336    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_138_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.316     6.652 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_57/O
                         net (fo=1, routed)           1.129     7.781    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_57_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_25/O
                         net (fo=1, routed)           0.302     8.208    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.332 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_11/O
                         net (fo=1, routed)           0.378     8.709    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[3]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.491ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 1.458ns (21.505%)  route 5.322ns (78.495%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 7.807 - 6.061 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.839     1.842    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X37Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.456     2.298 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/Q
                         net (fo=182, routed)         1.177     3.475    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_434_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_191/O
                         net (fo=10, routed)          1.085     4.684    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_191_n_0
    SLICE_X30Y120        LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_196/O
                         net (fo=1, routed)           0.842     5.651    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_196_n_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I0_O)        0.124     5.775 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_87/O
                         net (fo=1, routed)           0.000     5.775    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_87_n_0
    SLICE_X30Y120        MUXF7 (Prop_muxf7_I0_O)      0.209     5.984 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_38/O
                         net (fo=1, routed)           1.043     7.026    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_38_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I5_O)        0.297     7.323 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg_i_18/O
                         net (fo=1, routed)           0.798     8.121    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_out__0[9]
    SLICE_X35Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.245 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_4/O
                         net (fo=1, routed)           0.377     8.622    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[10]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744     7.807    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.132     7.939    
                         clock uncertainty           -0.066     7.873    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -1.743     6.130    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 -2.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.462%)  route 0.354ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[25]/Q
                         net (fo=3, routed)           0.354     1.058    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[7]
    SLICE_X33Y113        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.908     0.910    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X33Y113        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X33Y113        FDCE (Hold_fdce_C_D)         0.066     0.971    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.392ns (69.607%)  route 0.171ns (30.393%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/Q
                         net (fo=7, routed)           0.170     0.874    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[6]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5/O
                         net (fo=1, routed)           0.000     0.919    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.071 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.072    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.126 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.126    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1_n_7
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.016    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.403ns (70.189%)  route 0.171ns (29.811%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/Q
                         net (fo=7, routed)           0.170     0.874    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[6]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5/O
                         net (fo=1, routed)           0.000     0.919    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.071 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.072    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.137 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.137    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1_n_5
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[30]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.016    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.735%)  route 0.407ns (74.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y98         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[21]/Q
                         net (fo=12, routed)          0.407     1.111    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[3]
    SLICE_X30Y104        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.932     0.934    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X30Y104        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0/C
                         clock pessimism             -0.005     0.929    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.059     0.988    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.385%)  route 0.393ns (73.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y98         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[20]/Q
                         net (fo=11, routed)          0.393     1.097    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[2]
    SLICE_X38Y110        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.910     0.912    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X38Y110        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__4/C
                         clock pessimism             -0.005     0.907    
    SLICE_X38Y110        FDCE (Hold_fdce_C_D)         0.052     0.959    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.375%)  route 0.415ns (74.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[25]/Q
                         net (fo=3, routed)           0.415     1.118    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[7]
    SLICE_X33Y113        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.908     0.910    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X33Y113        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]_rep/C
                         clock pessimism             -0.005     0.905    
    SLICE_X33Y113        FDCE (Hold_fdce_C_D)         0.070     0.975    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.428ns (71.433%)  route 0.171ns (28.567%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/Q
                         net (fo=7, routed)           0.170     0.874    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[6]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5/O
                         net (fo=1, routed)           0.000     0.919    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.071 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.072    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.162 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.162    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1_n_6
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.016    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.428ns (71.433%)  route 0.171ns (28.567%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]/Q
                         net (fo=7, routed)           0.170     0.874    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[6]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5/O
                         net (fo=1, routed)           0.000     0.919    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum[24]_i_5_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.071 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.072    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[24]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.162 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.162    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]_i_1_n_4
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.016    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.076%)  route 0.445ns (75.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y97         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[18]/Q
                         net (fo=12, routed)          0.445     1.148    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[0]
    SLICE_X30Y106        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.932     0.934    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X30Y106        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__2/C
                         clock pessimism             -0.005     0.929    
    SLICE_X30Y106        FDCE (Hold_fdce_C_D)         0.059     0.988    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.504%)  route 0.434ns (75.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y99         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[26]/Q
                         net (fo=2, routed)           0.434     1.138    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/p_0_in[8]
    SLICE_X35Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.906     0.908    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y116        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[8]/C
                         clock pessimism             -0.005     0.903    
    SLICE_X35Y116        FDCE (Hold_fdce_C_D)         0.070     0.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.061
Sources:            { dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.061       3.905      BUFGCTRL_X0Y0    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.061       3.907      DSP48_X2Y44      dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.061       4.812      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         6.061       5.061      SLICE_X47Y88     dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.061       5.061      SLICE_X47Y88     dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.061       5.061      SLICE_X49Y113    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.061       5.061      SLICE_X33Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.061       5.061      SLICE_X45Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         6.061       5.061      SLICE_X35Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__0/C
Min Period        n/a     FDCE/C              n/a            1.000         6.061       5.061      SLICE_X37Y116    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.061       207.299    MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.030       2.530      SLICE_X33Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X45Y107    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__7/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X38Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__4/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X35Y111    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__9/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X37Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U3_DAC904_WriteModule/outputData_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X39Y111    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U3_DAC904_WriteModule/outputData_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X37Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U3_DAC904_WriteModule/outputData_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X35Y111    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U3_DAC904_WriteModule/outputData_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X38Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U3_DAC904_WriteModule/outputData_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X45Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.030       2.530      SLICE_X33Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X45Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X35Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X48Y111    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X35Y110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X34Y117    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__5/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X34Y117    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__6/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X49Y115    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X37Y115    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__5/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.030       2.530      SLICE_X48Y111    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -4.925ns,  Total Violation      -68.965ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.925ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.570%)  route 1.257ns (68.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.842    33.136    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.882    34.474    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y110        LUT6 (Prop_lut6_I1_O)        0.124    34.598 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_14/O
                         net (fo=1, routed)           0.376    34.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[0]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.973    
  -------------------------------------------------------------------
                         slack                                 -4.925    

Slack (VIOLATED) :        -4.911ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.824%)  route 1.243ns (68.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.842    33.136    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.676    34.268    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X34Y110        LUT6 (Prop_lut6_I3_O)        0.124    34.392 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_12/O
                         net (fo=1, routed)           0.567    34.959    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[2]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.959    
  -------------------------------------------------------------------
                         slack                                 -4.911    

Slack (VIOLATED) :        -4.840ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.752ns  (logic 0.580ns (33.101%)  route 1.172ns (66.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.842    33.136    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.797    34.389    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.124    34.513 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_8/O
                         net (fo=1, routed)           0.376    34.888    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[6]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.888    
  -------------------------------------------------------------------
                         slack                                 -4.840    

Slack (VIOLATED) :        -4.776ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.356%)  route 1.108ns (65.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.842    33.136    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.715    34.307    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X34Y111        LUT6 (Prop_lut6_I3_O)        0.124    34.431 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_6/O
                         net (fo=1, routed)           0.393    34.824    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[8]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.824    
  -------------------------------------------------------------------
                         slack                                 -4.776    

Slack (VIOLATED) :        -4.764ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.677ns  (logic 0.580ns (34.583%)  route 1.097ns (65.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 33.135 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.841    33.135    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.456    33.591 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.722    34.313    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I2_O)        0.124    34.437 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_3/O
                         net (fo=1, routed)           0.375    34.812    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[11]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.812    
  -------------------------------------------------------------------
                         slack                                 -4.764    

Slack (VIOLATED) :        -4.749ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.661ns  (logic 0.580ns (34.909%)  route 1.081ns (65.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 33.135 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.841    33.135    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.456    33.591 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.693    34.284    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X34Y110        LUT6 (Prop_lut6_I2_O)        0.124    34.408 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_7/O
                         net (fo=1, routed)           0.388    34.796    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[7]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.796    
  -------------------------------------------------------------------
                         slack                                 -4.749    

Slack (VIOLATED) :        -4.737ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.650ns  (logic 0.580ns (35.147%)  route 1.070ns (64.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 33.135 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.841    33.135    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.456    33.591 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.693    34.284    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124    34.408 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_11/O
                         net (fo=1, routed)           0.378    34.785    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[3]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.785    
  -------------------------------------------------------------------
                         slack                                 -4.737    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.646ns  (logic 0.580ns (35.233%)  route 1.066ns (64.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.842    33.136    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.690    34.282    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y112        LUT6 (Prop_lut6_I3_O)        0.124    34.406 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_10/O
                         net (fo=1, routed)           0.376    34.782    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[4]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.782    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.718ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.631ns  (logic 0.580ns (35.560%)  route 1.051ns (64.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 33.135 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.841    33.135    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.456    33.591 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.674    34.265    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X35Y110        LUT6 (Prop_lut6_I2_O)        0.124    34.389 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_13/O
                         net (fo=1, routed)           0.377    34.766    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[1]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.766    
  -------------------------------------------------------------------
                         slack                                 -4.718    

Slack (VIOLATED) :        -4.718ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.586%)  route 1.050ns (64.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 32.050 - 30.303 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.842    33.136    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.673    34.265    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y113        LUT6 (Prop_lut6_I3_O)        0.124    34.389 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_2/O
                         net (fo=1, routed)           0.377    34.766    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[12]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.744    32.050    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000    32.050    
                         clock uncertainty           -0.259    31.791    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -1.743    30.048    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -34.766    
  -------------------------------------------------------------------
                         slack                                 -4.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.817%)  route 0.229ns (55.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.638     0.974    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.229     1.344    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/Q[1]
    SLICE_X33Y110        LUT4 (Prop_lut4_I1_O)        0.045     1.389 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/square_wave[0]_i_1/O
                         net (fo=1, routed)           0.000     1.389    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]_0
    SLICE_X33Y110        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.911     0.913    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    SLICE_X33Y110        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.259     1.172    
    SLICE_X33Y110        FDRE (Hold_fdre_C_D)         0.092     1.264    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/square_wave_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.692%)  route 0.383ns (67.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.639     0.975    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.196     1.312    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X34Y110        LUT6 (Prop_lut6_I3_O)        0.045     1.357 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_7/O
                         net (fo=1, routed)           0.187     1.544    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[7]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.308%)  route 0.390ns (67.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.638     0.974    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.201     1.316    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X35Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.361 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_4/O
                         net (fo=1, routed)           0.189     1.550    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[10]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[10])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.942%)  route 0.396ns (68.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.639     0.975    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.207     1.323    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.368 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_11/O
                         net (fo=1, routed)           0.190     1.557    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[3]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.077%)  route 0.413ns (68.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.638     0.974    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.223     1.338    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X35Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.383 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_8/O
                         net (fo=1, routed)           0.190     1.573    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[6]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.058%)  route 0.413ns (68.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.638     0.974    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.225     1.340    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.385 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_6/O
                         net (fo=1, routed)           0.188     1.573    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[8]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.902%)  route 0.416ns (69.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.639     0.975    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.227     1.343    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_13/O
                         net (fo=1, routed)           0.189     1.577    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[1]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.882%)  route 0.416ns (69.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.639     0.975    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.227     1.343    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_9/O
                         net (fo=1, routed)           0.189     1.577    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[5]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.851%)  route 0.417ns (69.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.639     0.975    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          0.227     1.343    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[1]
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_5/O
                         net (fo=1, routed)           0.190     1.578    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[9]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.748%)  route 0.419ns (69.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.638     0.974    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X33Y111        FDRE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=16, routed)          0.232     1.347    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg[0]
    SLICE_X35Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.392 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/temp_result_reg_i_1/O
                         net (fo=1, routed)           0.187     1.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/B[13]
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.001     1.003    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg/CLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.259     1.261    
    DSP48_X2Y44          DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                     -0.096     1.165    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U2_SineROM/temp_result_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.943ns,  Total Violation       -5.885ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.943ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.122ns  (logic 0.580ns (51.712%)  route 0.542ns (48.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.784 - 30.303 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647    32.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456    33.397 r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182    33.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    33.703 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         0.360    34.063    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn_0
    SLICE_X47Y88         FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.478    31.784    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/C
                         clock pessimism              0.000    31.784    
                         clock uncertainty           -0.259    31.525    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    31.120    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         31.120    
                         arrival time                         -34.063    
  -------------------------------------------------------------------
                         slack                                 -2.943    

Slack (VIOLATED) :        -2.943ns  (required time - arrival time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.122ns  (logic 0.580ns (51.712%)  route 0.542ns (48.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.784 - 30.303 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.647    32.941    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456    33.397 r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.182    33.579    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    33.703 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         0.360    34.063    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn_0
    SLICE_X47Y88         FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.303 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612    31.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.490 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.215    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.306 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.478    31.784    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                         clock pessimism              0.000    31.784    
                         clock uncertainty           -0.259    31.525    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    31.120    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg
  -------------------------------------------------------------------
                         required time                         31.120    
                         arrival time                         -34.063    
  -------------------------------------------------------------------
                         slack                                 -2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.547%)  route 0.214ns (53.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.553     0.889    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.081     1.110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.155 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         0.133     1.288    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn_0
    SLICE_X47Y88         FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.824     0.826    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.259     1.085    
    SLICE_X47Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.993    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.547%)  route 0.214ns (53.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dac_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dac_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dac_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.553     0.889    dac_sys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y88         FDRE                                         r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  dac_sys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.081     1.110    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.155 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_wiz_instance_i_1/O
                         net (fo=226, routed)         0.133     1.288    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/s0_axi_aresetn_0
    SLICE_X47Y88         FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.824     0.826    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.259     1.085    
    SLICE_X47Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.993    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.580ns (12.201%)  route 4.174ns (87.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 7.712 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.519     6.408    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X49Y115        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.648     7.712    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X49Y115        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep/C
                         clock pessimism              0.014     7.726    
                         clock uncertainty           -0.066     7.660    
    SLICE_X49Y115        FDCE (Recov_fdce_C_CLR)     -0.405     7.255    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.580ns (12.201%)  route 4.174ns (87.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 7.712 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.519     6.408    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X49Y115        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.648     7.712    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X49Y115        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]/C
                         clock pessimism              0.014     7.726    
                         clock uncertainty           -0.066     7.660    
    SLICE_X49Y115        FDCE (Recov_fdce_C_CLR)     -0.405     7.255    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__5/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.580ns (12.350%)  route 4.117ns (87.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 7.714 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.461     6.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X49Y112        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.650     7.714    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X49Y112        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__5/C
                         clock pessimism              0.014     7.728    
                         clock uncertainty           -0.066     7.662    
    SLICE_X49Y112        FDCE (Recov_fdce_C_CLR)     -0.405     7.257    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.580ns (12.350%)  route 4.117ns (87.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 7.714 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.461     6.351    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X49Y112        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.650     7.714    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X49Y112        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__3/C
                         clock pessimism              0.014     7.728    
                         clock uncertainty           -0.066     7.662    
    SLICE_X49Y112        FDCE (Recov_fdce_C_CLR)     -0.405     7.257    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.580ns (12.395%)  route 4.099ns (87.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 7.716 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.444     6.333    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X43Y112        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.652     7.716    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X43Y112        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__1/C
                         clock pessimism              0.014     7.730    
                         clock uncertainty           -0.066     7.664    
    SLICE_X43Y112        FDCE (Recov_fdce_C_CLR)     -0.405     7.259    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.580ns (12.663%)  route 4.000ns (87.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 7.714 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.345     6.234    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X47Y114        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.650     7.714    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X47Y114        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]/C
                         clock pessimism              0.014     7.728    
                         clock uncertainty           -0.066     7.662    
    SLICE_X47Y114        FDCE (Recov_fdce_C_CLR)     -0.405     7.257    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.580ns (12.663%)  route 4.000ns (87.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 7.714 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.345     6.234    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X47Y114        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.650     7.714    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X47Y114        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__0/C
                         clock pessimism              0.014     7.728    
                         clock uncertainty           -0.066     7.662    
    SLICE_X47Y114        FDCE (Recov_fdce_C_CLR)     -0.405     7.257    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__0
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.580ns (12.517%)  route 4.054ns (87.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 7.766 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.399     6.288    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X30Y104        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.702     7.766    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X30Y104        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0/C
                         clock pessimism              0.014     7.780    
                         clock uncertainty           -0.066     7.714    
    SLICE_X30Y104        FDCE (Recov_fdce_C_CLR)     -0.319     7.395    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.580ns (12.517%)  route 4.054ns (87.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 7.766 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.399     6.288    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X30Y104        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.702     7.766    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X30Y104        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__0/C
                         clock pessimism              0.014     7.780    
                         clock uncertainty           -0.066     7.714    
    SLICE_X30Y104        FDCE (Recov_fdce_C_CLR)     -0.319     7.395    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__4/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.061ns  (clk_out1_clk_wiz_0 rise@6.061ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.580ns (13.002%)  route 3.881ns (86.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 7.716 - 6.061 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.806     1.806    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.651     1.654    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     2.110 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.655     2.765    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.889 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         3.226     6.115    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X35Y114        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.061     6.061 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.061 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.612     7.673    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.248 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.973    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.064 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         1.652     7.716    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y114        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__4/C
                         clock pessimism              0.014     7.730    
                         clock uncertainty           -0.066     7.664    
    SLICE_X35Y114        FDCE (Recov_fdce_C_CLR)     -0.405     7.259    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__8/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.641%)  route 0.636ns (77.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.416     1.379    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X42Y101        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.913     0.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X42Y101        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__8/C
                         clock pessimism             -0.005     0.910    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.843    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[13]_rep__8
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.255%)  route 0.689ns (78.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.470     1.433    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X44Y102        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.913     0.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X44Y102        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__8/C
                         clock pessimism             -0.005     0.910    
    SLICE_X44Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.575%)  route 0.718ns (79.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.499     1.462    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X42Y107        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.911     0.913    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X42Y107        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__1/C
                         clock pessimism             -0.005     0.908    
    SLICE_X42Y107        FDCE (Remov_fdce_C_CLR)     -0.067     0.841    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__7/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.660%)  route 0.760ns (80.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.541     1.504    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X43Y102        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.913     0.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X43Y102        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__7/C
                         clock pessimism             -0.005     0.910    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__6/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.461%)  route 0.770ns (80.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.551     1.513    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X41Y101        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.913     0.915    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X41Y101        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__6/C
                         clock pessimism             -0.005     0.910    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[4]_rep__6
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.276%)  route 0.832ns (81.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.613     1.575    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X34Y100        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X34Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[11]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.844    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.276%)  route 0.832ns (81.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.613     1.575    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X34Y100        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X34Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[12]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.844    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.529%)  route 0.818ns (81.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.599     1.562    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X41Y103        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.912     0.914    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X41Y103        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4/C
                         clock pessimism             -0.005     0.909    
    SLICE_X41Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.817    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/mem_addr_reg[5]_rep__4
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.276%)  route 0.832ns (81.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.613     1.575    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X35Y100        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.819    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Destination:            dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.030ns period=6.061ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.276%)  route 0.832ns (81.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.597     0.597    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.556     0.558    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/clk_out1
    SLICE_X47Y88         FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2_reg/Q
                         net (fo=1, routed)           0.219     0.918    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/rst_sync_ff2
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.963 f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U0_reset_sync/outputData[13]_i_1/O
                         net (fo=134, routed)         0.613     1.575    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[31]_0
    SLICE_X35Y100        FDCE                                         f  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     0.864    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=139, routed)         0.914     0.916    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/clk_out1
    SLICE_X35Y100        FDCE                                         r  dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.819    dac_sys_i/our_dac_0/inst/our_dac_v1_0_S0_AXI_inst/u_dac666/U1_PhaseAccumulator/phase_accum_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.756    





