|Pipeline
clock => pc:pc_reg.clk
clock => minst:mi_if.clock
clock => if_id:reg_ifid.clk
clock => bregmips:breg_id.clk
clock => id_ex:reg_idex.clk
clock => ex_mem:reg_exmem.clk
clock => mdata:md_mem.clock
clock => mem_wb:reg_memwb.clk
Sel_Saida_FPGA[0] => ~NO_FANOUT~
Sel_Saida_FPGA[1] => ~NO_FANOUT~
Saida_FPGA_7seg_0[6] <= conversor_7seg:conversor_0.saida[6]
Saida_FPGA_7seg_0[5] <= conversor_7seg:conversor_0.saida[5]
Saida_FPGA_7seg_0[4] <= conversor_7seg:conversor_0.saida[4]
Saida_FPGA_7seg_0[3] <= conversor_7seg:conversor_0.saida[3]
Saida_FPGA_7seg_0[2] <= conversor_7seg:conversor_0.saida[2]
Saida_FPGA_7seg_0[1] <= conversor_7seg:conversor_0.saida[1]
Saida_FPGA_7seg_0[0] <= conversor_7seg:conversor_0.saida[0]
Saida_FPGA_7seg_1[6] <= conversor_7seg:conversor_1.saida[6]
Saida_FPGA_7seg_1[5] <= conversor_7seg:conversor_1.saida[5]
Saida_FPGA_7seg_1[4] <= conversor_7seg:conversor_1.saida[4]
Saida_FPGA_7seg_1[3] <= conversor_7seg:conversor_1.saida[3]
Saida_FPGA_7seg_1[2] <= conversor_7seg:conversor_1.saida[2]
Saida_FPGA_7seg_1[1] <= conversor_7seg:conversor_1.saida[1]
Saida_FPGA_7seg_1[0] <= conversor_7seg:conversor_1.saida[0]
Saida_FPGA_7seg_2[6] <= conversor_7seg:conversor_2.saida[6]
Saida_FPGA_7seg_2[5] <= conversor_7seg:conversor_2.saida[5]
Saida_FPGA_7seg_2[4] <= conversor_7seg:conversor_2.saida[4]
Saida_FPGA_7seg_2[3] <= conversor_7seg:conversor_2.saida[3]
Saida_FPGA_7seg_2[2] <= conversor_7seg:conversor_2.saida[2]
Saida_FPGA_7seg_2[1] <= conversor_7seg:conversor_2.saida[1]
Saida_FPGA_7seg_2[0] <= conversor_7seg:conversor_2.saida[0]
Saida_FPGA_7seg_3[6] <= conversor_7seg:conversor_3.saida[6]
Saida_FPGA_7seg_3[5] <= conversor_7seg:conversor_3.saida[5]
Saida_FPGA_7seg_3[4] <= conversor_7seg:conversor_3.saida[4]
Saida_FPGA_7seg_3[3] <= conversor_7seg:conversor_3.saida[3]
Saida_FPGA_7seg_3[2] <= conversor_7seg:conversor_3.saida[2]
Saida_FPGA_7seg_3[1] <= conversor_7seg:conversor_3.saida[1]
Saida_FPGA_7seg_3[0] <= conversor_7seg:conversor_3.saida[0]
Saida_FPGA_7seg_4[6] <= conversor_7seg:conversor_4.saida[6]
Saida_FPGA_7seg_4[5] <= conversor_7seg:conversor_4.saida[5]
Saida_FPGA_7seg_4[4] <= conversor_7seg:conversor_4.saida[4]
Saida_FPGA_7seg_4[3] <= conversor_7seg:conversor_4.saida[3]
Saida_FPGA_7seg_4[2] <= conversor_7seg:conversor_4.saida[2]
Saida_FPGA_7seg_4[1] <= conversor_7seg:conversor_4.saida[1]
Saida_FPGA_7seg_4[0] <= conversor_7seg:conversor_4.saida[0]
Saida_FPGA_7seg_5[6] <= conversor_7seg:conversor_5.saida[6]
Saida_FPGA_7seg_5[5] <= conversor_7seg:conversor_5.saida[5]
Saida_FPGA_7seg_5[4] <= conversor_7seg:conversor_5.saida[4]
Saida_FPGA_7seg_5[3] <= conversor_7seg:conversor_5.saida[3]
Saida_FPGA_7seg_5[2] <= conversor_7seg:conversor_5.saida[2]
Saida_FPGA_7seg_5[1] <= conversor_7seg:conversor_5.saida[1]
Saida_FPGA_7seg_5[0] <= conversor_7seg:conversor_5.saida[0]
Saida_FPGA_7seg_6[6] <= conversor_7seg:conversor_6.saida[6]
Saida_FPGA_7seg_6[5] <= conversor_7seg:conversor_6.saida[5]
Saida_FPGA_7seg_6[4] <= conversor_7seg:conversor_6.saida[4]
Saida_FPGA_7seg_6[3] <= conversor_7seg:conversor_6.saida[3]
Saida_FPGA_7seg_6[2] <= conversor_7seg:conversor_6.saida[2]
Saida_FPGA_7seg_6[1] <= conversor_7seg:conversor_6.saida[1]
Saida_FPGA_7seg_6[0] <= conversor_7seg:conversor_6.saida[0]
Saida_FPGA_7seg_7[6] <= conversor_7seg:conversor_7.saida[6]
Saida_FPGA_7seg_7[5] <= conversor_7seg:conversor_7.saida[5]
Saida_FPGA_7seg_7[4] <= conversor_7seg:conversor_7.saida[4]
Saida_FPGA_7seg_7[3] <= conversor_7seg:conversor_7.saida[3]
Saida_FPGA_7seg_7[2] <= conversor_7seg:conversor_7.saida[2]
Saida_FPGA_7seg_7[1] <= conversor_7seg:conversor_7.saida[1]
Saida_FPGA_7seg_7[0] <= conversor_7seg:conversor_7.saida[0]


|Pipeline|mux4:mux4_if
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
in_0[0] => Mux31.IN2
in_0[1] => Mux30.IN2
in_0[2] => Mux29.IN2
in_0[3] => Mux28.IN2
in_0[4] => Mux27.IN2
in_0[5] => Mux26.IN2
in_0[6] => Mux25.IN2
in_0[7] => Mux24.IN2
in_0[8] => Mux23.IN2
in_0[9] => Mux22.IN2
in_0[10] => Mux21.IN2
in_0[11] => Mux20.IN2
in_0[12] => Mux19.IN2
in_0[13] => Mux18.IN2
in_0[14] => Mux17.IN2
in_0[15] => Mux16.IN2
in_0[16] => Mux15.IN2
in_0[17] => Mux14.IN2
in_0[18] => Mux13.IN2
in_0[19] => Mux12.IN2
in_0[20] => Mux11.IN2
in_0[21] => Mux10.IN2
in_0[22] => Mux9.IN2
in_0[23] => Mux8.IN2
in_0[24] => Mux7.IN2
in_0[25] => Mux6.IN2
in_0[26] => Mux5.IN2
in_0[27] => Mux4.IN2
in_0[28] => Mux3.IN2
in_0[29] => Mux2.IN2
in_0[30] => Mux1.IN2
in_0[31] => Mux0.IN2
in_1[0] => Mux31.IN3
in_1[1] => Mux30.IN3
in_1[2] => Mux29.IN3
in_1[3] => Mux28.IN3
in_1[4] => Mux27.IN3
in_1[5] => Mux26.IN3
in_1[6] => Mux25.IN3
in_1[7] => Mux24.IN3
in_1[8] => Mux23.IN3
in_1[9] => Mux22.IN3
in_1[10] => Mux21.IN3
in_1[11] => Mux20.IN3
in_1[12] => Mux19.IN3
in_1[13] => Mux18.IN3
in_1[14] => Mux17.IN3
in_1[15] => Mux16.IN3
in_1[16] => Mux15.IN3
in_1[17] => Mux14.IN3
in_1[18] => Mux13.IN3
in_1[19] => Mux12.IN3
in_1[20] => Mux11.IN3
in_1[21] => Mux10.IN3
in_1[22] => Mux9.IN3
in_1[23] => Mux8.IN3
in_1[24] => Mux7.IN3
in_1[25] => Mux6.IN3
in_1[26] => Mux5.IN3
in_1[27] => Mux4.IN3
in_1[28] => Mux3.IN3
in_1[29] => Mux2.IN3
in_1[30] => Mux1.IN3
in_1[31] => Mux0.IN3
in_2[0] => Mux31.IN4
in_2[1] => Mux30.IN4
in_2[2] => Mux29.IN4
in_2[3] => Mux28.IN4
in_2[4] => Mux27.IN4
in_2[5] => Mux26.IN4
in_2[6] => Mux25.IN4
in_2[7] => Mux24.IN4
in_2[8] => Mux23.IN4
in_2[9] => Mux22.IN4
in_2[10] => Mux21.IN4
in_2[11] => Mux20.IN4
in_2[12] => Mux19.IN4
in_2[13] => Mux18.IN4
in_2[14] => Mux17.IN4
in_2[15] => Mux16.IN4
in_2[16] => Mux15.IN4
in_2[17] => Mux14.IN4
in_2[18] => Mux13.IN4
in_2[19] => Mux12.IN4
in_2[20] => Mux11.IN4
in_2[21] => Mux10.IN4
in_2[22] => Mux9.IN4
in_2[23] => Mux8.IN4
in_2[24] => Mux7.IN4
in_2[25] => Mux6.IN4
in_2[26] => Mux5.IN4
in_2[27] => Mux4.IN4
in_2[28] => Mux3.IN4
in_2[29] => Mux2.IN4
in_2[30] => Mux1.IN4
in_2[31] => Mux0.IN4
in_3[0] => Mux31.IN5
in_3[1] => Mux30.IN5
in_3[2] => Mux29.IN5
in_3[3] => Mux28.IN5
in_3[4] => Mux27.IN5
in_3[5] => Mux26.IN5
in_3[6] => Mux25.IN5
in_3[7] => Mux24.IN5
in_3[8] => Mux23.IN5
in_3[9] => Mux22.IN5
in_3[10] => Mux21.IN5
in_3[11] => Mux20.IN5
in_3[12] => Mux19.IN5
in_3[13] => Mux18.IN5
in_3[14] => Mux17.IN5
in_3[15] => Mux16.IN5
in_3[16] => Mux15.IN5
in_3[17] => Mux14.IN5
in_3[18] => Mux13.IN5
in_3[19] => Mux12.IN5
in_3[20] => Mux11.IN5
in_3[21] => Mux10.IN5
in_3[22] => Mux9.IN5
in_3[23] => Mux8.IN5
in_3[24] => Mux7.IN5
in_3[25] => Mux6.IN5
in_3[26] => Mux5.IN5
in_3[27] => Mux4.IN5
in_3[28] => Mux3.IN5
in_3[29] => Mux2.IN5
in_3[30] => Mux1.IN5
in_3[31] => Mux0.IN5
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|pc:pc_reg
clk => out_pc[0]~reg0.CLK
clk => out_pc[1]~reg0.CLK
clk => out_pc[2]~reg0.CLK
clk => out_pc[3]~reg0.CLK
clk => out_pc[4]~reg0.CLK
clk => out_pc[5]~reg0.CLK
clk => out_pc[6]~reg0.CLK
clk => out_pc[7]~reg0.CLK
clk => out_pc[8]~reg0.CLK
clk => out_pc[9]~reg0.CLK
clk => out_pc[10]~reg0.CLK
clk => out_pc[11]~reg0.CLK
clk => out_pc[12]~reg0.CLK
clk => out_pc[13]~reg0.CLK
clk => out_pc[14]~reg0.CLK
clk => out_pc[15]~reg0.CLK
clk => out_pc[16]~reg0.CLK
clk => out_pc[17]~reg0.CLK
clk => out_pc[18]~reg0.CLK
clk => out_pc[19]~reg0.CLK
clk => out_pc[20]~reg0.CLK
clk => out_pc[21]~reg0.CLK
clk => out_pc[22]~reg0.CLK
clk => out_pc[23]~reg0.CLK
clk => out_pc[24]~reg0.CLK
clk => out_pc[25]~reg0.CLK
clk => out_pc[26]~reg0.CLK
clk => out_pc[27]~reg0.CLK
clk => out_pc[28]~reg0.CLK
clk => out_pc[29]~reg0.CLK
clk => out_pc[30]~reg0.CLK
clk => out_pc[31]~reg0.CLK
in_pc[0] => out_pc[0]~reg0.DATAIN
in_pc[1] => out_pc[1]~reg0.DATAIN
in_pc[2] => out_pc[2]~reg0.DATAIN
in_pc[3] => out_pc[3]~reg0.DATAIN
in_pc[4] => out_pc[4]~reg0.DATAIN
in_pc[5] => out_pc[5]~reg0.DATAIN
in_pc[6] => out_pc[6]~reg0.DATAIN
in_pc[7] => out_pc[7]~reg0.DATAIN
in_pc[8] => out_pc[8]~reg0.DATAIN
in_pc[9] => out_pc[9]~reg0.DATAIN
in_pc[10] => out_pc[10]~reg0.DATAIN
in_pc[11] => out_pc[11]~reg0.DATAIN
in_pc[12] => out_pc[12]~reg0.DATAIN
in_pc[13] => out_pc[13]~reg0.DATAIN
in_pc[14] => out_pc[14]~reg0.DATAIN
in_pc[15] => out_pc[15]~reg0.DATAIN
in_pc[16] => out_pc[16]~reg0.DATAIN
in_pc[17] => out_pc[17]~reg0.DATAIN
in_pc[18] => out_pc[18]~reg0.DATAIN
in_pc[19] => out_pc[19]~reg0.DATAIN
in_pc[20] => out_pc[20]~reg0.DATAIN
in_pc[21] => out_pc[21]~reg0.DATAIN
in_pc[22] => out_pc[22]~reg0.DATAIN
in_pc[23] => out_pc[23]~reg0.DATAIN
in_pc[24] => out_pc[24]~reg0.DATAIN
in_pc[25] => out_pc[25]~reg0.DATAIN
in_pc[26] => out_pc[26]~reg0.DATAIN
in_pc[27] => out_pc[27]~reg0.DATAIN
in_pc[28] => out_pc[28]~reg0.DATAIN
in_pc[29] => out_pc[29]~reg0.DATAIN
in_pc[30] => out_pc[30]~reg0.DATAIN
in_pc[31] => out_pc[31]~reg0.DATAIN
out_pc[0] <= out_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[1] <= out_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[2] <= out_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[3] <= out_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[4] <= out_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[5] <= out_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[6] <= out_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[7] <= out_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[8] <= out_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[9] <= out_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[10] <= out_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[11] <= out_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[12] <= out_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[13] <= out_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[14] <= out_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[15] <= out_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[16] <= out_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[17] <= out_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[18] <= out_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[19] <= out_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[20] <= out_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[21] <= out_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[22] <= out_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[23] <= out_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[24] <= out_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[25] <= out_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[26] <= out_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[27] <= out_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[28] <= out_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[29] <= out_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[30] <= out_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc[31] <= out_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|somador:somador_if
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
s[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|minst:mi_if
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|Pipeline|minst:mi_if|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ht71:auto_generated.address_a[0]
address_a[1] => altsyncram_ht71:auto_generated.address_a[1]
address_a[2] => altsyncram_ht71:auto_generated.address_a[2]
address_a[3] => altsyncram_ht71:auto_generated.address_a[3]
address_a[4] => altsyncram_ht71:auto_generated.address_a[4]
address_a[5] => altsyncram_ht71:auto_generated.address_a[5]
address_a[6] => altsyncram_ht71:auto_generated.address_a[6]
address_a[7] => altsyncram_ht71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ht71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ht71:auto_generated.q_a[0]
q_a[1] <= altsyncram_ht71:auto_generated.q_a[1]
q_a[2] <= altsyncram_ht71:auto_generated.q_a[2]
q_a[3] <= altsyncram_ht71:auto_generated.q_a[3]
q_a[4] <= altsyncram_ht71:auto_generated.q_a[4]
q_a[5] <= altsyncram_ht71:auto_generated.q_a[5]
q_a[6] <= altsyncram_ht71:auto_generated.q_a[6]
q_a[7] <= altsyncram_ht71:auto_generated.q_a[7]
q_a[8] <= altsyncram_ht71:auto_generated.q_a[8]
q_a[9] <= altsyncram_ht71:auto_generated.q_a[9]
q_a[10] <= altsyncram_ht71:auto_generated.q_a[10]
q_a[11] <= altsyncram_ht71:auto_generated.q_a[11]
q_a[12] <= altsyncram_ht71:auto_generated.q_a[12]
q_a[13] <= altsyncram_ht71:auto_generated.q_a[13]
q_a[14] <= altsyncram_ht71:auto_generated.q_a[14]
q_a[15] <= altsyncram_ht71:auto_generated.q_a[15]
q_a[16] <= altsyncram_ht71:auto_generated.q_a[16]
q_a[17] <= altsyncram_ht71:auto_generated.q_a[17]
q_a[18] <= altsyncram_ht71:auto_generated.q_a[18]
q_a[19] <= altsyncram_ht71:auto_generated.q_a[19]
q_a[20] <= altsyncram_ht71:auto_generated.q_a[20]
q_a[21] <= altsyncram_ht71:auto_generated.q_a[21]
q_a[22] <= altsyncram_ht71:auto_generated.q_a[22]
q_a[23] <= altsyncram_ht71:auto_generated.q_a[23]
q_a[24] <= altsyncram_ht71:auto_generated.q_a[24]
q_a[25] <= altsyncram_ht71:auto_generated.q_a[25]
q_a[26] <= altsyncram_ht71:auto_generated.q_a[26]
q_a[27] <= altsyncram_ht71:auto_generated.q_a[27]
q_a[28] <= altsyncram_ht71:auto_generated.q_a[28]
q_a[29] <= altsyncram_ht71:auto_generated.q_a[29]
q_a[30] <= altsyncram_ht71:auto_generated.q_a[30]
q_a[31] <= altsyncram_ht71:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pipeline|minst:mi_if|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Pipeline|if_id:reg_ifid
clk => out_instruction[0]~reg0.CLK
clk => out_instruction[1]~reg0.CLK
clk => out_instruction[2]~reg0.CLK
clk => out_instruction[3]~reg0.CLK
clk => out_instruction[4]~reg0.CLK
clk => out_instruction[5]~reg0.CLK
clk => out_instruction[6]~reg0.CLK
clk => out_instruction[7]~reg0.CLK
clk => out_instruction[8]~reg0.CLK
clk => out_instruction[9]~reg0.CLK
clk => out_instruction[10]~reg0.CLK
clk => out_instruction[11]~reg0.CLK
clk => out_instruction[12]~reg0.CLK
clk => out_instruction[13]~reg0.CLK
clk => out_instruction[14]~reg0.CLK
clk => out_instruction[15]~reg0.CLK
clk => out_instruction[16]~reg0.CLK
clk => out_instruction[17]~reg0.CLK
clk => out_instruction[18]~reg0.CLK
clk => out_instruction[19]~reg0.CLK
clk => out_instruction[20]~reg0.CLK
clk => out_instruction[21]~reg0.CLK
clk => out_instruction[22]~reg0.CLK
clk => out_instruction[23]~reg0.CLK
clk => out_instruction[24]~reg0.CLK
clk => out_instruction[25]~reg0.CLK
clk => out_instruction[26]~reg0.CLK
clk => out_instruction[27]~reg0.CLK
clk => out_instruction[28]~reg0.CLK
clk => out_instruction[29]~reg0.CLK
clk => out_instruction[30]~reg0.CLK
clk => out_instruction[31]~reg0.CLK
clk => out_pc4[0]~reg0.CLK
clk => out_pc4[1]~reg0.CLK
clk => out_pc4[2]~reg0.CLK
clk => out_pc4[3]~reg0.CLK
clk => out_pc4[4]~reg0.CLK
clk => out_pc4[5]~reg0.CLK
clk => out_pc4[6]~reg0.CLK
clk => out_pc4[7]~reg0.CLK
clk => out_pc4[8]~reg0.CLK
clk => out_pc4[9]~reg0.CLK
clk => out_pc4[10]~reg0.CLK
clk => out_pc4[11]~reg0.CLK
clk => out_pc4[12]~reg0.CLK
clk => out_pc4[13]~reg0.CLK
clk => out_pc4[14]~reg0.CLK
clk => out_pc4[15]~reg0.CLK
clk => out_pc4[16]~reg0.CLK
clk => out_pc4[17]~reg0.CLK
clk => out_pc4[18]~reg0.CLK
clk => out_pc4[19]~reg0.CLK
clk => out_pc4[20]~reg0.CLK
clk => out_pc4[21]~reg0.CLK
clk => out_pc4[22]~reg0.CLK
clk => out_pc4[23]~reg0.CLK
clk => out_pc4[24]~reg0.CLK
clk => out_pc4[25]~reg0.CLK
clk => out_pc4[26]~reg0.CLK
clk => out_pc4[27]~reg0.CLK
clk => out_pc4[28]~reg0.CLK
clk => out_pc4[29]~reg0.CLK
clk => out_pc4[30]~reg0.CLK
clk => out_pc4[31]~reg0.CLK
ent_pc4[0] => out_pc4[0]~reg0.DATAIN
ent_pc4[1] => out_pc4[1]~reg0.DATAIN
ent_pc4[2] => out_pc4[2]~reg0.DATAIN
ent_pc4[3] => out_pc4[3]~reg0.DATAIN
ent_pc4[4] => out_pc4[4]~reg0.DATAIN
ent_pc4[5] => out_pc4[5]~reg0.DATAIN
ent_pc4[6] => out_pc4[6]~reg0.DATAIN
ent_pc4[7] => out_pc4[7]~reg0.DATAIN
ent_pc4[8] => out_pc4[8]~reg0.DATAIN
ent_pc4[9] => out_pc4[9]~reg0.DATAIN
ent_pc4[10] => out_pc4[10]~reg0.DATAIN
ent_pc4[11] => out_pc4[11]~reg0.DATAIN
ent_pc4[12] => out_pc4[12]~reg0.DATAIN
ent_pc4[13] => out_pc4[13]~reg0.DATAIN
ent_pc4[14] => out_pc4[14]~reg0.DATAIN
ent_pc4[15] => out_pc4[15]~reg0.DATAIN
ent_pc4[16] => out_pc4[16]~reg0.DATAIN
ent_pc4[17] => out_pc4[17]~reg0.DATAIN
ent_pc4[18] => out_pc4[18]~reg0.DATAIN
ent_pc4[19] => out_pc4[19]~reg0.DATAIN
ent_pc4[20] => out_pc4[20]~reg0.DATAIN
ent_pc4[21] => out_pc4[21]~reg0.DATAIN
ent_pc4[22] => out_pc4[22]~reg0.DATAIN
ent_pc4[23] => out_pc4[23]~reg0.DATAIN
ent_pc4[24] => out_pc4[24]~reg0.DATAIN
ent_pc4[25] => out_pc4[25]~reg0.DATAIN
ent_pc4[26] => out_pc4[26]~reg0.DATAIN
ent_pc4[27] => out_pc4[27]~reg0.DATAIN
ent_pc4[28] => out_pc4[28]~reg0.DATAIN
ent_pc4[29] => out_pc4[29]~reg0.DATAIN
ent_pc4[30] => out_pc4[30]~reg0.DATAIN
ent_pc4[31] => out_pc4[31]~reg0.DATAIN
in_instruction[0] => out_instruction[0]~reg0.DATAIN
in_instruction[1] => out_instruction[1]~reg0.DATAIN
in_instruction[2] => out_instruction[2]~reg0.DATAIN
in_instruction[3] => out_instruction[3]~reg0.DATAIN
in_instruction[4] => out_instruction[4]~reg0.DATAIN
in_instruction[5] => out_instruction[5]~reg0.DATAIN
in_instruction[6] => out_instruction[6]~reg0.DATAIN
in_instruction[7] => out_instruction[7]~reg0.DATAIN
in_instruction[8] => out_instruction[8]~reg0.DATAIN
in_instruction[9] => out_instruction[9]~reg0.DATAIN
in_instruction[10] => out_instruction[10]~reg0.DATAIN
in_instruction[11] => out_instruction[11]~reg0.DATAIN
in_instruction[12] => out_instruction[12]~reg0.DATAIN
in_instruction[13] => out_instruction[13]~reg0.DATAIN
in_instruction[14] => out_instruction[14]~reg0.DATAIN
in_instruction[15] => out_instruction[15]~reg0.DATAIN
in_instruction[16] => out_instruction[16]~reg0.DATAIN
in_instruction[17] => out_instruction[17]~reg0.DATAIN
in_instruction[18] => out_instruction[18]~reg0.DATAIN
in_instruction[19] => out_instruction[19]~reg0.DATAIN
in_instruction[20] => out_instruction[20]~reg0.DATAIN
in_instruction[21] => out_instruction[21]~reg0.DATAIN
in_instruction[22] => out_instruction[22]~reg0.DATAIN
in_instruction[23] => out_instruction[23]~reg0.DATAIN
in_instruction[24] => out_instruction[24]~reg0.DATAIN
in_instruction[25] => out_instruction[25]~reg0.DATAIN
in_instruction[26] => out_instruction[26]~reg0.DATAIN
in_instruction[27] => out_instruction[27]~reg0.DATAIN
in_instruction[28] => out_instruction[28]~reg0.DATAIN
in_instruction[29] => out_instruction[29]~reg0.DATAIN
in_instruction[30] => out_instruction[30]~reg0.DATAIN
in_instruction[31] => out_instruction[31]~reg0.DATAIN
out_pc4[0] <= out_pc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[1] <= out_pc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[2] <= out_pc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[3] <= out_pc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[4] <= out_pc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[5] <= out_pc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[6] <= out_pc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[7] <= out_pc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[8] <= out_pc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[9] <= out_pc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[10] <= out_pc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[11] <= out_pc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[12] <= out_pc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[13] <= out_pc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[14] <= out_pc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[15] <= out_pc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[16] <= out_pc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[17] <= out_pc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[18] <= out_pc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[19] <= out_pc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[20] <= out_pc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[21] <= out_pc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[22] <= out_pc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[23] <= out_pc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[24] <= out_pc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[25] <= out_pc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[26] <= out_pc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[27] <= out_pc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[28] <= out_pc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[29] <= out_pc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[30] <= out_pc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pc4[31] <= out_pc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[0] <= out_instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[1] <= out_instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[2] <= out_instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[3] <= out_instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[4] <= out_instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[5] <= out_instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[6] <= out_instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[7] <= out_instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[8] <= out_instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[9] <= out_instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[10] <= out_instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[11] <= out_instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[12] <= out_instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[13] <= out_instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[14] <= out_instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[15] <= out_instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[16] <= out_instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[17] <= out_instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[18] <= out_instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[19] <= out_instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[20] <= out_instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[21] <= out_instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[22] <= out_instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[23] <= out_instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[24] <= out_instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[25] <= out_instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[26] <= out_instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[27] <= out_instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[28] <= out_instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[29] <= out_instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[30] <= out_instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_instruction[31] <= out_instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|bregmips:breg_id
clk => regs~37.CLK
clk => regs~0.CLK
clk => regs~1.CLK
clk => regs~2.CLK
clk => regs~3.CLK
clk => regs~4.CLK
clk => regs~5.CLK
clk => regs~6.CLK
clk => regs~7.CLK
clk => regs~8.CLK
clk => regs~9.CLK
clk => regs~10.CLK
clk => regs~11.CLK
clk => regs~12.CLK
clk => regs~13.CLK
clk => regs~14.CLK
clk => regs~15.CLK
clk => regs~16.CLK
clk => regs~17.CLK
clk => regs~18.CLK
clk => regs~19.CLK
clk => regs~20.CLK
clk => regs~21.CLK
clk => regs~22.CLK
clk => regs~23.CLK
clk => regs~24.CLK
clk => regs~25.CLK
clk => regs~26.CLK
clk => regs~27.CLK
clk => regs~28.CLK
clk => regs~29.CLK
clk => regs~30.CLK
clk => regs~31.CLK
clk => regs~32.CLK
clk => regs~33.CLK
clk => regs~34.CLK
clk => regs~35.CLK
clk => regs~36.CLK
clk => regs.CLK0
wren => process_0.IN1
radd1[0] => Equal0.IN4
radd1[0] => regs.RADDR
radd1[1] => Equal0.IN3
radd1[1] => regs.RADDR1
radd1[2] => Equal0.IN2
radd1[2] => regs.RADDR2
radd1[3] => Equal0.IN1
radd1[3] => regs.RADDR3
radd1[4] => Equal0.IN0
radd1[4] => regs.RADDR4
radd2[0] => Equal1.IN4
radd2[0] => regs.PORTBRADDR
radd2[1] => Equal1.IN3
radd2[1] => regs.PORTBRADDR1
radd2[2] => Equal1.IN2
radd2[2] => regs.PORTBRADDR2
radd2[3] => Equal1.IN1
radd2[3] => regs.PORTBRADDR3
radd2[4] => Equal1.IN0
radd2[4] => regs.PORTBRADDR4
wadd[0] => regs~4.DATAIN
wadd[0] => Equal2.IN4
wadd[0] => regs.WADDR
wadd[1] => regs~3.DATAIN
wadd[1] => Equal2.IN3
wadd[1] => regs.WADDR1
wadd[2] => regs~2.DATAIN
wadd[2] => Equal2.IN2
wadd[2] => regs.WADDR2
wadd[3] => regs~1.DATAIN
wadd[3] => Equal2.IN1
wadd[3] => regs.WADDR3
wadd[4] => regs~0.DATAIN
wadd[4] => Equal2.IN0
wadd[4] => regs.WADDR4
wdata[0] => regs~36.DATAIN
wdata[0] => regs.DATAIN
wdata[1] => regs~35.DATAIN
wdata[1] => regs.DATAIN1
wdata[2] => regs~34.DATAIN
wdata[2] => regs.DATAIN2
wdata[3] => regs~33.DATAIN
wdata[3] => regs.DATAIN3
wdata[4] => regs~32.DATAIN
wdata[4] => regs.DATAIN4
wdata[5] => regs~31.DATAIN
wdata[5] => regs.DATAIN5
wdata[6] => regs~30.DATAIN
wdata[6] => regs.DATAIN6
wdata[7] => regs~29.DATAIN
wdata[7] => regs.DATAIN7
wdata[8] => regs~28.DATAIN
wdata[8] => regs.DATAIN8
wdata[9] => regs~27.DATAIN
wdata[9] => regs.DATAIN9
wdata[10] => regs~26.DATAIN
wdata[10] => regs.DATAIN10
wdata[11] => regs~25.DATAIN
wdata[11] => regs.DATAIN11
wdata[12] => regs~24.DATAIN
wdata[12] => regs.DATAIN12
wdata[13] => regs~23.DATAIN
wdata[13] => regs.DATAIN13
wdata[14] => regs~22.DATAIN
wdata[14] => regs.DATAIN14
wdata[15] => regs~21.DATAIN
wdata[15] => regs.DATAIN15
wdata[16] => regs~20.DATAIN
wdata[16] => regs.DATAIN16
wdata[17] => regs~19.DATAIN
wdata[17] => regs.DATAIN17
wdata[18] => regs~18.DATAIN
wdata[18] => regs.DATAIN18
wdata[19] => regs~17.DATAIN
wdata[19] => regs.DATAIN19
wdata[20] => regs~16.DATAIN
wdata[20] => regs.DATAIN20
wdata[21] => regs~15.DATAIN
wdata[21] => regs.DATAIN21
wdata[22] => regs~14.DATAIN
wdata[22] => regs.DATAIN22
wdata[23] => regs~13.DATAIN
wdata[23] => regs.DATAIN23
wdata[24] => regs~12.DATAIN
wdata[24] => regs.DATAIN24
wdata[25] => regs~11.DATAIN
wdata[25] => regs.DATAIN25
wdata[26] => regs~10.DATAIN
wdata[26] => regs.DATAIN26
wdata[27] => regs~9.DATAIN
wdata[27] => regs.DATAIN27
wdata[28] => regs~8.DATAIN
wdata[28] => regs.DATAIN28
wdata[29] => regs~7.DATAIN
wdata[29] => regs.DATAIN29
wdata[30] => regs~6.DATAIN
wdata[30] => regs.DATAIN30
wdata[31] => regs~5.DATAIN
wdata[31] => regs.DATAIN31
r1[0] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[16] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[17] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[18] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[19] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[20] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[21] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[22] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[23] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[24] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[25] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[26] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[27] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[28] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[29] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[30] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[31] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[16] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[17] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[18] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[19] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[20] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[21] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[22] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[23] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[24] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[25] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[26] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[27] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[28] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[29] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[30] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[31] <= r2.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|controle:controle_id
opcode[0] => Mux5.IN69
opcode[0] => Mux6.IN69
opcode[0] => Mux7.IN69
opcode[0] => Mux8.IN69
opcode[0] => Mux9.IN69
opcode[0] => Mux10.IN69
opcode[0] => Mux11.IN69
opcode[0] => Mux12.IN69
opcode[0] => Mux13.IN69
opcode[0] => Mux14.IN69
opcode[0] => Mux15.IN69
opcode[0] => Mux16.IN69
opcode[0] => Mux17.IN69
opcode[0] => Mux18.IN69
opcode[0] => Mux19.IN69
opcode[0] => Mux20.IN69
opcode[1] => Mux5.IN68
opcode[1] => Mux6.IN68
opcode[1] => Mux7.IN68
opcode[1] => Mux8.IN68
opcode[1] => Mux9.IN68
opcode[1] => Mux10.IN68
opcode[1] => Mux11.IN68
opcode[1] => Mux12.IN68
opcode[1] => Mux13.IN68
opcode[1] => Mux14.IN68
opcode[1] => Mux15.IN68
opcode[1] => Mux16.IN68
opcode[1] => Mux17.IN68
opcode[1] => Mux18.IN68
opcode[1] => Mux19.IN68
opcode[1] => Mux20.IN68
opcode[2] => Mux5.IN67
opcode[2] => Mux6.IN67
opcode[2] => Mux7.IN67
opcode[2] => Mux8.IN67
opcode[2] => Mux9.IN67
opcode[2] => Mux10.IN67
opcode[2] => Mux11.IN67
opcode[2] => Mux12.IN67
opcode[2] => Mux13.IN67
opcode[2] => Mux14.IN67
opcode[2] => Mux15.IN67
opcode[2] => Mux16.IN67
opcode[2] => Mux17.IN67
opcode[2] => Mux18.IN67
opcode[2] => Mux19.IN67
opcode[2] => Mux20.IN67
opcode[3] => Mux5.IN66
opcode[3] => Mux6.IN66
opcode[3] => Mux7.IN66
opcode[3] => Mux8.IN66
opcode[3] => Mux9.IN66
opcode[3] => Mux10.IN66
opcode[3] => Mux11.IN66
opcode[3] => Mux12.IN66
opcode[3] => Mux13.IN66
opcode[3] => Mux14.IN66
opcode[3] => Mux15.IN66
opcode[3] => Mux16.IN66
opcode[3] => Mux17.IN66
opcode[3] => Mux18.IN66
opcode[3] => Mux19.IN66
opcode[3] => Mux20.IN66
opcode[4] => Mux5.IN65
opcode[4] => Mux6.IN65
opcode[4] => Mux7.IN65
opcode[4] => Mux8.IN65
opcode[4] => Mux9.IN65
opcode[4] => Mux10.IN65
opcode[4] => Mux11.IN65
opcode[4] => Mux12.IN65
opcode[4] => Mux13.IN65
opcode[4] => Mux14.IN65
opcode[4] => Mux15.IN65
opcode[4] => Mux16.IN65
opcode[4] => Mux17.IN65
opcode[4] => Mux18.IN65
opcode[4] => Mux19.IN65
opcode[4] => Mux20.IN65
opcode[5] => Mux5.IN64
opcode[5] => Mux6.IN64
opcode[5] => Mux7.IN64
opcode[5] => Mux8.IN64
opcode[5] => Mux9.IN64
opcode[5] => Mux10.IN64
opcode[5] => Mux11.IN64
opcode[5] => Mux12.IN64
opcode[5] => Mux13.IN64
opcode[5] => Mux14.IN64
opcode[5] => Mux15.IN64
opcode[5] => Mux16.IN64
opcode[5] => Mux17.IN64
opcode[5] => Mux18.IN64
opcode[5] => Mux19.IN64
opcode[5] => Mux20.IN64
funct[0] => Mux0.IN69
funct[0] => Mux1.IN69
funct[0] => Mux2.IN69
funct[0] => Mux4.IN69
funct[1] => Mux0.IN68
funct[1] => Mux1.IN68
funct[1] => Mux2.IN68
funct[1] => Mux3.IN36
funct[1] => Mux4.IN68
funct[2] => Mux0.IN67
funct[2] => Mux1.IN67
funct[2] => Mux2.IN67
funct[2] => Mux3.IN35
funct[2] => Mux4.IN67
funct[3] => Mux0.IN66
funct[3] => Mux1.IN66
funct[3] => Mux2.IN66
funct[3] => Mux3.IN34
funct[3] => Mux4.IN66
funct[4] => Mux0.IN65
funct[4] => Mux1.IN65
funct[4] => Mux2.IN65
funct[4] => Mux3.IN33
funct[4] => Mux4.IN65
funct[5] => Mux0.IN64
funct[5] => Mux1.IN64
funct[5] => Mux2.IN64
funct[5] => Mux3.IN32
funct[5] => Mux4.IN64
RegDst[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump$latch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
sig_beq <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
sig_bne <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
sig_jr <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|sign_extend:sign_extend_id
imm16[0] => imm32[0].DATAIN
imm16[1] => imm32[1].DATAIN
imm16[2] => imm32[2].DATAIN
imm16[3] => imm32[3].DATAIN
imm16[4] => imm32[4].DATAIN
imm16[5] => imm32[5].DATAIN
imm16[6] => imm32[6].DATAIN
imm16[7] => imm32[7].DATAIN
imm16[8] => imm32[8].DATAIN
imm16[9] => imm32[9].DATAIN
imm16[10] => imm32[10].DATAIN
imm16[11] => imm32[11].DATAIN
imm16[12] => imm32[12].DATAIN
imm16[13] => imm32[13].DATAIN
imm16[14] => imm32[14].DATAIN
imm16[15] => imm32[15].DATAIN
imm16[15] => imm32[31].DATAIN
imm16[15] => imm32[30].DATAIN
imm16[15] => imm32[29].DATAIN
imm16[15] => imm32[28].DATAIN
imm16[15] => imm32[27].DATAIN
imm16[15] => imm32[26].DATAIN
imm16[15] => imm32[25].DATAIN
imm16[15] => imm32[24].DATAIN
imm16[15] => imm32[23].DATAIN
imm16[15] => imm32[22].DATAIN
imm16[15] => imm32[21].DATAIN
imm16[15] => imm32[20].DATAIN
imm16[15] => imm32[19].DATAIN
imm16[15] => imm32[18].DATAIN
imm16[15] => imm32[17].DATAIN
imm16[15] => imm32[16].DATAIN
imm32[0] <= imm16[0].DB_MAX_OUTPUT_PORT_TYPE
imm32[1] <= imm16[1].DB_MAX_OUTPUT_PORT_TYPE
imm32[2] <= imm16[2].DB_MAX_OUTPUT_PORT_TYPE
imm32[3] <= imm16[3].DB_MAX_OUTPUT_PORT_TYPE
imm32[4] <= imm16[4].DB_MAX_OUTPUT_PORT_TYPE
imm32[5] <= imm16[5].DB_MAX_OUTPUT_PORT_TYPE
imm32[6] <= imm16[6].DB_MAX_OUTPUT_PORT_TYPE
imm32[7] <= imm16[7].DB_MAX_OUTPUT_PORT_TYPE
imm32[8] <= imm16[8].DB_MAX_OUTPUT_PORT_TYPE
imm32[9] <= imm16[9].DB_MAX_OUTPUT_PORT_TYPE
imm32[10] <= imm16[10].DB_MAX_OUTPUT_PORT_TYPE
imm32[11] <= imm16[11].DB_MAX_OUTPUT_PORT_TYPE
imm32[12] <= imm16[12].DB_MAX_OUTPUT_PORT_TYPE
imm32[13] <= imm16[13].DB_MAX_OUTPUT_PORT_TYPE
imm32[14] <= imm16[14].DB_MAX_OUTPUT_PORT_TYPE
imm32[15] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[16] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[17] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[18] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[19] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[20] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[21] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[22] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[23] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[24] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[25] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[26] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[27] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[28] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[29] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[30] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[31] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|id_ex:reg_idex
clk => idex_mem_to_reg_out[0]~reg0.CLK
clk => idex_mem_to_reg_out[1]~reg0.CLK
clk => idex_regwrite_out~reg0.CLK
clk => idex_mem_write_out~reg0.CLK
clk => idex_mem_read_out~reg0.CLK
clk => idex_bne_out~reg0.CLK
clk => idex_beq_out~reg0.CLK
clk => idex_out_alusrc~reg0.CLK
clk => idex_out_alu_op[0]~reg0.CLK
clk => idex_out_alu_op[1]~reg0.CLK
clk => idex_out_alu_op[2]~reg0.CLK
clk => idex_out_regdest[0]~reg0.CLK
clk => idex_out_regdest[1]~reg0.CLK
clk => idex_out_immediate[0]~reg0.CLK
clk => idex_out_immediate[1]~reg0.CLK
clk => idex_out_immediate[2]~reg0.CLK
clk => idex_out_immediate[3]~reg0.CLK
clk => idex_out_immediate[4]~reg0.CLK
clk => idex_out_immediate[5]~reg0.CLK
clk => idex_out_immediate[6]~reg0.CLK
clk => idex_out_immediate[7]~reg0.CLK
clk => idex_out_immediate[8]~reg0.CLK
clk => idex_out_immediate[9]~reg0.CLK
clk => idex_out_immediate[10]~reg0.CLK
clk => idex_out_immediate[11]~reg0.CLK
clk => idex_out_immediate[12]~reg0.CLK
clk => idex_out_immediate[13]~reg0.CLK
clk => idex_out_immediate[14]~reg0.CLK
clk => idex_out_immediate[15]~reg0.CLK
clk => idex_out_immediate[16]~reg0.CLK
clk => idex_out_immediate[17]~reg0.CLK
clk => idex_out_immediate[18]~reg0.CLK
clk => idex_out_immediate[19]~reg0.CLK
clk => idex_out_immediate[20]~reg0.CLK
clk => idex_out_immediate[21]~reg0.CLK
clk => idex_out_immediate[22]~reg0.CLK
clk => idex_out_immediate[23]~reg0.CLK
clk => idex_out_immediate[24]~reg0.CLK
clk => idex_out_immediate[25]~reg0.CLK
clk => idex_out_immediate[26]~reg0.CLK
clk => idex_out_immediate[27]~reg0.CLK
clk => idex_out_immediate[28]~reg0.CLK
clk => idex_out_immediate[29]~reg0.CLK
clk => idex_out_immediate[30]~reg0.CLK
clk => idex_out_immediate[31]~reg0.CLK
clk => idex_out_rd[0]~reg0.CLK
clk => idex_out_rd[1]~reg0.CLK
clk => idex_out_rd[2]~reg0.CLK
clk => idex_out_rd[3]~reg0.CLK
clk => idex_out_rd[4]~reg0.CLK
clk => idex_out_rt[0]~reg0.CLK
clk => idex_out_rt[1]~reg0.CLK
clk => idex_out_rt[2]~reg0.CLK
clk => idex_out_rt[3]~reg0.CLK
clk => idex_out_rt[4]~reg0.CLK
clk => idex_out_reg2[0]~reg0.CLK
clk => idex_out_reg2[1]~reg0.CLK
clk => idex_out_reg2[2]~reg0.CLK
clk => idex_out_reg2[3]~reg0.CLK
clk => idex_out_reg2[4]~reg0.CLK
clk => idex_out_reg2[5]~reg0.CLK
clk => idex_out_reg2[6]~reg0.CLK
clk => idex_out_reg2[7]~reg0.CLK
clk => idex_out_reg2[8]~reg0.CLK
clk => idex_out_reg2[9]~reg0.CLK
clk => idex_out_reg2[10]~reg0.CLK
clk => idex_out_reg2[11]~reg0.CLK
clk => idex_out_reg2[12]~reg0.CLK
clk => idex_out_reg2[13]~reg0.CLK
clk => idex_out_reg2[14]~reg0.CLK
clk => idex_out_reg2[15]~reg0.CLK
clk => idex_out_reg2[16]~reg0.CLK
clk => idex_out_reg2[17]~reg0.CLK
clk => idex_out_reg2[18]~reg0.CLK
clk => idex_out_reg2[19]~reg0.CLK
clk => idex_out_reg2[20]~reg0.CLK
clk => idex_out_reg2[21]~reg0.CLK
clk => idex_out_reg2[22]~reg0.CLK
clk => idex_out_reg2[23]~reg0.CLK
clk => idex_out_reg2[24]~reg0.CLK
clk => idex_out_reg2[25]~reg0.CLK
clk => idex_out_reg2[26]~reg0.CLK
clk => idex_out_reg2[27]~reg0.CLK
clk => idex_out_reg2[28]~reg0.CLK
clk => idex_out_reg2[29]~reg0.CLK
clk => idex_out_reg2[30]~reg0.CLK
clk => idex_out_reg2[31]~reg0.CLK
clk => idex_out_reg1[0]~reg0.CLK
clk => idex_out_reg1[1]~reg0.CLK
clk => idex_out_reg1[2]~reg0.CLK
clk => idex_out_reg1[3]~reg0.CLK
clk => idex_out_reg1[4]~reg0.CLK
clk => idex_out_reg1[5]~reg0.CLK
clk => idex_out_reg1[6]~reg0.CLK
clk => idex_out_reg1[7]~reg0.CLK
clk => idex_out_reg1[8]~reg0.CLK
clk => idex_out_reg1[9]~reg0.CLK
clk => idex_out_reg1[10]~reg0.CLK
clk => idex_out_reg1[11]~reg0.CLK
clk => idex_out_reg1[12]~reg0.CLK
clk => idex_out_reg1[13]~reg0.CLK
clk => idex_out_reg1[14]~reg0.CLK
clk => idex_out_reg1[15]~reg0.CLK
clk => idex_out_reg1[16]~reg0.CLK
clk => idex_out_reg1[17]~reg0.CLK
clk => idex_out_reg1[18]~reg0.CLK
clk => idex_out_reg1[19]~reg0.CLK
clk => idex_out_reg1[20]~reg0.CLK
clk => idex_out_reg1[21]~reg0.CLK
clk => idex_out_reg1[22]~reg0.CLK
clk => idex_out_reg1[23]~reg0.CLK
clk => idex_out_reg1[24]~reg0.CLK
clk => idex_out_reg1[25]~reg0.CLK
clk => idex_out_reg1[26]~reg0.CLK
clk => idex_out_reg1[27]~reg0.CLK
clk => idex_out_reg1[28]~reg0.CLK
clk => idex_out_reg1[29]~reg0.CLK
clk => idex_out_reg1[30]~reg0.CLK
clk => idex_out_reg1[31]~reg0.CLK
clk => idex_out_pc4[0]~reg0.CLK
clk => idex_out_pc4[1]~reg0.CLK
clk => idex_out_pc4[2]~reg0.CLK
clk => idex_out_pc4[3]~reg0.CLK
clk => idex_out_pc4[4]~reg0.CLK
clk => idex_out_pc4[5]~reg0.CLK
clk => idex_out_pc4[6]~reg0.CLK
clk => idex_out_pc4[7]~reg0.CLK
clk => idex_out_pc4[8]~reg0.CLK
clk => idex_out_pc4[9]~reg0.CLK
clk => idex_out_pc4[10]~reg0.CLK
clk => idex_out_pc4[11]~reg0.CLK
clk => idex_out_pc4[12]~reg0.CLK
clk => idex_out_pc4[13]~reg0.CLK
clk => idex_out_pc4[14]~reg0.CLK
clk => idex_out_pc4[15]~reg0.CLK
clk => idex_out_pc4[16]~reg0.CLK
clk => idex_out_pc4[17]~reg0.CLK
clk => idex_out_pc4[18]~reg0.CLK
clk => idex_out_pc4[19]~reg0.CLK
clk => idex_out_pc4[20]~reg0.CLK
clk => idex_out_pc4[21]~reg0.CLK
clk => idex_out_pc4[22]~reg0.CLK
clk => idex_out_pc4[23]~reg0.CLK
clk => idex_out_pc4[24]~reg0.CLK
clk => idex_out_pc4[25]~reg0.CLK
clk => idex_out_pc4[26]~reg0.CLK
clk => idex_out_pc4[27]~reg0.CLK
clk => idex_out_pc4[28]~reg0.CLK
clk => idex_out_pc4[29]~reg0.CLK
clk => idex_out_pc4[30]~reg0.CLK
clk => idex_out_pc4[31]~reg0.CLK
idex_in_pc4[0] => idex_out_pc4[0]~reg0.DATAIN
idex_in_pc4[1] => idex_out_pc4[1]~reg0.DATAIN
idex_in_pc4[2] => idex_out_pc4[2]~reg0.DATAIN
idex_in_pc4[3] => idex_out_pc4[3]~reg0.DATAIN
idex_in_pc4[4] => idex_out_pc4[4]~reg0.DATAIN
idex_in_pc4[5] => idex_out_pc4[5]~reg0.DATAIN
idex_in_pc4[6] => idex_out_pc4[6]~reg0.DATAIN
idex_in_pc4[7] => idex_out_pc4[7]~reg0.DATAIN
idex_in_pc4[8] => idex_out_pc4[8]~reg0.DATAIN
idex_in_pc4[9] => idex_out_pc4[9]~reg0.DATAIN
idex_in_pc4[10] => idex_out_pc4[10]~reg0.DATAIN
idex_in_pc4[11] => idex_out_pc4[11]~reg0.DATAIN
idex_in_pc4[12] => idex_out_pc4[12]~reg0.DATAIN
idex_in_pc4[13] => idex_out_pc4[13]~reg0.DATAIN
idex_in_pc4[14] => idex_out_pc4[14]~reg0.DATAIN
idex_in_pc4[15] => idex_out_pc4[15]~reg0.DATAIN
idex_in_pc4[16] => idex_out_pc4[16]~reg0.DATAIN
idex_in_pc4[17] => idex_out_pc4[17]~reg0.DATAIN
idex_in_pc4[18] => idex_out_pc4[18]~reg0.DATAIN
idex_in_pc4[19] => idex_out_pc4[19]~reg0.DATAIN
idex_in_pc4[20] => idex_out_pc4[20]~reg0.DATAIN
idex_in_pc4[21] => idex_out_pc4[21]~reg0.DATAIN
idex_in_pc4[22] => idex_out_pc4[22]~reg0.DATAIN
idex_in_pc4[23] => idex_out_pc4[23]~reg0.DATAIN
idex_in_pc4[24] => idex_out_pc4[24]~reg0.DATAIN
idex_in_pc4[25] => idex_out_pc4[25]~reg0.DATAIN
idex_in_pc4[26] => idex_out_pc4[26]~reg0.DATAIN
idex_in_pc4[27] => idex_out_pc4[27]~reg0.DATAIN
idex_in_pc4[28] => idex_out_pc4[28]~reg0.DATAIN
idex_in_pc4[29] => idex_out_pc4[29]~reg0.DATAIN
idex_in_pc4[30] => idex_out_pc4[30]~reg0.DATAIN
idex_in_pc4[31] => idex_out_pc4[31]~reg0.DATAIN
idex_regdest_in[0] => idex_out_regdest[0]~reg0.DATAIN
idex_regdest_in[1] => idex_out_regdest[1]~reg0.DATAIN
idex_opalu_in[0] => idex_out_alu_op[0]~reg0.DATAIN
idex_opalu_in[1] => idex_out_alu_op[1]~reg0.DATAIN
idex_opalu_in[2] => idex_out_alu_op[2]~reg0.DATAIN
idex_alusrc_in => idex_out_alusrc~reg0.DATAIN
idex_beq_in => idex_beq_out~reg0.DATAIN
idex_bne_in => idex_bne_out~reg0.DATAIN
idex_mem_read_in => idex_mem_read_out~reg0.DATAIN
idex_mem_write_in => idex_mem_write_out~reg0.DATAIN
idex_regwrite_in => idex_regwrite_out~reg0.DATAIN
idex_mem_to_reg_in[0] => idex_mem_to_reg_out[0]~reg0.DATAIN
idex_mem_to_reg_in[1] => idex_mem_to_reg_out[1]~reg0.DATAIN
in_reg1[0] => idex_out_reg1[0]~reg0.DATAIN
in_reg1[1] => idex_out_reg1[1]~reg0.DATAIN
in_reg1[2] => idex_out_reg1[2]~reg0.DATAIN
in_reg1[3] => idex_out_reg1[3]~reg0.DATAIN
in_reg1[4] => idex_out_reg1[4]~reg0.DATAIN
in_reg1[5] => idex_out_reg1[5]~reg0.DATAIN
in_reg1[6] => idex_out_reg1[6]~reg0.DATAIN
in_reg1[7] => idex_out_reg1[7]~reg0.DATAIN
in_reg1[8] => idex_out_reg1[8]~reg0.DATAIN
in_reg1[9] => idex_out_reg1[9]~reg0.DATAIN
in_reg1[10] => idex_out_reg1[10]~reg0.DATAIN
in_reg1[11] => idex_out_reg1[11]~reg0.DATAIN
in_reg1[12] => idex_out_reg1[12]~reg0.DATAIN
in_reg1[13] => idex_out_reg1[13]~reg0.DATAIN
in_reg1[14] => idex_out_reg1[14]~reg0.DATAIN
in_reg1[15] => idex_out_reg1[15]~reg0.DATAIN
in_reg1[16] => idex_out_reg1[16]~reg0.DATAIN
in_reg1[17] => idex_out_reg1[17]~reg0.DATAIN
in_reg1[18] => idex_out_reg1[18]~reg0.DATAIN
in_reg1[19] => idex_out_reg1[19]~reg0.DATAIN
in_reg1[20] => idex_out_reg1[20]~reg0.DATAIN
in_reg1[21] => idex_out_reg1[21]~reg0.DATAIN
in_reg1[22] => idex_out_reg1[22]~reg0.DATAIN
in_reg1[23] => idex_out_reg1[23]~reg0.DATAIN
in_reg1[24] => idex_out_reg1[24]~reg0.DATAIN
in_reg1[25] => idex_out_reg1[25]~reg0.DATAIN
in_reg1[26] => idex_out_reg1[26]~reg0.DATAIN
in_reg1[27] => idex_out_reg1[27]~reg0.DATAIN
in_reg1[28] => idex_out_reg1[28]~reg0.DATAIN
in_reg1[29] => idex_out_reg1[29]~reg0.DATAIN
in_reg1[30] => idex_out_reg1[30]~reg0.DATAIN
in_reg1[31] => idex_out_reg1[31]~reg0.DATAIN
in_reg2[0] => idex_out_reg2[0]~reg0.DATAIN
in_reg2[1] => idex_out_reg2[1]~reg0.DATAIN
in_reg2[2] => idex_out_reg2[2]~reg0.DATAIN
in_reg2[3] => idex_out_reg2[3]~reg0.DATAIN
in_reg2[4] => idex_out_reg2[4]~reg0.DATAIN
in_reg2[5] => idex_out_reg2[5]~reg0.DATAIN
in_reg2[6] => idex_out_reg2[6]~reg0.DATAIN
in_reg2[7] => idex_out_reg2[7]~reg0.DATAIN
in_reg2[8] => idex_out_reg2[8]~reg0.DATAIN
in_reg2[9] => idex_out_reg2[9]~reg0.DATAIN
in_reg2[10] => idex_out_reg2[10]~reg0.DATAIN
in_reg2[11] => idex_out_reg2[11]~reg0.DATAIN
in_reg2[12] => idex_out_reg2[12]~reg0.DATAIN
in_reg2[13] => idex_out_reg2[13]~reg0.DATAIN
in_reg2[14] => idex_out_reg2[14]~reg0.DATAIN
in_reg2[15] => idex_out_reg2[15]~reg0.DATAIN
in_reg2[16] => idex_out_reg2[16]~reg0.DATAIN
in_reg2[17] => idex_out_reg2[17]~reg0.DATAIN
in_reg2[18] => idex_out_reg2[18]~reg0.DATAIN
in_reg2[19] => idex_out_reg2[19]~reg0.DATAIN
in_reg2[20] => idex_out_reg2[20]~reg0.DATAIN
in_reg2[21] => idex_out_reg2[21]~reg0.DATAIN
in_reg2[22] => idex_out_reg2[22]~reg0.DATAIN
in_reg2[23] => idex_out_reg2[23]~reg0.DATAIN
in_reg2[24] => idex_out_reg2[24]~reg0.DATAIN
in_reg2[25] => idex_out_reg2[25]~reg0.DATAIN
in_reg2[26] => idex_out_reg2[26]~reg0.DATAIN
in_reg2[27] => idex_out_reg2[27]~reg0.DATAIN
in_reg2[28] => idex_out_reg2[28]~reg0.DATAIN
in_reg2[29] => idex_out_reg2[29]~reg0.DATAIN
in_reg2[30] => idex_out_reg2[30]~reg0.DATAIN
in_reg2[31] => idex_out_reg2[31]~reg0.DATAIN
in_immediate[0] => idex_out_immediate[0]~reg0.DATAIN
in_immediate[1] => idex_out_immediate[1]~reg0.DATAIN
in_immediate[2] => idex_out_immediate[2]~reg0.DATAIN
in_immediate[3] => idex_out_immediate[3]~reg0.DATAIN
in_immediate[4] => idex_out_immediate[4]~reg0.DATAIN
in_immediate[5] => idex_out_immediate[5]~reg0.DATAIN
in_immediate[6] => idex_out_immediate[6]~reg0.DATAIN
in_immediate[7] => idex_out_immediate[7]~reg0.DATAIN
in_immediate[8] => idex_out_immediate[8]~reg0.DATAIN
in_immediate[9] => idex_out_immediate[9]~reg0.DATAIN
in_immediate[10] => idex_out_immediate[10]~reg0.DATAIN
in_immediate[11] => idex_out_immediate[11]~reg0.DATAIN
in_immediate[12] => idex_out_immediate[12]~reg0.DATAIN
in_immediate[13] => idex_out_immediate[13]~reg0.DATAIN
in_immediate[14] => idex_out_immediate[14]~reg0.DATAIN
in_immediate[15] => idex_out_immediate[15]~reg0.DATAIN
in_immediate[16] => idex_out_immediate[16]~reg0.DATAIN
in_immediate[17] => idex_out_immediate[17]~reg0.DATAIN
in_immediate[18] => idex_out_immediate[18]~reg0.DATAIN
in_immediate[19] => idex_out_immediate[19]~reg0.DATAIN
in_immediate[20] => idex_out_immediate[20]~reg0.DATAIN
in_immediate[21] => idex_out_immediate[21]~reg0.DATAIN
in_immediate[22] => idex_out_immediate[22]~reg0.DATAIN
in_immediate[23] => idex_out_immediate[23]~reg0.DATAIN
in_immediate[24] => idex_out_immediate[24]~reg0.DATAIN
in_immediate[25] => idex_out_immediate[25]~reg0.DATAIN
in_immediate[26] => idex_out_immediate[26]~reg0.DATAIN
in_immediate[27] => idex_out_immediate[27]~reg0.DATAIN
in_immediate[28] => idex_out_immediate[28]~reg0.DATAIN
in_immediate[29] => idex_out_immediate[29]~reg0.DATAIN
in_immediate[30] => idex_out_immediate[30]~reg0.DATAIN
in_immediate[31] => idex_out_immediate[31]~reg0.DATAIN
idex_in_rt[0] => idex_out_rt[0]~reg0.DATAIN
idex_in_rt[1] => idex_out_rt[1]~reg0.DATAIN
idex_in_rt[2] => idex_out_rt[2]~reg0.DATAIN
idex_in_rt[3] => idex_out_rt[3]~reg0.DATAIN
idex_in_rt[4] => idex_out_rt[4]~reg0.DATAIN
idex_in_rd[0] => idex_out_rd[0]~reg0.DATAIN
idex_in_rd[1] => idex_out_rd[1]~reg0.DATAIN
idex_in_rd[2] => idex_out_rd[2]~reg0.DATAIN
idex_in_rd[3] => idex_out_rd[3]~reg0.DATAIN
idex_in_rd[4] => idex_out_rd[4]~reg0.DATAIN
idex_out_pc4[0] <= idex_out_pc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[1] <= idex_out_pc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[2] <= idex_out_pc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[3] <= idex_out_pc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[4] <= idex_out_pc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[5] <= idex_out_pc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[6] <= idex_out_pc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[7] <= idex_out_pc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[8] <= idex_out_pc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[9] <= idex_out_pc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[10] <= idex_out_pc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[11] <= idex_out_pc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[12] <= idex_out_pc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[13] <= idex_out_pc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[14] <= idex_out_pc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[15] <= idex_out_pc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[16] <= idex_out_pc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[17] <= idex_out_pc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[18] <= idex_out_pc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[19] <= idex_out_pc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[20] <= idex_out_pc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[21] <= idex_out_pc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[22] <= idex_out_pc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[23] <= idex_out_pc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[24] <= idex_out_pc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[25] <= idex_out_pc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[26] <= idex_out_pc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[27] <= idex_out_pc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[28] <= idex_out_pc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[29] <= idex_out_pc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[30] <= idex_out_pc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_pc4[31] <= idex_out_pc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_regdest[0] <= idex_out_regdest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_regdest[1] <= idex_out_regdest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_alu_op[0] <= idex_out_alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_alu_op[1] <= idex_out_alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_alu_op[2] <= idex_out_alu_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_alusrc <= idex_out_alusrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_beq_out <= idex_beq_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_bne_out <= idex_bne_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_mem_read_out <= idex_mem_read_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_mem_write_out <= idex_mem_write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_regwrite_out <= idex_regwrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_mem_to_reg_out[0] <= idex_mem_to_reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_mem_to_reg_out[1] <= idex_mem_to_reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[0] <= idex_out_reg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[1] <= idex_out_reg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[2] <= idex_out_reg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[3] <= idex_out_reg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[4] <= idex_out_reg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[5] <= idex_out_reg1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[6] <= idex_out_reg1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[7] <= idex_out_reg1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[8] <= idex_out_reg1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[9] <= idex_out_reg1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[10] <= idex_out_reg1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[11] <= idex_out_reg1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[12] <= idex_out_reg1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[13] <= idex_out_reg1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[14] <= idex_out_reg1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[15] <= idex_out_reg1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[16] <= idex_out_reg1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[17] <= idex_out_reg1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[18] <= idex_out_reg1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[19] <= idex_out_reg1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[20] <= idex_out_reg1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[21] <= idex_out_reg1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[22] <= idex_out_reg1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[23] <= idex_out_reg1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[24] <= idex_out_reg1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[25] <= idex_out_reg1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[26] <= idex_out_reg1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[27] <= idex_out_reg1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[28] <= idex_out_reg1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[29] <= idex_out_reg1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[30] <= idex_out_reg1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg1[31] <= idex_out_reg1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[0] <= idex_out_reg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[1] <= idex_out_reg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[2] <= idex_out_reg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[3] <= idex_out_reg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[4] <= idex_out_reg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[5] <= idex_out_reg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[6] <= idex_out_reg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[7] <= idex_out_reg2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[8] <= idex_out_reg2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[9] <= idex_out_reg2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[10] <= idex_out_reg2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[11] <= idex_out_reg2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[12] <= idex_out_reg2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[13] <= idex_out_reg2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[14] <= idex_out_reg2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[15] <= idex_out_reg2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[16] <= idex_out_reg2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[17] <= idex_out_reg2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[18] <= idex_out_reg2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[19] <= idex_out_reg2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[20] <= idex_out_reg2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[21] <= idex_out_reg2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[22] <= idex_out_reg2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[23] <= idex_out_reg2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[24] <= idex_out_reg2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[25] <= idex_out_reg2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[26] <= idex_out_reg2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[27] <= idex_out_reg2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[28] <= idex_out_reg2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[29] <= idex_out_reg2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[30] <= idex_out_reg2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_reg2[31] <= idex_out_reg2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[0] <= idex_out_immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[1] <= idex_out_immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[2] <= idex_out_immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[3] <= idex_out_immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[4] <= idex_out_immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[5] <= idex_out_immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[6] <= idex_out_immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[7] <= idex_out_immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[8] <= idex_out_immediate[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[9] <= idex_out_immediate[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[10] <= idex_out_immediate[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[11] <= idex_out_immediate[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[12] <= idex_out_immediate[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[13] <= idex_out_immediate[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[14] <= idex_out_immediate[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[15] <= idex_out_immediate[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[16] <= idex_out_immediate[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[17] <= idex_out_immediate[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[18] <= idex_out_immediate[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[19] <= idex_out_immediate[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[20] <= idex_out_immediate[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[21] <= idex_out_immediate[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[22] <= idex_out_immediate[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[23] <= idex_out_immediate[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[24] <= idex_out_immediate[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[25] <= idex_out_immediate[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[26] <= idex_out_immediate[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[27] <= idex_out_immediate[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[28] <= idex_out_immediate[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[29] <= idex_out_immediate[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[30] <= idex_out_immediate[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_immediate[31] <= idex_out_immediate[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rt[0] <= idex_out_rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rt[1] <= idex_out_rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rt[2] <= idex_out_rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rt[3] <= idex_out_rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rt[4] <= idex_out_rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rd[0] <= idex_out_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rd[1] <= idex_out_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rd[2] <= idex_out_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rd[3] <= idex_out_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idex_out_rd[4] <= idex_out_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|somador:ex_somador
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
s[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|mux2:mux2_ex_B
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
sel => Z.OUTPUTSELECT
in_0[0] => Z.DATAB
in_0[1] => Z.DATAB
in_0[2] => Z.DATAB
in_0[3] => Z.DATAB
in_0[4] => Z.DATAB
in_0[5] => Z.DATAB
in_0[6] => Z.DATAB
in_0[7] => Z.DATAB
in_0[8] => Z.DATAB
in_0[9] => Z.DATAB
in_0[10] => Z.DATAB
in_0[11] => Z.DATAB
in_0[12] => Z.DATAB
in_0[13] => Z.DATAB
in_0[14] => Z.DATAB
in_0[15] => Z.DATAB
in_0[16] => Z.DATAB
in_0[17] => Z.DATAB
in_0[18] => Z.DATAB
in_0[19] => Z.DATAB
in_0[20] => Z.DATAB
in_0[21] => Z.DATAB
in_0[22] => Z.DATAB
in_0[23] => Z.DATAB
in_0[24] => Z.DATAB
in_0[25] => Z.DATAB
in_0[26] => Z.DATAB
in_0[27] => Z.DATAB
in_0[28] => Z.DATAB
in_0[29] => Z.DATAB
in_0[30] => Z.DATAB
in_0[31] => Z.DATAB
in_1[0] => Z.DATAA
in_1[1] => Z.DATAA
in_1[2] => Z.DATAA
in_1[3] => Z.DATAA
in_1[4] => Z.DATAA
in_1[5] => Z.DATAA
in_1[6] => Z.DATAA
in_1[7] => Z.DATAA
in_1[8] => Z.DATAA
in_1[9] => Z.DATAA
in_1[10] => Z.DATAA
in_1[11] => Z.DATAA
in_1[12] => Z.DATAA
in_1[13] => Z.DATAA
in_1[14] => Z.DATAA
in_1[15] => Z.DATAA
in_1[16] => Z.DATAA
in_1[17] => Z.DATAA
in_1[18] => Z.DATAA
in_1[19] => Z.DATAA
in_1[20] => Z.DATAA
in_1[21] => Z.DATAA
in_1[22] => Z.DATAA
in_1[23] => Z.DATAA
in_1[24] => Z.DATAA
in_1[25] => Z.DATAA
in_1[26] => Z.DATAA
in_1[27] => Z.DATAA
in_1[28] => Z.DATAA
in_1[29] => Z.DATAA
in_1[30] => Z.DATAA
in_1[31] => Z.DATAA
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|ula_mips:ula_ex
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN19
opcode[0] => Mux18.IN19
opcode[0] => Mux19.IN19
opcode[0] => Mux20.IN19
opcode[0] => Mux21.IN19
opcode[0] => Mux22.IN19
opcode[0] => Mux23.IN19
opcode[0] => Mux24.IN19
opcode[0] => Mux25.IN19
opcode[0] => Mux26.IN19
opcode[0] => Mux27.IN19
opcode[0] => Mux28.IN19
opcode[0] => Mux29.IN19
opcode[0] => Mux30.IN19
opcode[0] => Mux31.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN18
opcode[1] => Mux18.IN18
opcode[1] => Mux19.IN18
opcode[1] => Mux20.IN18
opcode[1] => Mux21.IN18
opcode[1] => Mux22.IN18
opcode[1] => Mux23.IN18
opcode[1] => Mux24.IN18
opcode[1] => Mux25.IN18
opcode[1] => Mux26.IN18
opcode[1] => Mux27.IN18
opcode[1] => Mux28.IN18
opcode[1] => Mux29.IN18
opcode[1] => Mux30.IN18
opcode[1] => Mux31.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN17
opcode[2] => Mux18.IN17
opcode[2] => Mux19.IN17
opcode[2] => Mux20.IN17
opcode[2] => Mux21.IN17
opcode[2] => Mux22.IN17
opcode[2] => Mux23.IN17
opcode[2] => Mux24.IN17
opcode[2] => Mux25.IN17
opcode[2] => Mux26.IN17
opcode[2] => Mux27.IN17
opcode[2] => Mux28.IN17
opcode[2] => Mux29.IN17
opcode[2] => Mux30.IN17
opcode[2] => Mux31.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN16
opcode[3] => Mux18.IN16
opcode[3] => Mux19.IN16
opcode[3] => Mux20.IN16
opcode[3] => Mux21.IN16
opcode[3] => Mux22.IN16
opcode[3] => Mux23.IN16
opcode[3] => Mux24.IN16
opcode[3] => Mux25.IN16
opcode[3] => Mux26.IN16
opcode[3] => Mux27.IN16
opcode[3] => Mux28.IN16
opcode[3] => Mux29.IN16
opcode[3] => Mux30.IN16
opcode[3] => Mux31.IN16
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => a32.IN0
A[0] => a32.IN0
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => a32.IN0
A[1] => a32.IN0
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => a32.IN0
A[2] => a32.IN0
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => a32.IN0
A[3] => a32.IN0
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => a32.IN0
A[4] => a32.IN0
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => a32.IN0
A[5] => a32.IN0
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => a32.IN0
A[6] => a32.IN0
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => a32.IN0
A[7] => a32.IN0
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => a32.IN0
A[8] => a32.IN0
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => a32.IN0
A[9] => a32.IN0
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => a32.IN0
A[10] => a32.IN0
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => a32.IN0
A[11] => a32.IN0
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => a32.IN0
A[12] => a32.IN0
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => a32.IN0
A[13] => a32.IN0
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => a32.IN0
A[14] => a32.IN0
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => a32.IN0
A[15] => a32.IN0
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => a32.IN0
A[16] => a32.IN0
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => a32.IN0
A[17] => a32.IN0
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => a32.IN0
A[18] => a32.IN0
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => a32.IN0
A[19] => a32.IN0
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => a32.IN0
A[20] => a32.IN0
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => a32.IN0
A[21] => a32.IN0
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => a32.IN0
A[22] => a32.IN0
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => a32.IN0
A[23] => a32.IN0
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => a32.IN0
A[24] => a32.IN0
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => a32.IN0
A[25] => a32.IN0
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => a32.IN0
A[26] => a32.IN0
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => a32.IN0
A[27] => a32.IN0
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => a32.IN0
A[28] => a32.IN0
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => a32.IN0
A[29] => a32.IN0
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => a32.IN0
A[30] => a32.IN0
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => a32.IN0
A[31] => a32.IN0
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add0.IN64
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add1.IN32
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add0.IN63
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add1.IN31
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add0.IN62
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add1.IN30
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add0.IN61
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add1.IN29
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add0.IN60
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add1.IN28
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add0.IN59
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add1.IN27
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add0.IN58
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add1.IN26
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add0.IN57
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add1.IN25
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add0.IN56
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add1.IN24
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add0.IN55
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add1.IN23
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add0.IN54
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add1.IN22
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add0.IN53
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add1.IN21
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add0.IN52
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add1.IN20
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add0.IN51
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add1.IN19
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add0.IN50
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add1.IN18
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add0.IN49
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add1.IN17
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add0.IN48
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add1.IN16
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add0.IN47
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add1.IN15
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add0.IN46
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add1.IN14
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add0.IN45
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add1.IN13
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add0.IN44
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add1.IN12
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add0.IN43
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add1.IN11
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add0.IN42
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add1.IN10
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add0.IN41
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add1.IN9
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add0.IN40
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add1.IN8
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add0.IN39
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add1.IN7
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add0.IN38
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add1.IN6
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add0.IN37
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add1.IN5
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add0.IN36
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add1.IN4
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add0.IN35
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add1.IN3
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add0.IN34
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add1.IN2
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add0.IN33
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add1.IN1
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|controle_ula:ula_control
op_alu[0] => Mux4.IN10
op_alu[0] => Mux5.IN10
op_alu[0] => Mux6.IN10
op_alu[0] => Mux7.IN10
op_alu[1] => Mux4.IN9
op_alu[1] => Mux5.IN9
op_alu[1] => Mux6.IN9
op_alu[1] => Mux7.IN9
op_alu[2] => Mux4.IN8
op_alu[2] => Mux5.IN8
op_alu[2] => Mux6.IN8
op_alu[2] => Mux7.IN8
funct[0] => Mux0.IN69
funct[0] => Mux1.IN69
funct[0] => Mux2.IN69
funct[0] => Mux3.IN69
funct[1] => Mux0.IN68
funct[1] => Mux1.IN68
funct[1] => Mux2.IN68
funct[1] => Mux3.IN68
funct[2] => Mux0.IN67
funct[2] => Mux1.IN67
funct[2] => Mux2.IN67
funct[2] => Mux3.IN67
funct[3] => Mux0.IN66
funct[3] => Mux1.IN66
funct[3] => Mux2.IN66
funct[3] => Mux3.IN66
funct[4] => Mux0.IN65
funct[4] => Mux1.IN65
funct[4] => Mux2.IN65
funct[4] => Mux3.IN65
funct[5] => Mux0.IN64
funct[5] => Mux1.IN64
funct[5] => Mux2.IN64
funct[5] => Mux3.IN64
alu_ctr[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|mux_41:mux4_ex
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
in_0[0] => Mux4.IN2
in_0[1] => Mux3.IN2
in_0[2] => Mux2.IN2
in_0[3] => Mux1.IN2
in_0[4] => Mux0.IN2
in_1[0] => Mux4.IN3
in_1[1] => Mux3.IN3
in_1[2] => Mux2.IN3
in_1[3] => Mux1.IN3
in_1[4] => Mux0.IN3
in_2[0] => Mux4.IN4
in_2[1] => Mux3.IN4
in_2[2] => Mux2.IN4
in_2[3] => Mux1.IN4
in_2[4] => Mux0.IN4
in_3[0] => Mux4.IN5
in_3[1] => Mux3.IN5
in_3[2] => Mux2.IN5
in_3[3] => Mux1.IN5
in_3[4] => Mux0.IN5
Z[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|ex_mem:reg_exmem
clk => exmem_writereg_out[0]~reg0.CLK
clk => exmem_writereg_out[1]~reg0.CLK
clk => exmem_writereg_out[2]~reg0.CLK
clk => exmem_writereg_out[3]~reg0.CLK
clk => exmem_writereg_out[4]~reg0.CLK
clk => exmem_reg2_out[0]~reg0.CLK
clk => exmem_reg2_out[1]~reg0.CLK
clk => exmem_reg2_out[2]~reg0.CLK
clk => exmem_reg2_out[3]~reg0.CLK
clk => exmem_reg2_out[4]~reg0.CLK
clk => exmem_reg2_out[5]~reg0.CLK
clk => exmem_reg2_out[6]~reg0.CLK
clk => exmem_reg2_out[7]~reg0.CLK
clk => exmem_reg2_out[8]~reg0.CLK
clk => exmem_reg2_out[9]~reg0.CLK
clk => exmem_reg2_out[10]~reg0.CLK
clk => exmem_reg2_out[11]~reg0.CLK
clk => exmem_reg2_out[12]~reg0.CLK
clk => exmem_reg2_out[13]~reg0.CLK
clk => exmem_reg2_out[14]~reg0.CLK
clk => exmem_reg2_out[15]~reg0.CLK
clk => exmem_reg2_out[16]~reg0.CLK
clk => exmem_reg2_out[17]~reg0.CLK
clk => exmem_reg2_out[18]~reg0.CLK
clk => exmem_reg2_out[19]~reg0.CLK
clk => exmem_reg2_out[20]~reg0.CLK
clk => exmem_reg2_out[21]~reg0.CLK
clk => exmem_reg2_out[22]~reg0.CLK
clk => exmem_reg2_out[23]~reg0.CLK
clk => exmem_reg2_out[24]~reg0.CLK
clk => exmem_reg2_out[25]~reg0.CLK
clk => exmem_reg2_out[26]~reg0.CLK
clk => exmem_reg2_out[27]~reg0.CLK
clk => exmem_reg2_out[28]~reg0.CLK
clk => exmem_reg2_out[29]~reg0.CLK
clk => exmem_reg2_out[30]~reg0.CLK
clk => exmem_reg2_out[31]~reg0.CLK
clk => exmem_zero_out~reg0.CLK
clk => exmem_memtoreg_out[0]~reg0.CLK
clk => exmem_memtoreg_out[1]~reg0.CLK
clk => exmem_memwrite_out~reg0.CLK
clk => exmem_regwrite_out~reg0.CLK
clk => exmem_memread_out~reg0.CLK
clk => exmem_bne_out~reg0.CLK
clk => exmem_beq_out~reg0.CLK
clk => exmem_aluresult_out[0]~reg0.CLK
clk => exmem_aluresult_out[1]~reg0.CLK
clk => exmem_aluresult_out[2]~reg0.CLK
clk => exmem_aluresult_out[3]~reg0.CLK
clk => exmem_aluresult_out[4]~reg0.CLK
clk => exmem_aluresult_out[5]~reg0.CLK
clk => exmem_aluresult_out[6]~reg0.CLK
clk => exmem_aluresult_out[7]~reg0.CLK
clk => exmem_aluresult_out[8]~reg0.CLK
clk => exmem_aluresult_out[9]~reg0.CLK
clk => exmem_aluresult_out[10]~reg0.CLK
clk => exmem_aluresult_out[11]~reg0.CLK
clk => exmem_aluresult_out[12]~reg0.CLK
clk => exmem_aluresult_out[13]~reg0.CLK
clk => exmem_aluresult_out[14]~reg0.CLK
clk => exmem_aluresult_out[15]~reg0.CLK
clk => exmem_aluresult_out[16]~reg0.CLK
clk => exmem_aluresult_out[17]~reg0.CLK
clk => exmem_aluresult_out[18]~reg0.CLK
clk => exmem_aluresult_out[19]~reg0.CLK
clk => exmem_aluresult_out[20]~reg0.CLK
clk => exmem_aluresult_out[21]~reg0.CLK
clk => exmem_aluresult_out[22]~reg0.CLK
clk => exmem_aluresult_out[23]~reg0.CLK
clk => exmem_aluresult_out[24]~reg0.CLK
clk => exmem_aluresult_out[25]~reg0.CLK
clk => exmem_aluresult_out[26]~reg0.CLK
clk => exmem_aluresult_out[27]~reg0.CLK
clk => exmem_aluresult_out[28]~reg0.CLK
clk => exmem_aluresult_out[29]~reg0.CLK
clk => exmem_aluresult_out[30]~reg0.CLK
clk => exmem_aluresult_out[31]~reg0.CLK
clk => exmem_adderesult_out[0]~reg0.CLK
clk => exmem_adderesult_out[1]~reg0.CLK
clk => exmem_adderesult_out[2]~reg0.CLK
clk => exmem_adderesult_out[3]~reg0.CLK
clk => exmem_adderesult_out[4]~reg0.CLK
clk => exmem_adderesult_out[5]~reg0.CLK
clk => exmem_adderesult_out[6]~reg0.CLK
clk => exmem_adderesult_out[7]~reg0.CLK
clk => exmem_adderesult_out[8]~reg0.CLK
clk => exmem_adderesult_out[9]~reg0.CLK
clk => exmem_adderesult_out[10]~reg0.CLK
clk => exmem_adderesult_out[11]~reg0.CLK
clk => exmem_adderesult_out[12]~reg0.CLK
clk => exmem_adderesult_out[13]~reg0.CLK
clk => exmem_adderesult_out[14]~reg0.CLK
clk => exmem_adderesult_out[15]~reg0.CLK
clk => exmem_adderesult_out[16]~reg0.CLK
clk => exmem_adderesult_out[17]~reg0.CLK
clk => exmem_adderesult_out[18]~reg0.CLK
clk => exmem_adderesult_out[19]~reg0.CLK
clk => exmem_adderesult_out[20]~reg0.CLK
clk => exmem_adderesult_out[21]~reg0.CLK
clk => exmem_adderesult_out[22]~reg0.CLK
clk => exmem_adderesult_out[23]~reg0.CLK
clk => exmem_adderesult_out[24]~reg0.CLK
clk => exmem_adderesult_out[25]~reg0.CLK
clk => exmem_adderesult_out[26]~reg0.CLK
clk => exmem_adderesult_out[27]~reg0.CLK
clk => exmem_adderesult_out[28]~reg0.CLK
clk => exmem_adderesult_out[29]~reg0.CLK
clk => exmem_adderesult_out[30]~reg0.CLK
clk => exmem_adderesult_out[31]~reg0.CLK
clk => exmem_out_pc4[0]~reg0.CLK
clk => exmem_out_pc4[1]~reg0.CLK
clk => exmem_out_pc4[2]~reg0.CLK
clk => exmem_out_pc4[3]~reg0.CLK
clk => exmem_out_pc4[4]~reg0.CLK
clk => exmem_out_pc4[5]~reg0.CLK
clk => exmem_out_pc4[6]~reg0.CLK
clk => exmem_out_pc4[7]~reg0.CLK
clk => exmem_out_pc4[8]~reg0.CLK
clk => exmem_out_pc4[9]~reg0.CLK
clk => exmem_out_pc4[10]~reg0.CLK
clk => exmem_out_pc4[11]~reg0.CLK
clk => exmem_out_pc4[12]~reg0.CLK
clk => exmem_out_pc4[13]~reg0.CLK
clk => exmem_out_pc4[14]~reg0.CLK
clk => exmem_out_pc4[15]~reg0.CLK
clk => exmem_out_pc4[16]~reg0.CLK
clk => exmem_out_pc4[17]~reg0.CLK
clk => exmem_out_pc4[18]~reg0.CLK
clk => exmem_out_pc4[19]~reg0.CLK
clk => exmem_out_pc4[20]~reg0.CLK
clk => exmem_out_pc4[21]~reg0.CLK
clk => exmem_out_pc4[22]~reg0.CLK
clk => exmem_out_pc4[23]~reg0.CLK
clk => exmem_out_pc4[24]~reg0.CLK
clk => exmem_out_pc4[25]~reg0.CLK
clk => exmem_out_pc4[26]~reg0.CLK
clk => exmem_out_pc4[27]~reg0.CLK
clk => exmem_out_pc4[28]~reg0.CLK
clk => exmem_out_pc4[29]~reg0.CLK
clk => exmem_out_pc4[30]~reg0.CLK
clk => exmem_out_pc4[31]~reg0.CLK
exmem_in_pc4[0] => exmem_out_pc4[0]~reg0.DATAIN
exmem_in_pc4[1] => exmem_out_pc4[1]~reg0.DATAIN
exmem_in_pc4[2] => exmem_out_pc4[2]~reg0.DATAIN
exmem_in_pc4[3] => exmem_out_pc4[3]~reg0.DATAIN
exmem_in_pc4[4] => exmem_out_pc4[4]~reg0.DATAIN
exmem_in_pc4[5] => exmem_out_pc4[5]~reg0.DATAIN
exmem_in_pc4[6] => exmem_out_pc4[6]~reg0.DATAIN
exmem_in_pc4[7] => exmem_out_pc4[7]~reg0.DATAIN
exmem_in_pc4[8] => exmem_out_pc4[8]~reg0.DATAIN
exmem_in_pc4[9] => exmem_out_pc4[9]~reg0.DATAIN
exmem_in_pc4[10] => exmem_out_pc4[10]~reg0.DATAIN
exmem_in_pc4[11] => exmem_out_pc4[11]~reg0.DATAIN
exmem_in_pc4[12] => exmem_out_pc4[12]~reg0.DATAIN
exmem_in_pc4[13] => exmem_out_pc4[13]~reg0.DATAIN
exmem_in_pc4[14] => exmem_out_pc4[14]~reg0.DATAIN
exmem_in_pc4[15] => exmem_out_pc4[15]~reg0.DATAIN
exmem_in_pc4[16] => exmem_out_pc4[16]~reg0.DATAIN
exmem_in_pc4[17] => exmem_out_pc4[17]~reg0.DATAIN
exmem_in_pc4[18] => exmem_out_pc4[18]~reg0.DATAIN
exmem_in_pc4[19] => exmem_out_pc4[19]~reg0.DATAIN
exmem_in_pc4[20] => exmem_out_pc4[20]~reg0.DATAIN
exmem_in_pc4[21] => exmem_out_pc4[21]~reg0.DATAIN
exmem_in_pc4[22] => exmem_out_pc4[22]~reg0.DATAIN
exmem_in_pc4[23] => exmem_out_pc4[23]~reg0.DATAIN
exmem_in_pc4[24] => exmem_out_pc4[24]~reg0.DATAIN
exmem_in_pc4[25] => exmem_out_pc4[25]~reg0.DATAIN
exmem_in_pc4[26] => exmem_out_pc4[26]~reg0.DATAIN
exmem_in_pc4[27] => exmem_out_pc4[27]~reg0.DATAIN
exmem_in_pc4[28] => exmem_out_pc4[28]~reg0.DATAIN
exmem_in_pc4[29] => exmem_out_pc4[29]~reg0.DATAIN
exmem_in_pc4[30] => exmem_out_pc4[30]~reg0.DATAIN
exmem_in_pc4[31] => exmem_out_pc4[31]~reg0.DATAIN
exmem_adderesult_in[0] => exmem_adderesult_out[0]~reg0.DATAIN
exmem_adderesult_in[1] => exmem_adderesult_out[1]~reg0.DATAIN
exmem_adderesult_in[2] => exmem_adderesult_out[2]~reg0.DATAIN
exmem_adderesult_in[3] => exmem_adderesult_out[3]~reg0.DATAIN
exmem_adderesult_in[4] => exmem_adderesult_out[4]~reg0.DATAIN
exmem_adderesult_in[5] => exmem_adderesult_out[5]~reg0.DATAIN
exmem_adderesult_in[6] => exmem_adderesult_out[6]~reg0.DATAIN
exmem_adderesult_in[7] => exmem_adderesult_out[7]~reg0.DATAIN
exmem_adderesult_in[8] => exmem_adderesult_out[8]~reg0.DATAIN
exmem_adderesult_in[9] => exmem_adderesult_out[9]~reg0.DATAIN
exmem_adderesult_in[10] => exmem_adderesult_out[10]~reg0.DATAIN
exmem_adderesult_in[11] => exmem_adderesult_out[11]~reg0.DATAIN
exmem_adderesult_in[12] => exmem_adderesult_out[12]~reg0.DATAIN
exmem_adderesult_in[13] => exmem_adderesult_out[13]~reg0.DATAIN
exmem_adderesult_in[14] => exmem_adderesult_out[14]~reg0.DATAIN
exmem_adderesult_in[15] => exmem_adderesult_out[15]~reg0.DATAIN
exmem_adderesult_in[16] => exmem_adderesult_out[16]~reg0.DATAIN
exmem_adderesult_in[17] => exmem_adderesult_out[17]~reg0.DATAIN
exmem_adderesult_in[18] => exmem_adderesult_out[18]~reg0.DATAIN
exmem_adderesult_in[19] => exmem_adderesult_out[19]~reg0.DATAIN
exmem_adderesult_in[20] => exmem_adderesult_out[20]~reg0.DATAIN
exmem_adderesult_in[21] => exmem_adderesult_out[21]~reg0.DATAIN
exmem_adderesult_in[22] => exmem_adderesult_out[22]~reg0.DATAIN
exmem_adderesult_in[23] => exmem_adderesult_out[23]~reg0.DATAIN
exmem_adderesult_in[24] => exmem_adderesult_out[24]~reg0.DATAIN
exmem_adderesult_in[25] => exmem_adderesult_out[25]~reg0.DATAIN
exmem_adderesult_in[26] => exmem_adderesult_out[26]~reg0.DATAIN
exmem_adderesult_in[27] => exmem_adderesult_out[27]~reg0.DATAIN
exmem_adderesult_in[28] => exmem_adderesult_out[28]~reg0.DATAIN
exmem_adderesult_in[29] => exmem_adderesult_out[29]~reg0.DATAIN
exmem_adderesult_in[30] => exmem_adderesult_out[30]~reg0.DATAIN
exmem_adderesult_in[31] => exmem_adderesult_out[31]~reg0.DATAIN
exmem_aluresult_in[0] => exmem_aluresult_out[0]~reg0.DATAIN
exmem_aluresult_in[1] => exmem_aluresult_out[1]~reg0.DATAIN
exmem_aluresult_in[2] => exmem_aluresult_out[2]~reg0.DATAIN
exmem_aluresult_in[3] => exmem_aluresult_out[3]~reg0.DATAIN
exmem_aluresult_in[4] => exmem_aluresult_out[4]~reg0.DATAIN
exmem_aluresult_in[5] => exmem_aluresult_out[5]~reg0.DATAIN
exmem_aluresult_in[6] => exmem_aluresult_out[6]~reg0.DATAIN
exmem_aluresult_in[7] => exmem_aluresult_out[7]~reg0.DATAIN
exmem_aluresult_in[8] => exmem_aluresult_out[8]~reg0.DATAIN
exmem_aluresult_in[9] => exmem_aluresult_out[9]~reg0.DATAIN
exmem_aluresult_in[10] => exmem_aluresult_out[10]~reg0.DATAIN
exmem_aluresult_in[11] => exmem_aluresult_out[11]~reg0.DATAIN
exmem_aluresult_in[12] => exmem_aluresult_out[12]~reg0.DATAIN
exmem_aluresult_in[13] => exmem_aluresult_out[13]~reg0.DATAIN
exmem_aluresult_in[14] => exmem_aluresult_out[14]~reg0.DATAIN
exmem_aluresult_in[15] => exmem_aluresult_out[15]~reg0.DATAIN
exmem_aluresult_in[16] => exmem_aluresult_out[16]~reg0.DATAIN
exmem_aluresult_in[17] => exmem_aluresult_out[17]~reg0.DATAIN
exmem_aluresult_in[18] => exmem_aluresult_out[18]~reg0.DATAIN
exmem_aluresult_in[19] => exmem_aluresult_out[19]~reg0.DATAIN
exmem_aluresult_in[20] => exmem_aluresult_out[20]~reg0.DATAIN
exmem_aluresult_in[21] => exmem_aluresult_out[21]~reg0.DATAIN
exmem_aluresult_in[22] => exmem_aluresult_out[22]~reg0.DATAIN
exmem_aluresult_in[23] => exmem_aluresult_out[23]~reg0.DATAIN
exmem_aluresult_in[24] => exmem_aluresult_out[24]~reg0.DATAIN
exmem_aluresult_in[25] => exmem_aluresult_out[25]~reg0.DATAIN
exmem_aluresult_in[26] => exmem_aluresult_out[26]~reg0.DATAIN
exmem_aluresult_in[27] => exmem_aluresult_out[27]~reg0.DATAIN
exmem_aluresult_in[28] => exmem_aluresult_out[28]~reg0.DATAIN
exmem_aluresult_in[29] => exmem_aluresult_out[29]~reg0.DATAIN
exmem_aluresult_in[30] => exmem_aluresult_out[30]~reg0.DATAIN
exmem_aluresult_in[31] => exmem_aluresult_out[31]~reg0.DATAIN
exmem_beq_in => exmem_beq_out~reg0.DATAIN
exmem_bne_in => exmem_bne_out~reg0.DATAIN
exmem_memread_in => exmem_memread_out~reg0.DATAIN
exmem_regwrite_in => exmem_regwrite_out~reg0.DATAIN
exmem_memwrite_in => exmem_memwrite_out~reg0.DATAIN
exmem_memtoreg_in[0] => exmem_memtoreg_out[0]~reg0.DATAIN
exmem_memtoreg_in[1] => exmem_memtoreg_out[1]~reg0.DATAIN
exmem_zero_in => exmem_zero_out~reg0.DATAIN
exmem_reg2_in[0] => exmem_reg2_out[0]~reg0.DATAIN
exmem_reg2_in[1] => exmem_reg2_out[1]~reg0.DATAIN
exmem_reg2_in[2] => exmem_reg2_out[2]~reg0.DATAIN
exmem_reg2_in[3] => exmem_reg2_out[3]~reg0.DATAIN
exmem_reg2_in[4] => exmem_reg2_out[4]~reg0.DATAIN
exmem_reg2_in[5] => exmem_reg2_out[5]~reg0.DATAIN
exmem_reg2_in[6] => exmem_reg2_out[6]~reg0.DATAIN
exmem_reg2_in[7] => exmem_reg2_out[7]~reg0.DATAIN
exmem_reg2_in[8] => exmem_reg2_out[8]~reg0.DATAIN
exmem_reg2_in[9] => exmem_reg2_out[9]~reg0.DATAIN
exmem_reg2_in[10] => exmem_reg2_out[10]~reg0.DATAIN
exmem_reg2_in[11] => exmem_reg2_out[11]~reg0.DATAIN
exmem_reg2_in[12] => exmem_reg2_out[12]~reg0.DATAIN
exmem_reg2_in[13] => exmem_reg2_out[13]~reg0.DATAIN
exmem_reg2_in[14] => exmem_reg2_out[14]~reg0.DATAIN
exmem_reg2_in[15] => exmem_reg2_out[15]~reg0.DATAIN
exmem_reg2_in[16] => exmem_reg2_out[16]~reg0.DATAIN
exmem_reg2_in[17] => exmem_reg2_out[17]~reg0.DATAIN
exmem_reg2_in[18] => exmem_reg2_out[18]~reg0.DATAIN
exmem_reg2_in[19] => exmem_reg2_out[19]~reg0.DATAIN
exmem_reg2_in[20] => exmem_reg2_out[20]~reg0.DATAIN
exmem_reg2_in[21] => exmem_reg2_out[21]~reg0.DATAIN
exmem_reg2_in[22] => exmem_reg2_out[22]~reg0.DATAIN
exmem_reg2_in[23] => exmem_reg2_out[23]~reg0.DATAIN
exmem_reg2_in[24] => exmem_reg2_out[24]~reg0.DATAIN
exmem_reg2_in[25] => exmem_reg2_out[25]~reg0.DATAIN
exmem_reg2_in[26] => exmem_reg2_out[26]~reg0.DATAIN
exmem_reg2_in[27] => exmem_reg2_out[27]~reg0.DATAIN
exmem_reg2_in[28] => exmem_reg2_out[28]~reg0.DATAIN
exmem_reg2_in[29] => exmem_reg2_out[29]~reg0.DATAIN
exmem_reg2_in[30] => exmem_reg2_out[30]~reg0.DATAIN
exmem_reg2_in[31] => exmem_reg2_out[31]~reg0.DATAIN
exmem_writereg_in[0] => exmem_writereg_out[0]~reg0.DATAIN
exmem_writereg_in[1] => exmem_writereg_out[1]~reg0.DATAIN
exmem_writereg_in[2] => exmem_writereg_out[2]~reg0.DATAIN
exmem_writereg_in[3] => exmem_writereg_out[3]~reg0.DATAIN
exmem_writereg_in[4] => exmem_writereg_out[4]~reg0.DATAIN
exmem_out_pc4[0] <= exmem_out_pc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[1] <= exmem_out_pc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[2] <= exmem_out_pc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[3] <= exmem_out_pc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[4] <= exmem_out_pc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[5] <= exmem_out_pc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[6] <= exmem_out_pc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[7] <= exmem_out_pc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[8] <= exmem_out_pc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[9] <= exmem_out_pc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[10] <= exmem_out_pc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[11] <= exmem_out_pc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[12] <= exmem_out_pc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[13] <= exmem_out_pc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[14] <= exmem_out_pc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[15] <= exmem_out_pc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[16] <= exmem_out_pc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[17] <= exmem_out_pc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[18] <= exmem_out_pc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[19] <= exmem_out_pc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[20] <= exmem_out_pc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[21] <= exmem_out_pc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[22] <= exmem_out_pc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[23] <= exmem_out_pc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[24] <= exmem_out_pc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[25] <= exmem_out_pc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[26] <= exmem_out_pc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[27] <= exmem_out_pc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[28] <= exmem_out_pc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[29] <= exmem_out_pc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[30] <= exmem_out_pc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_out_pc4[31] <= exmem_out_pc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[0] <= exmem_adderesult_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[1] <= exmem_adderesult_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[2] <= exmem_adderesult_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[3] <= exmem_adderesult_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[4] <= exmem_adderesult_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[5] <= exmem_adderesult_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[6] <= exmem_adderesult_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[7] <= exmem_adderesult_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[8] <= exmem_adderesult_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[9] <= exmem_adderesult_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[10] <= exmem_adderesult_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[11] <= exmem_adderesult_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[12] <= exmem_adderesult_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[13] <= exmem_adderesult_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[14] <= exmem_adderesult_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[15] <= exmem_adderesult_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[16] <= exmem_adderesult_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[17] <= exmem_adderesult_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[18] <= exmem_adderesult_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[19] <= exmem_adderesult_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[20] <= exmem_adderesult_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[21] <= exmem_adderesult_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[22] <= exmem_adderesult_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[23] <= exmem_adderesult_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[24] <= exmem_adderesult_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[25] <= exmem_adderesult_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[26] <= exmem_adderesult_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[27] <= exmem_adderesult_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[28] <= exmem_adderesult_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[29] <= exmem_adderesult_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[30] <= exmem_adderesult_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_adderesult_out[31] <= exmem_adderesult_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[0] <= exmem_aluresult_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[1] <= exmem_aluresult_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[2] <= exmem_aluresult_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[3] <= exmem_aluresult_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[4] <= exmem_aluresult_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[5] <= exmem_aluresult_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[6] <= exmem_aluresult_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[7] <= exmem_aluresult_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[8] <= exmem_aluresult_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[9] <= exmem_aluresult_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[10] <= exmem_aluresult_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[11] <= exmem_aluresult_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[12] <= exmem_aluresult_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[13] <= exmem_aluresult_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[14] <= exmem_aluresult_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[15] <= exmem_aluresult_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[16] <= exmem_aluresult_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[17] <= exmem_aluresult_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[18] <= exmem_aluresult_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[19] <= exmem_aluresult_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[20] <= exmem_aluresult_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[21] <= exmem_aluresult_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[22] <= exmem_aluresult_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[23] <= exmem_aluresult_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[24] <= exmem_aluresult_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[25] <= exmem_aluresult_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[26] <= exmem_aluresult_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[27] <= exmem_aluresult_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[28] <= exmem_aluresult_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[29] <= exmem_aluresult_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[30] <= exmem_aluresult_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_aluresult_out[31] <= exmem_aluresult_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_beq_out <= exmem_beq_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_bne_out <= exmem_bne_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_memread_out <= exmem_memread_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_regwrite_out <= exmem_regwrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_memwrite_out <= exmem_memwrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_memtoreg_out[0] <= exmem_memtoreg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_memtoreg_out[1] <= exmem_memtoreg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_zero_out <= exmem_zero_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[0] <= exmem_reg2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[1] <= exmem_reg2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[2] <= exmem_reg2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[3] <= exmem_reg2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[4] <= exmem_reg2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[5] <= exmem_reg2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[6] <= exmem_reg2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[7] <= exmem_reg2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[8] <= exmem_reg2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[9] <= exmem_reg2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[10] <= exmem_reg2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[11] <= exmem_reg2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[12] <= exmem_reg2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[13] <= exmem_reg2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[14] <= exmem_reg2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[15] <= exmem_reg2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[16] <= exmem_reg2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[17] <= exmem_reg2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[18] <= exmem_reg2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[19] <= exmem_reg2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[20] <= exmem_reg2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[21] <= exmem_reg2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[22] <= exmem_reg2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[23] <= exmem_reg2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[24] <= exmem_reg2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[25] <= exmem_reg2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[26] <= exmem_reg2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[27] <= exmem_reg2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[28] <= exmem_reg2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[29] <= exmem_reg2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[30] <= exmem_reg2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_reg2_out[31] <= exmem_reg2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_writereg_out[0] <= exmem_writereg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_writereg_out[1] <= exmem_writereg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_writereg_out[2] <= exmem_writereg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_writereg_out[3] <= exmem_writereg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exmem_writereg_out[4] <= exmem_writereg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|mdata:md_mem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|Pipeline|mdata:md_mem|altsyncram:altsyncram_component
wren_a => altsyncram_gec1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gec1:auto_generated.data_a[0]
data_a[1] => altsyncram_gec1:auto_generated.data_a[1]
data_a[2] => altsyncram_gec1:auto_generated.data_a[2]
data_a[3] => altsyncram_gec1:auto_generated.data_a[3]
data_a[4] => altsyncram_gec1:auto_generated.data_a[4]
data_a[5] => altsyncram_gec1:auto_generated.data_a[5]
data_a[6] => altsyncram_gec1:auto_generated.data_a[6]
data_a[7] => altsyncram_gec1:auto_generated.data_a[7]
data_a[8] => altsyncram_gec1:auto_generated.data_a[8]
data_a[9] => altsyncram_gec1:auto_generated.data_a[9]
data_a[10] => altsyncram_gec1:auto_generated.data_a[10]
data_a[11] => altsyncram_gec1:auto_generated.data_a[11]
data_a[12] => altsyncram_gec1:auto_generated.data_a[12]
data_a[13] => altsyncram_gec1:auto_generated.data_a[13]
data_a[14] => altsyncram_gec1:auto_generated.data_a[14]
data_a[15] => altsyncram_gec1:auto_generated.data_a[15]
data_a[16] => altsyncram_gec1:auto_generated.data_a[16]
data_a[17] => altsyncram_gec1:auto_generated.data_a[17]
data_a[18] => altsyncram_gec1:auto_generated.data_a[18]
data_a[19] => altsyncram_gec1:auto_generated.data_a[19]
data_a[20] => altsyncram_gec1:auto_generated.data_a[20]
data_a[21] => altsyncram_gec1:auto_generated.data_a[21]
data_a[22] => altsyncram_gec1:auto_generated.data_a[22]
data_a[23] => altsyncram_gec1:auto_generated.data_a[23]
data_a[24] => altsyncram_gec1:auto_generated.data_a[24]
data_a[25] => altsyncram_gec1:auto_generated.data_a[25]
data_a[26] => altsyncram_gec1:auto_generated.data_a[26]
data_a[27] => altsyncram_gec1:auto_generated.data_a[27]
data_a[28] => altsyncram_gec1:auto_generated.data_a[28]
data_a[29] => altsyncram_gec1:auto_generated.data_a[29]
data_a[30] => altsyncram_gec1:auto_generated.data_a[30]
data_a[31] => altsyncram_gec1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gec1:auto_generated.address_a[0]
address_a[1] => altsyncram_gec1:auto_generated.address_a[1]
address_a[2] => altsyncram_gec1:auto_generated.address_a[2]
address_a[3] => altsyncram_gec1:auto_generated.address_a[3]
address_a[4] => altsyncram_gec1:auto_generated.address_a[4]
address_a[5] => altsyncram_gec1:auto_generated.address_a[5]
address_a[6] => altsyncram_gec1:auto_generated.address_a[6]
address_a[7] => altsyncram_gec1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gec1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gec1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gec1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gec1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gec1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gec1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gec1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gec1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gec1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gec1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gec1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gec1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gec1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gec1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gec1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gec1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gec1:auto_generated.q_a[15]
q_a[16] <= altsyncram_gec1:auto_generated.q_a[16]
q_a[17] <= altsyncram_gec1:auto_generated.q_a[17]
q_a[18] <= altsyncram_gec1:auto_generated.q_a[18]
q_a[19] <= altsyncram_gec1:auto_generated.q_a[19]
q_a[20] <= altsyncram_gec1:auto_generated.q_a[20]
q_a[21] <= altsyncram_gec1:auto_generated.q_a[21]
q_a[22] <= altsyncram_gec1:auto_generated.q_a[22]
q_a[23] <= altsyncram_gec1:auto_generated.q_a[23]
q_a[24] <= altsyncram_gec1:auto_generated.q_a[24]
q_a[25] <= altsyncram_gec1:auto_generated.q_a[25]
q_a[26] <= altsyncram_gec1:auto_generated.q_a[26]
q_a[27] <= altsyncram_gec1:auto_generated.q_a[27]
q_a[28] <= altsyncram_gec1:auto_generated.q_a[28]
q_a[29] <= altsyncram_gec1:auto_generated.q_a[29]
q_a[30] <= altsyncram_gec1:auto_generated.q_a[30]
q_a[31] <= altsyncram_gec1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pipeline|mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Pipeline|mem_wb:reg_memwb
clk => memwb_out_writedata[0]~reg0.CLK
clk => memwb_out_writedata[1]~reg0.CLK
clk => memwb_out_writedata[2]~reg0.CLK
clk => memwb_out_writedata[3]~reg0.CLK
clk => memwb_out_writedata[4]~reg0.CLK
clk => memwb_out_writedata[5]~reg0.CLK
clk => memwb_out_writedata[6]~reg0.CLK
clk => memwb_out_writedata[7]~reg0.CLK
clk => memwb_out_writedata[8]~reg0.CLK
clk => memwb_out_writedata[9]~reg0.CLK
clk => memwb_out_writedata[10]~reg0.CLK
clk => memwb_out_writedata[11]~reg0.CLK
clk => memwb_out_writedata[12]~reg0.CLK
clk => memwb_out_writedata[13]~reg0.CLK
clk => memwb_out_writedata[14]~reg0.CLK
clk => memwb_out_writedata[15]~reg0.CLK
clk => memwb_out_writedata[16]~reg0.CLK
clk => memwb_out_writedata[17]~reg0.CLK
clk => memwb_out_writedata[18]~reg0.CLK
clk => memwb_out_writedata[19]~reg0.CLK
clk => memwb_out_writedata[20]~reg0.CLK
clk => memwb_out_writedata[21]~reg0.CLK
clk => memwb_out_writedata[22]~reg0.CLK
clk => memwb_out_writedata[23]~reg0.CLK
clk => memwb_out_writedata[24]~reg0.CLK
clk => memwb_out_writedata[25]~reg0.CLK
clk => memwb_out_writedata[26]~reg0.CLK
clk => memwb_out_writedata[27]~reg0.CLK
clk => memwb_out_writedata[28]~reg0.CLK
clk => memwb_out_writedata[29]~reg0.CLK
clk => memwb_out_writedata[30]~reg0.CLK
clk => memwb_out_writedata[31]~reg0.CLK
clk => memwb_out_memdata[0]~reg0.CLK
clk => memwb_out_memdata[1]~reg0.CLK
clk => memwb_out_memdata[2]~reg0.CLK
clk => memwb_out_memdata[3]~reg0.CLK
clk => memwb_out_memdata[4]~reg0.CLK
clk => memwb_out_memdata[5]~reg0.CLK
clk => memwb_out_memdata[6]~reg0.CLK
clk => memwb_out_memdata[7]~reg0.CLK
clk => memwb_out_memdata[8]~reg0.CLK
clk => memwb_out_memdata[9]~reg0.CLK
clk => memwb_out_memdata[10]~reg0.CLK
clk => memwb_out_memdata[11]~reg0.CLK
clk => memwb_out_memdata[12]~reg0.CLK
clk => memwb_out_memdata[13]~reg0.CLK
clk => memwb_out_memdata[14]~reg0.CLK
clk => memwb_out_memdata[15]~reg0.CLK
clk => memwb_out_memdata[16]~reg0.CLK
clk => memwb_out_memdata[17]~reg0.CLK
clk => memwb_out_memdata[18]~reg0.CLK
clk => memwb_out_memdata[19]~reg0.CLK
clk => memwb_out_memdata[20]~reg0.CLK
clk => memwb_out_memdata[21]~reg0.CLK
clk => memwb_out_memdata[22]~reg0.CLK
clk => memwb_out_memdata[23]~reg0.CLK
clk => memwb_out_memdata[24]~reg0.CLK
clk => memwb_out_memdata[25]~reg0.CLK
clk => memwb_out_memdata[26]~reg0.CLK
clk => memwb_out_memdata[27]~reg0.CLK
clk => memwb_out_memdata[28]~reg0.CLK
clk => memwb_out_memdata[29]~reg0.CLK
clk => memwb_out_memdata[30]~reg0.CLK
clk => memwb_out_memdata[31]~reg0.CLK
clk => memwb_out_result_alu[0]~reg0.CLK
clk => memwb_out_result_alu[1]~reg0.CLK
clk => memwb_out_result_alu[2]~reg0.CLK
clk => memwb_out_result_alu[3]~reg0.CLK
clk => memwb_out_result_alu[4]~reg0.CLK
clk => memwb_out_result_alu[5]~reg0.CLK
clk => memwb_out_result_alu[6]~reg0.CLK
clk => memwb_out_result_alu[7]~reg0.CLK
clk => memwb_out_result_alu[8]~reg0.CLK
clk => memwb_out_result_alu[9]~reg0.CLK
clk => memwb_out_result_alu[10]~reg0.CLK
clk => memwb_out_result_alu[11]~reg0.CLK
clk => memwb_out_result_alu[12]~reg0.CLK
clk => memwb_out_result_alu[13]~reg0.CLK
clk => memwb_out_result_alu[14]~reg0.CLK
clk => memwb_out_result_alu[15]~reg0.CLK
clk => memwb_out_result_alu[16]~reg0.CLK
clk => memwb_out_result_alu[17]~reg0.CLK
clk => memwb_out_result_alu[18]~reg0.CLK
clk => memwb_out_result_alu[19]~reg0.CLK
clk => memwb_out_result_alu[20]~reg0.CLK
clk => memwb_out_result_alu[21]~reg0.CLK
clk => memwb_out_result_alu[22]~reg0.CLK
clk => memwb_out_result_alu[23]~reg0.CLK
clk => memwb_out_result_alu[24]~reg0.CLK
clk => memwb_out_result_alu[25]~reg0.CLK
clk => memwb_out_result_alu[26]~reg0.CLK
clk => memwb_out_result_alu[27]~reg0.CLK
clk => memwb_out_result_alu[28]~reg0.CLK
clk => memwb_out_result_alu[29]~reg0.CLK
clk => memwb_out_result_alu[30]~reg0.CLK
clk => memwb_out_result_alu[31]~reg0.CLK
clk => memwb_out_memtoreg[0]~reg0.CLK
clk => memwb_out_memtoreg[1]~reg0.CLK
clk => memwb_out_regwrite~reg0.CLK
clk => memwb_out_pc4[0]~reg0.CLK
clk => memwb_out_pc4[1]~reg0.CLK
clk => memwb_out_pc4[2]~reg0.CLK
clk => memwb_out_pc4[3]~reg0.CLK
clk => memwb_out_pc4[4]~reg0.CLK
clk => memwb_out_pc4[5]~reg0.CLK
clk => memwb_out_pc4[6]~reg0.CLK
clk => memwb_out_pc4[7]~reg0.CLK
clk => memwb_out_pc4[8]~reg0.CLK
clk => memwb_out_pc4[9]~reg0.CLK
clk => memwb_out_pc4[10]~reg0.CLK
clk => memwb_out_pc4[11]~reg0.CLK
clk => memwb_out_pc4[12]~reg0.CLK
clk => memwb_out_pc4[13]~reg0.CLK
clk => memwb_out_pc4[14]~reg0.CLK
clk => memwb_out_pc4[15]~reg0.CLK
clk => memwb_out_pc4[16]~reg0.CLK
clk => memwb_out_pc4[17]~reg0.CLK
clk => memwb_out_pc4[18]~reg0.CLK
clk => memwb_out_pc4[19]~reg0.CLK
clk => memwb_out_pc4[20]~reg0.CLK
clk => memwb_out_pc4[21]~reg0.CLK
clk => memwb_out_pc4[22]~reg0.CLK
clk => memwb_out_pc4[23]~reg0.CLK
clk => memwb_out_pc4[24]~reg0.CLK
clk => memwb_out_pc4[25]~reg0.CLK
clk => memwb_out_pc4[26]~reg0.CLK
clk => memwb_out_pc4[27]~reg0.CLK
clk => memwb_out_pc4[28]~reg0.CLK
clk => memwb_out_pc4[29]~reg0.CLK
clk => memwb_out_pc4[30]~reg0.CLK
clk => memwb_out_pc4[31]~reg0.CLK
memwb_in_pc4[0] => memwb_out_pc4[0]~reg0.DATAIN
memwb_in_pc4[1] => memwb_out_pc4[1]~reg0.DATAIN
memwb_in_pc4[2] => memwb_out_pc4[2]~reg0.DATAIN
memwb_in_pc4[3] => memwb_out_pc4[3]~reg0.DATAIN
memwb_in_pc4[4] => memwb_out_pc4[4]~reg0.DATAIN
memwb_in_pc4[5] => memwb_out_pc4[5]~reg0.DATAIN
memwb_in_pc4[6] => memwb_out_pc4[6]~reg0.DATAIN
memwb_in_pc4[7] => memwb_out_pc4[7]~reg0.DATAIN
memwb_in_pc4[8] => memwb_out_pc4[8]~reg0.DATAIN
memwb_in_pc4[9] => memwb_out_pc4[9]~reg0.DATAIN
memwb_in_pc4[10] => memwb_out_pc4[10]~reg0.DATAIN
memwb_in_pc4[11] => memwb_out_pc4[11]~reg0.DATAIN
memwb_in_pc4[12] => memwb_out_pc4[12]~reg0.DATAIN
memwb_in_pc4[13] => memwb_out_pc4[13]~reg0.DATAIN
memwb_in_pc4[14] => memwb_out_pc4[14]~reg0.DATAIN
memwb_in_pc4[15] => memwb_out_pc4[15]~reg0.DATAIN
memwb_in_pc4[16] => memwb_out_pc4[16]~reg0.DATAIN
memwb_in_pc4[17] => memwb_out_pc4[17]~reg0.DATAIN
memwb_in_pc4[18] => memwb_out_pc4[18]~reg0.DATAIN
memwb_in_pc4[19] => memwb_out_pc4[19]~reg0.DATAIN
memwb_in_pc4[20] => memwb_out_pc4[20]~reg0.DATAIN
memwb_in_pc4[21] => memwb_out_pc4[21]~reg0.DATAIN
memwb_in_pc4[22] => memwb_out_pc4[22]~reg0.DATAIN
memwb_in_pc4[23] => memwb_out_pc4[23]~reg0.DATAIN
memwb_in_pc4[24] => memwb_out_pc4[24]~reg0.DATAIN
memwb_in_pc4[25] => memwb_out_pc4[25]~reg0.DATAIN
memwb_in_pc4[26] => memwb_out_pc4[26]~reg0.DATAIN
memwb_in_pc4[27] => memwb_out_pc4[27]~reg0.DATAIN
memwb_in_pc4[28] => memwb_out_pc4[28]~reg0.DATAIN
memwb_in_pc4[29] => memwb_out_pc4[29]~reg0.DATAIN
memwb_in_pc4[30] => memwb_out_pc4[30]~reg0.DATAIN
memwb_in_pc4[31] => memwb_out_pc4[31]~reg0.DATAIN
memwb_in_regwrite => memwb_out_regwrite~reg0.DATAIN
memwb_in_memtoreg[0] => memwb_out_memtoreg[0]~reg0.DATAIN
memwb_in_memtoreg[1] => memwb_out_memtoreg[1]~reg0.DATAIN
memwb_in_result_alu[0] => memwb_out_result_alu[0]~reg0.DATAIN
memwb_in_result_alu[1] => memwb_out_result_alu[1]~reg0.DATAIN
memwb_in_result_alu[2] => memwb_out_result_alu[2]~reg0.DATAIN
memwb_in_result_alu[3] => memwb_out_result_alu[3]~reg0.DATAIN
memwb_in_result_alu[4] => memwb_out_result_alu[4]~reg0.DATAIN
memwb_in_result_alu[5] => memwb_out_result_alu[5]~reg0.DATAIN
memwb_in_result_alu[6] => memwb_out_result_alu[6]~reg0.DATAIN
memwb_in_result_alu[7] => memwb_out_result_alu[7]~reg0.DATAIN
memwb_in_result_alu[8] => memwb_out_result_alu[8]~reg0.DATAIN
memwb_in_result_alu[9] => memwb_out_result_alu[9]~reg0.DATAIN
memwb_in_result_alu[10] => memwb_out_result_alu[10]~reg0.DATAIN
memwb_in_result_alu[11] => memwb_out_result_alu[11]~reg0.DATAIN
memwb_in_result_alu[12] => memwb_out_result_alu[12]~reg0.DATAIN
memwb_in_result_alu[13] => memwb_out_result_alu[13]~reg0.DATAIN
memwb_in_result_alu[14] => memwb_out_result_alu[14]~reg0.DATAIN
memwb_in_result_alu[15] => memwb_out_result_alu[15]~reg0.DATAIN
memwb_in_result_alu[16] => memwb_out_result_alu[16]~reg0.DATAIN
memwb_in_result_alu[17] => memwb_out_result_alu[17]~reg0.DATAIN
memwb_in_result_alu[18] => memwb_out_result_alu[18]~reg0.DATAIN
memwb_in_result_alu[19] => memwb_out_result_alu[19]~reg0.DATAIN
memwb_in_result_alu[20] => memwb_out_result_alu[20]~reg0.DATAIN
memwb_in_result_alu[21] => memwb_out_result_alu[21]~reg0.DATAIN
memwb_in_result_alu[22] => memwb_out_result_alu[22]~reg0.DATAIN
memwb_in_result_alu[23] => memwb_out_result_alu[23]~reg0.DATAIN
memwb_in_result_alu[24] => memwb_out_result_alu[24]~reg0.DATAIN
memwb_in_result_alu[25] => memwb_out_result_alu[25]~reg0.DATAIN
memwb_in_result_alu[26] => memwb_out_result_alu[26]~reg0.DATAIN
memwb_in_result_alu[27] => memwb_out_result_alu[27]~reg0.DATAIN
memwb_in_result_alu[28] => memwb_out_result_alu[28]~reg0.DATAIN
memwb_in_result_alu[29] => memwb_out_result_alu[29]~reg0.DATAIN
memwb_in_result_alu[30] => memwb_out_result_alu[30]~reg0.DATAIN
memwb_in_result_alu[31] => memwb_out_result_alu[31]~reg0.DATAIN
memwb_in_memdata[0] => memwb_out_memdata[0]~reg0.DATAIN
memwb_in_memdata[1] => memwb_out_memdata[1]~reg0.DATAIN
memwb_in_memdata[2] => memwb_out_memdata[2]~reg0.DATAIN
memwb_in_memdata[3] => memwb_out_memdata[3]~reg0.DATAIN
memwb_in_memdata[4] => memwb_out_memdata[4]~reg0.DATAIN
memwb_in_memdata[5] => memwb_out_memdata[5]~reg0.DATAIN
memwb_in_memdata[6] => memwb_out_memdata[6]~reg0.DATAIN
memwb_in_memdata[7] => memwb_out_memdata[7]~reg0.DATAIN
memwb_in_memdata[8] => memwb_out_memdata[8]~reg0.DATAIN
memwb_in_memdata[9] => memwb_out_memdata[9]~reg0.DATAIN
memwb_in_memdata[10] => memwb_out_memdata[10]~reg0.DATAIN
memwb_in_memdata[11] => memwb_out_memdata[11]~reg0.DATAIN
memwb_in_memdata[12] => memwb_out_memdata[12]~reg0.DATAIN
memwb_in_memdata[13] => memwb_out_memdata[13]~reg0.DATAIN
memwb_in_memdata[14] => memwb_out_memdata[14]~reg0.DATAIN
memwb_in_memdata[15] => memwb_out_memdata[15]~reg0.DATAIN
memwb_in_memdata[16] => memwb_out_memdata[16]~reg0.DATAIN
memwb_in_memdata[17] => memwb_out_memdata[17]~reg0.DATAIN
memwb_in_memdata[18] => memwb_out_memdata[18]~reg0.DATAIN
memwb_in_memdata[19] => memwb_out_memdata[19]~reg0.DATAIN
memwb_in_memdata[20] => memwb_out_memdata[20]~reg0.DATAIN
memwb_in_memdata[21] => memwb_out_memdata[21]~reg0.DATAIN
memwb_in_memdata[22] => memwb_out_memdata[22]~reg0.DATAIN
memwb_in_memdata[23] => memwb_out_memdata[23]~reg0.DATAIN
memwb_in_memdata[24] => memwb_out_memdata[24]~reg0.DATAIN
memwb_in_memdata[25] => memwb_out_memdata[25]~reg0.DATAIN
memwb_in_memdata[26] => memwb_out_memdata[26]~reg0.DATAIN
memwb_in_memdata[27] => memwb_out_memdata[27]~reg0.DATAIN
memwb_in_memdata[28] => memwb_out_memdata[28]~reg0.DATAIN
memwb_in_memdata[29] => memwb_out_memdata[29]~reg0.DATAIN
memwb_in_memdata[30] => memwb_out_memdata[30]~reg0.DATAIN
memwb_in_memdata[31] => memwb_out_memdata[31]~reg0.DATAIN
memwb_in_writedata[0] => memwb_out_writedata[0]~reg0.DATAIN
memwb_in_writedata[1] => memwb_out_writedata[1]~reg0.DATAIN
memwb_in_writedata[2] => memwb_out_writedata[2]~reg0.DATAIN
memwb_in_writedata[3] => memwb_out_writedata[3]~reg0.DATAIN
memwb_in_writedata[4] => memwb_out_writedata[4]~reg0.DATAIN
memwb_in_writedata[5] => memwb_out_writedata[5]~reg0.DATAIN
memwb_in_writedata[6] => memwb_out_writedata[6]~reg0.DATAIN
memwb_in_writedata[7] => memwb_out_writedata[7]~reg0.DATAIN
memwb_in_writedata[8] => memwb_out_writedata[8]~reg0.DATAIN
memwb_in_writedata[9] => memwb_out_writedata[9]~reg0.DATAIN
memwb_in_writedata[10] => memwb_out_writedata[10]~reg0.DATAIN
memwb_in_writedata[11] => memwb_out_writedata[11]~reg0.DATAIN
memwb_in_writedata[12] => memwb_out_writedata[12]~reg0.DATAIN
memwb_in_writedata[13] => memwb_out_writedata[13]~reg0.DATAIN
memwb_in_writedata[14] => memwb_out_writedata[14]~reg0.DATAIN
memwb_in_writedata[15] => memwb_out_writedata[15]~reg0.DATAIN
memwb_in_writedata[16] => memwb_out_writedata[16]~reg0.DATAIN
memwb_in_writedata[17] => memwb_out_writedata[17]~reg0.DATAIN
memwb_in_writedata[18] => memwb_out_writedata[18]~reg0.DATAIN
memwb_in_writedata[19] => memwb_out_writedata[19]~reg0.DATAIN
memwb_in_writedata[20] => memwb_out_writedata[20]~reg0.DATAIN
memwb_in_writedata[21] => memwb_out_writedata[21]~reg0.DATAIN
memwb_in_writedata[22] => memwb_out_writedata[22]~reg0.DATAIN
memwb_in_writedata[23] => memwb_out_writedata[23]~reg0.DATAIN
memwb_in_writedata[24] => memwb_out_writedata[24]~reg0.DATAIN
memwb_in_writedata[25] => memwb_out_writedata[25]~reg0.DATAIN
memwb_in_writedata[26] => memwb_out_writedata[26]~reg0.DATAIN
memwb_in_writedata[27] => memwb_out_writedata[27]~reg0.DATAIN
memwb_in_writedata[28] => memwb_out_writedata[28]~reg0.DATAIN
memwb_in_writedata[29] => memwb_out_writedata[29]~reg0.DATAIN
memwb_in_writedata[30] => memwb_out_writedata[30]~reg0.DATAIN
memwb_in_writedata[31] => memwb_out_writedata[31]~reg0.DATAIN
memwb_out_pc4[0] <= memwb_out_pc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[1] <= memwb_out_pc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[2] <= memwb_out_pc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[3] <= memwb_out_pc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[4] <= memwb_out_pc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[5] <= memwb_out_pc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[6] <= memwb_out_pc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[7] <= memwb_out_pc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[8] <= memwb_out_pc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[9] <= memwb_out_pc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[10] <= memwb_out_pc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[11] <= memwb_out_pc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[12] <= memwb_out_pc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[13] <= memwb_out_pc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[14] <= memwb_out_pc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[15] <= memwb_out_pc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[16] <= memwb_out_pc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[17] <= memwb_out_pc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[18] <= memwb_out_pc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[19] <= memwb_out_pc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[20] <= memwb_out_pc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[21] <= memwb_out_pc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[22] <= memwb_out_pc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[23] <= memwb_out_pc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[24] <= memwb_out_pc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[25] <= memwb_out_pc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[26] <= memwb_out_pc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[27] <= memwb_out_pc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[28] <= memwb_out_pc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[29] <= memwb_out_pc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[30] <= memwb_out_pc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_pc4[31] <= memwb_out_pc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_regwrite <= memwb_out_regwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memtoreg[0] <= memwb_out_memtoreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memtoreg[1] <= memwb_out_memtoreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[0] <= memwb_out_result_alu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[1] <= memwb_out_result_alu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[2] <= memwb_out_result_alu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[3] <= memwb_out_result_alu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[4] <= memwb_out_result_alu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[5] <= memwb_out_result_alu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[6] <= memwb_out_result_alu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[7] <= memwb_out_result_alu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[8] <= memwb_out_result_alu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[9] <= memwb_out_result_alu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[10] <= memwb_out_result_alu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[11] <= memwb_out_result_alu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[12] <= memwb_out_result_alu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[13] <= memwb_out_result_alu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[14] <= memwb_out_result_alu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[15] <= memwb_out_result_alu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[16] <= memwb_out_result_alu[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[17] <= memwb_out_result_alu[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[18] <= memwb_out_result_alu[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[19] <= memwb_out_result_alu[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[20] <= memwb_out_result_alu[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[21] <= memwb_out_result_alu[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[22] <= memwb_out_result_alu[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[23] <= memwb_out_result_alu[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[24] <= memwb_out_result_alu[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[25] <= memwb_out_result_alu[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[26] <= memwb_out_result_alu[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[27] <= memwb_out_result_alu[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[28] <= memwb_out_result_alu[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[29] <= memwb_out_result_alu[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[30] <= memwb_out_result_alu[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_result_alu[31] <= memwb_out_result_alu[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[0] <= memwb_out_memdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[1] <= memwb_out_memdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[2] <= memwb_out_memdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[3] <= memwb_out_memdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[4] <= memwb_out_memdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[5] <= memwb_out_memdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[6] <= memwb_out_memdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[7] <= memwb_out_memdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[8] <= memwb_out_memdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[9] <= memwb_out_memdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[10] <= memwb_out_memdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[11] <= memwb_out_memdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[12] <= memwb_out_memdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[13] <= memwb_out_memdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[14] <= memwb_out_memdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[15] <= memwb_out_memdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[16] <= memwb_out_memdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[17] <= memwb_out_memdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[18] <= memwb_out_memdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[19] <= memwb_out_memdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[20] <= memwb_out_memdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[21] <= memwb_out_memdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[22] <= memwb_out_memdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[23] <= memwb_out_memdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[24] <= memwb_out_memdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[25] <= memwb_out_memdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[26] <= memwb_out_memdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[27] <= memwb_out_memdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[28] <= memwb_out_memdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[29] <= memwb_out_memdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[30] <= memwb_out_memdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_memdata[31] <= memwb_out_memdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[0] <= memwb_out_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[1] <= memwb_out_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[2] <= memwb_out_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[3] <= memwb_out_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[4] <= memwb_out_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[5] <= memwb_out_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[6] <= memwb_out_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[7] <= memwb_out_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[8] <= memwb_out_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[9] <= memwb_out_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[10] <= memwb_out_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[11] <= memwb_out_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[12] <= memwb_out_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[13] <= memwb_out_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[14] <= memwb_out_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[15] <= memwb_out_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[16] <= memwb_out_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[17] <= memwb_out_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[18] <= memwb_out_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[19] <= memwb_out_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[20] <= memwb_out_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[21] <= memwb_out_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[22] <= memwb_out_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[23] <= memwb_out_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[24] <= memwb_out_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[25] <= memwb_out_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[26] <= memwb_out_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[27] <= memwb_out_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[28] <= memwb_out_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[29] <= memwb_out_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[30] <= memwb_out_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwb_out_writedata[31] <= memwb_out_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|mux4:mux4_wb
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
in_0[0] => Mux31.IN2
in_0[1] => Mux30.IN2
in_0[2] => Mux29.IN2
in_0[3] => Mux28.IN2
in_0[4] => Mux27.IN2
in_0[5] => Mux26.IN2
in_0[6] => Mux25.IN2
in_0[7] => Mux24.IN2
in_0[8] => Mux23.IN2
in_0[9] => Mux22.IN2
in_0[10] => Mux21.IN2
in_0[11] => Mux20.IN2
in_0[12] => Mux19.IN2
in_0[13] => Mux18.IN2
in_0[14] => Mux17.IN2
in_0[15] => Mux16.IN2
in_0[16] => Mux15.IN2
in_0[17] => Mux14.IN2
in_0[18] => Mux13.IN2
in_0[19] => Mux12.IN2
in_0[20] => Mux11.IN2
in_0[21] => Mux10.IN2
in_0[22] => Mux9.IN2
in_0[23] => Mux8.IN2
in_0[24] => Mux7.IN2
in_0[25] => Mux6.IN2
in_0[26] => Mux5.IN2
in_0[27] => Mux4.IN2
in_0[28] => Mux3.IN2
in_0[29] => Mux2.IN2
in_0[30] => Mux1.IN2
in_0[31] => Mux0.IN2
in_1[0] => Mux31.IN3
in_1[1] => Mux30.IN3
in_1[2] => Mux29.IN3
in_1[3] => Mux28.IN3
in_1[4] => Mux27.IN3
in_1[5] => Mux26.IN3
in_1[6] => Mux25.IN3
in_1[7] => Mux24.IN3
in_1[8] => Mux23.IN3
in_1[9] => Mux22.IN3
in_1[10] => Mux21.IN3
in_1[11] => Mux20.IN3
in_1[12] => Mux19.IN3
in_1[13] => Mux18.IN3
in_1[14] => Mux17.IN3
in_1[15] => Mux16.IN3
in_1[16] => Mux15.IN3
in_1[17] => Mux14.IN3
in_1[18] => Mux13.IN3
in_1[19] => Mux12.IN3
in_1[20] => Mux11.IN3
in_1[21] => Mux10.IN3
in_1[22] => Mux9.IN3
in_1[23] => Mux8.IN3
in_1[24] => Mux7.IN3
in_1[25] => Mux6.IN3
in_1[26] => Mux5.IN3
in_1[27] => Mux4.IN3
in_1[28] => Mux3.IN3
in_1[29] => Mux2.IN3
in_1[30] => Mux1.IN3
in_1[31] => Mux0.IN3
in_2[0] => Mux31.IN4
in_2[1] => Mux30.IN4
in_2[2] => Mux29.IN4
in_2[3] => Mux28.IN4
in_2[4] => Mux27.IN4
in_2[5] => Mux26.IN4
in_2[6] => Mux25.IN4
in_2[7] => Mux24.IN4
in_2[8] => Mux23.IN4
in_2[9] => Mux22.IN4
in_2[10] => Mux21.IN4
in_2[11] => Mux20.IN4
in_2[12] => Mux19.IN4
in_2[13] => Mux18.IN4
in_2[14] => Mux17.IN4
in_2[15] => Mux16.IN4
in_2[16] => Mux15.IN4
in_2[17] => Mux14.IN4
in_2[18] => Mux13.IN4
in_2[19] => Mux12.IN4
in_2[20] => Mux11.IN4
in_2[21] => Mux10.IN4
in_2[22] => Mux9.IN4
in_2[23] => Mux8.IN4
in_2[24] => Mux7.IN4
in_2[25] => Mux6.IN4
in_2[26] => Mux5.IN4
in_2[27] => Mux4.IN4
in_2[28] => Mux3.IN4
in_2[29] => Mux2.IN4
in_2[30] => Mux1.IN4
in_2[31] => Mux0.IN4
in_3[0] => Mux31.IN5
in_3[1] => Mux30.IN5
in_3[2] => Mux29.IN5
in_3[3] => Mux28.IN5
in_3[4] => Mux27.IN5
in_3[5] => Mux26.IN5
in_3[6] => Mux25.IN5
in_3[7] => Mux24.IN5
in_3[8] => Mux23.IN5
in_3[9] => Mux22.IN5
in_3[10] => Mux21.IN5
in_3[11] => Mux20.IN5
in_3[12] => Mux19.IN5
in_3[13] => Mux18.IN5
in_3[14] => Mux17.IN5
in_3[15] => Mux16.IN5
in_3[16] => Mux15.IN5
in_3[17] => Mux14.IN5
in_3[18] => Mux13.IN5
in_3[19] => Mux12.IN5
in_3[20] => Mux11.IN5
in_3[21] => Mux10.IN5
in_3[22] => Mux9.IN5
in_3[23] => Mux8.IN5
in_3[24] => Mux7.IN5
in_3[25] => Mux6.IN5
in_3[26] => Mux5.IN5
in_3[27] => Mux4.IN5
in_3[28] => Mux3.IN5
in_3[29] => Mux2.IN5
in_3[30] => Mux1.IN5
in_3[31] => Mux0.IN5
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_7
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_6
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_5
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_4
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_3
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_2
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_1
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline|conversor_7seg:conversor_0
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
saida[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


