{"vcs1":{"timestamp_begin":1747832680.306542228, "rt":8.74, "ut":8.84, "st":0.64}}
{"vcselab":{"timestamp_begin":1747832689.128625106, "rt":0.38, "ut":0.23, "st":0.14}}
{"link":{"timestamp_begin":1747832689.564926155, "rt":0.39, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832679.659152929}
{"VCS_COMP_START_TIME": 1747832679.659152929}
{"VCS_COMP_END_TIME": 1747832690.106103439}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488676}}
{"vcselab": {"peak_mem": 183884}}
