#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000249c1f729d0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v00000249c1fdd6c0_0 .var "BoxDetect", 0 0;
v00000249c1fdd260_0 .var "Button", 0 0;
v00000249c1fdc9a0_0 .var "ColorSignal", 0 0;
v00000249c1fdc680_0 .net "ENAL", 0 0, L_00000249c1f49230;  1 drivers
v00000249c1fdc720_0 .net "ENAR", 0 0, L_00000249c1f49930;  1 drivers
v00000249c1fdc4a0_0 .net "LED", 15 0, L_00000249c20380f0;  1 drivers
v00000249c1fdcd60_0 .net "LIN1", 0 0, v00000249c1fc7ca0_0;  1 drivers
v00000249c1fdd1c0_0 .net "LIN2", 0 0, v00000249c1fc9000_0;  1 drivers
v00000249c1fddbc0_0 .net "RIN1", 0 0, v00000249c1fc8e20_0;  1 drivers
v00000249c1fdd760_0 .net "RIN2", 0 0, v00000249c1fc8380_0;  1 drivers
v00000249c1fdd300_0 .var "ThinkerStart", 0 0;
v00000249c1fdcea0_0 .net "an", 3 0, v00000249c1fcf650_0;  1 drivers
v00000249c1fdca40_0 .var "clk", 0 0;
v00000249c1fddee0_0 .var "ir_signal", 0 0;
v00000249c1fdc7c0_0 .var "rst", 0 0;
v00000249c1fdc860_0 .net "s2", 0 0, v00000249c1fce890_0;  1 drivers
v00000249c1fdcae0_0 .net "s3", 0 0, v00000249c1fd5df0_0;  1 drivers
v00000249c1fdcf40_0 .net "seg", 6 0, v00000249c1fcf970_0;  1 drivers
v00000249c1fdc900_0 .var "sensor_input", 2 0;
S_00000249c1e5f780 .scope module, "dut" "ThinkerTest" 2 25, 3 6 0, S_00000249c1f729d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ThinkerStart";
    .port_info 3 /INPUT 1 "ColorSignal";
    .port_info 4 /INPUT 1 "ir_signal";
    .port_info 5 /INPUT 1 "BoxDetect";
    .port_info 6 /INPUT 1 "Button";
    .port_info 7 /OUTPUT 1 "s2";
    .port_info 8 /OUTPUT 1 "s3";
    .port_info 9 /INPUT 3 "sensor_input";
    .port_info 10 /OUTPUT 16 "LED";
    .port_info 11 /OUTPUT 4 "an";
    .port_info 12 /OUTPUT 7 "seg";
    .port_info 13 /OUTPUT 1 "ENAL";
    .port_info 14 /OUTPUT 1 "ENAR";
    .port_info 15 /OUTPUT 1 "LIN1";
    .port_info 16 /OUTPUT 1 "LIN2";
    .port_info 17 /OUTPUT 1 "RIN1";
    .port_info 18 /OUTPUT 1 "RIN2";
P_00000249c1f72d30 .param/l "BLUE_THRESHOLD" 0 4 27, C4<0010011100010>;
P_00000249c1f72d68 .param/l "CLAW_CLOSE" 0 4 44, +C4<00000000000000000000000000001011>;
P_00000249c1f72da0 .param/l "CLAW_DROP" 0 4 42, +C4<00000000000000000000000000001001>;
P_00000249c1f72dd8 .param/l "CLAW_Neutral" 0 4 40, +C4<00000000000000000000000000000111>;
P_00000249c1f72e10 .param/l "CLAW_OPEN" 0 4 43, +C4<00000000000000000000000000001010>;
P_00000249c1f72e48 .param/l "CLAW_RAISE" 0 4 41, +C4<00000000000000000000000000001000>;
P_00000249c1f72e80 .param/l "CLEAR_THRESHOLD" 0 4 28, C4<0010100110000>;
P_00000249c1f72eb8 .param/l "CLEAR_UPPER_THRESHOLD" 0 4 29, C4<0111101000010>;
P_00000249c1f72ef0 .param/l "CONTROL_BLUE" 0 4 7, +C4<00000000000000000000000000000101>;
P_00000249c1f72f28 .param/l "CONTROL_CHECK_BLUE" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000249c1f72f60 .param/l "CONTROL_CHECK_CLEAR" 0 4 4, +C4<00000000000000000000000000000010>;
P_00000249c1f72f98 .param/l "CONTROL_CHECK_GREEN" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000249c1f72fd0 .param/l "CONTROL_CHECK_RED" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000249c1f73008 .param/l "CONTROL_CLEAR" 0 4 3, +C4<00000000000000000000000000000001>;
P_00000249c1f73040 .param/l "CONTROL_DONE" 0 4 12, +C4<00000000000000000000000000001010>;
P_00000249c1f73078 .param/l "CONTROL_FOUND" 0 4 11, +C4<00000000000000000000000000001001>;
P_00000249c1f730b0 .param/l "CONTROL_GREEN" 0 4 9, +C4<00000000000000000000000000000111>;
P_00000249c1f730e8 .param/l "CONTROL_RED" 0 4 5, +C4<00000000000000000000000000000011>;
P_00000249c1f73120 .param/l "CONTROL_START" 0 4 2, +C4<00000000000000000000000000000000>;
P_00000249c1f73158 .param/l "DRIVE_180" 0 4 38, +C4<00000000000000000000000000000101>;
P_00000249c1f73190 .param/l "DRIVE_InterLeft" 0 4 36, +C4<00000000000000000000000000000011>;
P_00000249c1f731c8 .param/l "DRIVE_InterRight" 0 4 35, +C4<00000000000000000000000000000010>;
P_00000249c1f73200 .param/l "DRIVE_InterStraight" 0 4 34, +C4<00000000000000000000000000000001>;
P_00000249c1f73238 .param/l "DRIVE_Reverse" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000249c1f73270 .param/l "DRIVE_STOP" 0 4 39, +C4<00000000000000000000000000000110>;
P_00000249c1f732a8 .param/l "DRIVE_Straight" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000249c1f732e0 .param/l "FMM_GO" 0 4 24, +C4<00000000000000000000000000000001>;
P_00000249c1f73318 .param/l "FMM_IDLE" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000249c1f73350 .param/l "FMM_PERIOD" 0 4 19, +C4<00000000000101111101011110000100>;
P_00000249c1f73388 .param/l "FMM_SAT" 0 4 21, +C4<00000000000000000001100001101010>;
P_00000249c1f733c0 .param/l "FMM_TEST" 0 4 20, +C4<00000000000000000011110100001001>;
P_00000249c1f733f8 .param/l "FQ_Blue" 0 4 15, +C4<00000000000000000000000000000001>;
P_00000249c1f73430 .param/l "FQ_Clear" 0 4 16, +C4<00000000000000000000000000000010>;
P_00000249c1f73468 .param/l "FQ_Green" 0 4 17, +C4<00000000000000000000000000000011>;
P_00000249c1f734a0 .param/l "FQ_Red" 0 4 14, +C4<00000000000000000000000000000000>;
P_00000249c1f734d8 .param/l "GREEN_NOTRED_THRESHOLD" 0 4 31, C4<0000110000110>;
P_00000249c1f73510 .param/l "GREEN_THRESHOLD" 0 4 30, C4<0001110101001>;
P_00000249c1f73548 .param/l "RED_THRESHOLD" 0 4 26, C4<0001101011011>;
L_00000249c1f492a0 .functor BUFZ 1, v00000249c1fddee0_0, C4<0>, C4<0>, C4<0>;
v00000249c1fd8d40_0 .net "BoxDetect", 0 0, v00000249c1fdd6c0_0;  1 drivers
v00000249c1fd87a0_0 .net "Button", 0 0, v00000249c1fdd260_0;  1 drivers
v00000249c1fd8200_0 .net "ColorSignal", 0 0, v00000249c1fdc9a0_0;  1 drivers
v00000249c1fd82a0_0 .net "ENAL", 0 0, L_00000249c1f49230;  alias, 1 drivers
v00000249c1fd99c0_0 .net "ENAR", 0 0, L_00000249c1f49930;  alias, 1 drivers
v00000249c1fd9b00_0 .net "LED", 15 0, L_00000249c20380f0;  alias, 1 drivers
v00000249c1fd8c00_0 .net "LIN1", 0 0, v00000249c1fc7ca0_0;  alias, 1 drivers
v00000249c1fd8f20_0 .net "LIN2", 0 0, v00000249c1fc9000_0;  alias, 1 drivers
o00000249c1f741c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000249c1fd8ac0_0 .net "PWMGo", 0 0, o00000249c1f741c8;  0 drivers
v00000249c1fd8e80_0 .net "RIN1", 0 0, v00000249c1fc8e20_0;  alias, 1 drivers
v00000249c1fd9a60_0 .net "RIN2", 0 0, v00000249c1fc8380_0;  alias, 1 drivers
o00000249c1f74258 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000249c1fd88e0_0 .net "RouteRequest", 2 0, o00000249c1f74258;  0 drivers
v00000249c1fd94c0_0 .net "TargetColor", 1 0, v00000249c1fd8a20_0;  1 drivers
v00000249c1fd8980_0 .net "TargetPos", 1 0, v00000249c1fd8520_0;  1 drivers
v00000249c1fd8fc0_0 .net "ThinkerStart", 0 0, v00000249c1fdd300_0;  1 drivers
v00000249c1fd9560_0 .net *"_ivl_11", 0 0, L_00000249c2037bf0;  1 drivers
v00000249c1fd9ba0_0 .net *"_ivl_15", 0 0, L_00000249c20378d0;  1 drivers
v00000249c1fd9ec0_0 .net *"_ivl_19", 0 0, L_00000249c2037290;  1 drivers
v00000249c1fd8b60_0 .net *"_ivl_23", 0 0, L_00000249c2036570;  1 drivers
v00000249c1fd9060_0 .net *"_ivl_27", 0 0, L_00000249c1f492a0;  1 drivers
v00000249c1fd9740_0 .net *"_ivl_3", 0 0, L_00000249c2036bb0;  1 drivers
v00000249c1fd9f60_0 .net *"_ivl_31", 0 0, L_00000249c2037fb0;  1 drivers
v00000249c1fd9c40_0 .net *"_ivl_35", 0 0, L_00000249c20367f0;  1 drivers
v00000249c1fd92e0_0 .net *"_ivl_39", 0 0, L_00000249c20366b0;  1 drivers
v00000249c1fd9600_0 .net *"_ivl_43", 0 0, L_00000249c2036390;  1 drivers
v00000249c1fd9ce0_0 .net *"_ivl_47", 0 0, L_00000249c2036750;  1 drivers
v00000249c1fd9d80_0 .net *"_ivl_51", 0 0, L_00000249c2038050;  1 drivers
o00000249c1f76838 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v00000249c1fdcfe0_0 name=_ivl_54
v00000249c1fdce00_0 .net *"_ivl_7", 0 0, L_00000249c2037830;  1 drivers
v00000249c1fdcb80_0 .net "an", 3 0, v00000249c1fcf650_0;  alias, 1 drivers
v00000249c1fdcc20_0 .net "clk", 0 0, v00000249c1fdca40_0;  1 drivers
v00000249c1fdde40_0 .net "ir_signal", 0 0, v00000249c1fddee0_0;  1 drivers
o00000249c1f76898 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000249c1fdccc0_0 .net "routePending", 3 0, o00000249c1f76898;  0 drivers
v00000249c1fdd080_0 .net "rst", 0 0, v00000249c1fdc7c0_0;  1 drivers
v00000249c1fdc360_0 .net "s2", 0 0, v00000249c1fce890_0;  alias, 1 drivers
v00000249c1fdc5e0_0 .net "s3", 0 0, v00000249c1fd5df0_0;  alias, 1 drivers
v00000249c1fdc540_0 .net "seg", 6 0, v00000249c1fcf970_0;  alias, 1 drivers
v00000249c1fdd120_0 .net "sensor_input", 2 0, v00000249c1fdc900_0;  1 drivers
o00000249c1f768c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000249c1fdd580_0 .net "state", 2 0, o00000249c1f768c8;  0 drivers
v00000249c1fdda80_0 .net "testwire", 3 0, v00000249c1fd9240_0;  1 drivers
L_00000249c2036bb0 .part o00000249c1f768c8, 0, 1;
L_00000249c2037830 .part o00000249c1f768c8, 1, 1;
L_00000249c2037bf0 .part o00000249c1f768c8, 2, 1;
L_00000249c20378d0 .part v00000249c1fdc900_0, 0, 1;
L_00000249c2037290 .part v00000249c1fdc900_0, 1, 1;
L_00000249c2036570 .part v00000249c1fdc900_0, 2, 1;
L_00000249c2037fb0 .part o00000249c1f76898, 0, 1;
L_00000249c20367f0 .part o00000249c1f76898, 1, 1;
L_00000249c20366b0 .part v00000249c1fd9240_0, 0, 1;
L_00000249c2036390 .part v00000249c1fd9240_0, 1, 1;
L_00000249c2036750 .part v00000249c1fd9240_0, 2, 1;
L_00000249c2038050 .part v00000249c1fd9240_0, 3, 1;
LS_00000249c20380f0_0_0 .concat [ 1 1 1 1], L_00000249c2036bb0, L_00000249c2037830, L_00000249c2037bf0, L_00000249c20378d0;
LS_00000249c20380f0_0_4 .concat [ 1 1 3 1], L_00000249c2037290, L_00000249c2036570, o00000249c1f76838, L_00000249c1f492a0;
LS_00000249c20380f0_0_8 .concat [ 1 1 1 1], L_00000249c2037fb0, L_00000249c20367f0, L_00000249c20366b0, L_00000249c2036390;
LS_00000249c20380f0_0_12 .concat [ 1 1 0 0], L_00000249c2036750, L_00000249c2038050;
L_00000249c20380f0 .concat [ 4 6 4 2], LS_00000249c20380f0_0_0, LS_00000249c20380f0_0_4, LS_00000249c20380f0_0_8, LS_00000249c20380f0_0_12;
S_00000249c1f01eb0 .scope module, "Motorboat" "TopMotor" 3 35, 5 5 0, S_00000249c1e5f780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "sensor_input";
    .port_info 2 /INPUT 1 "ir_box";
    .port_info 3 /INPUT 3 "RouteRequest";
    .port_info 4 /INPUT 1 "PWMGo";
    .port_info 5 /OUTPUT 1 "ENAL";
    .port_info 6 /OUTPUT 1 "ENAR";
    .port_info 7 /OUTPUT 1 "LIN1";
    .port_info 8 /OUTPUT 1 "LIN2";
    .port_info 9 /OUTPUT 1 "RIN1";
    .port_info 10 /OUTPUT 1 "RIN2";
    .port_info 11 /OUTPUT 1 "Taskdone";
P_00000249c1ec11f0 .param/l "DEGREE_180" 0 5 57, C4<111>;
P_00000249c1ec1228 .param/l "FWD" 0 5 52, C4<010>;
P_00000249c1ec1260 .param/l "IDLE" 0 5 50, C4<000>;
P_00000249c1ec1298 .param/l "INTERSECTION" 0 5 53, C4<011>;
P_00000249c1ec12d0 .param/l "LEFT_TURN" 0 5 54, C4<100>;
P_00000249c1ec1308 .param/l "RIGHT_TURN" 0 5 55, C4<101>;
P_00000249c1ec1340 .param/l "ROUTE_180" 0 5 65, C4<101>;
P_00000249c1ec1378 .param/l "ROUTE_CLAW_CLOSE" 0 5 67, C4<111>;
P_00000249c1ec13b0 .param/l "ROUTE_CLAW_OPEN" 0 5 66, C4<110>;
P_00000249c1ec13e8 .param/l "ROUTE_FWD" 0 5 61, C4<001>;
P_00000249c1ec1420 .param/l "ROUTE_INTERSECTION" 0 5 62, C4<010>;
P_00000249c1ec1458 .param/l "ROUTE_LEFT_TURN" 0 5 63, C4<011>;
P_00000249c1ec1490 .param/l "ROUTE_REQUEST" 0 5 51, C4<001>;
P_00000249c1ec14c8 .param/l "ROUTE_RIGHT_TURN" 0 5 64, C4<100>;
P_00000249c1ec1500 .param/l "ROUTE_STOP" 0 5 60, C4<000>;
P_00000249c1ec1538 .param/l "STRAIGHT" 0 5 56, C4<110>;
v00000249c1fc7660_0 .net "ENAL", 0 0, L_00000249c1f49230;  alias, 1 drivers
v00000249c1fc91e0_0 .net "ENAR", 0 0, L_00000249c1f49930;  alias, 1 drivers
v00000249c1fc7ca0_0 .var "LIN1", 0 0;
v00000249c1fc9000_0 .var "LIN2", 0 0;
v00000249c1fc82e0_0 .net "PWMGo", 0 0, o00000249c1f741c8;  alias, 0 drivers
v00000249c1fc8e20_0 .var "RIN1", 0 0;
v00000249c1fc8380_0 .var "RIN2", 0 0;
v00000249c1fc8240_0 .net "RouteRequest", 2 0, o00000249c1f74258;  alias, 0 drivers
v00000249c1fc8ec0_0 .var "Taskdone", 0 0;
v00000249c1fc8b00_0 .var "clawState", 1 0;
v00000249c1fc7c00_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fc7ac0_0 .var "gearPinionState", 1 0;
v00000249c1fc89c0_0 .net "ir_box", 0 0, v00000249c1fdd6c0_0;  alias, 1 drivers
v00000249c1fc84c0_0 .net "ir_box_detected", 0 0, v00000249c1f5cf50_0;  1 drivers
o00000249c1f73a18 .functor BUFZ 1, C4<z>; HiZ drive
v00000249c1fc8ce0_0 .net "ir_desk", 0 0, o00000249c1f73a18;  0 drivers
v00000249c1fc8d80_0 .net "ir_desk_detected", 0 0, v00000249c1f5db30_0;  1 drivers
v00000249c1fc9140_0 .var "routePending", 3 0;
v00000249c1fc8420_0 .net "sensor_input", 2 0, v00000249c1fdc900_0;  alias, 1 drivers
v00000249c1fc9280_0 .var "state", 2 0;
v00000249c1fc8ba0_0 .var "timer", 31 0;
v00000249c1fc7d40_0 .var "widthL", 19 0;
v00000249c1fc8060_0 .var "widthR", 19 0;
L_00000249c20376f0 .part v00000249c1fdc900_0, 2, 1;
L_00000249c2037e70 .part v00000249c1fdc900_0, 1, 1;
L_00000249c20369d0 .part v00000249c1fdc900_0, 0, 1;
S_00000249c1f02040 .scope module, "ips_inst" "IPS_Main" 5 100, 6 1 0, S_00000249c1f01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "signalL";
    .port_info 2 /INPUT 1 "signalM";
    .port_info 3 /INPUT 1 "signalR";
    .port_info 4 /OUTPUT 1 "LED6";
    .port_info 5 /OUTPUT 1 "LED7";
    .port_info 6 /OUTPUT 1 "LED8";
v00000249c1f5e030_0 .var "LED6", 0 0;
v00000249c1f5caf0_0 .var "LED7", 0 0;
v00000249c1f5c870_0 .var "LED8", 0 0;
v00000249c1f5d9f0_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1f5d8b0_0 .net "signalL", 0 0, L_00000249c20376f0;  1 drivers
v00000249c1f5dc70_0 .net "signalM", 0 0, L_00000249c2037e70;  1 drivers
v00000249c1f5d4f0_0 .net "signalR", 0 0, L_00000249c20369d0;  1 drivers
E_00000249c1f41630 .event posedge, v00000249c1f5d9f0_0;
S_00000249c1ebc550 .scope module, "ir_box_inst" "IRSense" 5 74, 7 2 0, S_00000249c1f01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "trigger";
    .port_info 4 /OUTPUT 1 "out";
v00000249c1f5c7d0_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
L_00000249c1fde6b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000249c1f5c910_0 .net "enable", 0 0, L_00000249c1fde6b0;  1 drivers
v00000249c1f5da90_0 .net "in", 0 0, v00000249c1fdd6c0_0;  alias, 1 drivers
v00000249c1f5cf50_0 .var "out", 0 0;
v00000249c1f5dbd0_0 .var "trigger", 0 0;
S_00000249c1ebc6e0 .scope module, "ir_desk_inst" "IRSense" 5 82, 7 2 0, S_00000249c1f01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "trigger";
    .port_info 4 /OUTPUT 1 "out";
v00000249c1f5c690_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
L_00000249c1fde6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000249c1f5cc30_0 .net "enable", 0 0, L_00000249c1fde6f8;  1 drivers
v00000249c1f5d590_0 .net "in", 0 0, o00000249c1f73a18;  alias, 0 drivers
v00000249c1f5db30_0 .var "out", 0 0;
v00000249c1f5def0_0 .var "trigger", 0 0;
S_00000249c1e627b0 .scope module, "pwm_inst" "PWM2" 5 91, 8 3 0, S_00000249c1f01eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 20 "widthL";
    .port_info 2 /INPUT 20 "widthR";
    .port_info 3 /OUTPUT 1 "ENAL";
    .port_info 4 /OUTPUT 1 "ENAR";
L_00000249c1f49230 .functor BUFZ 1, v00000249c1f5cff0_0, C4<0>, C4<0>, C4<0>;
L_00000249c1f49930 .functor BUFZ 1, v00000249c1f5ccd0_0, C4<0>, C4<0>, C4<0>;
v00000249c1f5e350_0 .net "ENAL", 0 0, L_00000249c1f49230;  alias, 1 drivers
v00000249c1f5d1d0_0 .net "ENAR", 0 0, L_00000249c1f49930;  alias, 1 drivers
v00000249c1f5e490_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1f5df90_0 .var "counter", 19 0;
v00000249c1f5cff0_0 .var "temp_ENAL", 0 0;
v00000249c1f5ccd0_0 .var "temp_ENAR", 0 0;
v00000249c1f5e0d0_0 .net "widthL", 19 0, v00000249c1fc7d40_0;  1 drivers
v00000249c1f5d090_0 .net "widthR", 19 0, v00000249c1fc8060_0;  1 drivers
S_00000249c1e62940 .scope module, "servo_control" "top_controller" 5 108, 9 3 0, S_00000249c1f01eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "clawState";
    .port_info 2 /INPUT 2 "gearPinionState";
    .port_info 3 /OUTPUT 1 "clawPS";
    .port_info 4 /OUTPUT 1 "gearPinionPS";
P_00000249c1e62ad0 .param/l "ClawClose" 0 9 12, C4<0000001100001101010000>;
P_00000249c1e62b08 .param/l "ClawNeutral" 0 9 11, C4<0000000000000000000000>;
P_00000249c1e62b40 .param/l "ClawOpen" 0 9 13, C4<0000111101000010010000>;
P_00000249c1e62b78 .param/l "GearLower" 0 9 18, C4<0001001001001111100000>;
P_00000249c1e62bb0 .param/l "GearNeutral" 0 9 16, C4<0000000000000000000000>;
P_00000249c1e62be8 .param/l "GearRaise" 0 9 17, C4<0000011000011010100000>;
v00000249c1fc81a0_0 .var "clawDutyCycle", 21 0;
v00000249c1fc8f60_0 .net "clawPS", 0 0, v00000249c1f5d6d0_0;  1 drivers
v00000249c1fc8a60_0 .net "clawState", 1 0, v00000249c1fc8b00_0;  1 drivers
v00000249c1fc78e0_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fc90a0_0 .var "gearDutyCycle", 21 0;
v00000249c1fc8920_0 .net "gearPinionPS", 0 0, v00000249c1f52920_0;  1 drivers
v00000249c1fc7700_0 .net "gearPinionState", 1 0, v00000249c1fc7ac0_0;  1 drivers
E_00000249c1f40970 .event anyedge, v00000249c1fc8a60_0, v00000249c1fc7700_0;
S_00000249c1ee1340 .scope module, "clawPWM" "pwm_servo" 9 25, 10 1 0, S_00000249c1e62940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 22 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PS";
P_00000249c1f420b0 .param/l "PWM_PERIOD" 0 10 7, C4<0111101000010010000000>;
v00000249c1f5e170_0 .net "DutyCycle", 21 0, v00000249c1fc81a0_0;  1 drivers
v00000249c1f5d6d0_0 .var "PS", 0 0;
v00000249c1f5d770_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1f53000_0 .var "count", 21 0;
S_00000249c1ee14d0 .scope module, "gearPinionPWM" "pwm_servo" 9 31, 10 1 0, S_00000249c1e62940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 22 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PS";
P_00000249c1f41870 .param/l "PWM_PERIOD" 0 10 7, C4<0111101000010010000000>;
v00000249c1f52740_0 .net "DutyCycle", 21 0, v00000249c1fc90a0_0;  1 drivers
v00000249c1f52920_0 .var "PS", 0 0;
v00000249c1fc8100_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fc8c40_0 .var "count", 21 0;
S_00000249c1ef1660 .scope module, "Thinker" "Thinking" 3 27, 11 5 0, S_00000249c1e5f780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ColorSignal";
    .port_info 3 /INPUT 1 "ir_signal";
    .port_info 4 /INPUT 1 "Start";
    .port_info 5 /OUTPUT 2 "TargetColor";
    .port_info 6 /OUTPUT 2 "TargetPos";
    .port_info 7 /OUTPUT 1 "s2";
    .port_info 8 /OUTPUT 1 "s3";
    .port_info 9 /OUTPUT 1 "Done";
    .port_info 10 /OUTPUT 1 "PWMGo";
    .port_info 11 /OUTPUT 3 "RouteRequest";
    .port_info 12 /OUTPUT 4 "an";
    .port_info 13 /OUTPUT 7 "seg";
    .port_info 14 /OUTPUT 4 "state";
P_00000249c1fc9620 .param/l "BLUE_THRESHOLD" 0 4 27, C4<0010011100010>;
P_00000249c1fc9658 .param/l "CLAW_CLOSE" 0 4 44, +C4<00000000000000000000000000001011>;
P_00000249c1fc9690 .param/l "CLAW_DROP" 0 4 42, +C4<00000000000000000000000000001001>;
P_00000249c1fc96c8 .param/l "CLAW_Neutral" 0 4 40, +C4<00000000000000000000000000000111>;
P_00000249c1fc9700 .param/l "CLAW_OPEN" 0 4 43, +C4<00000000000000000000000000001010>;
P_00000249c1fc9738 .param/l "CLAW_RAISE" 0 4 41, +C4<00000000000000000000000000001000>;
P_00000249c1fc9770 .param/l "CLEAR_THRESHOLD" 0 4 28, C4<0010100110000>;
P_00000249c1fc97a8 .param/l "CLEAR_UPPER_THRESHOLD" 0 4 29, C4<0111101000010>;
P_00000249c1fc97e0 .param/l "COLORWAIT" 1 11 26, +C4<00000000000000000000000000000011>;
P_00000249c1fc9818 .param/l "CONTROL_BLUE" 0 4 7, +C4<00000000000000000000000000000101>;
P_00000249c1fc9850 .param/l "CONTROL_CHECK_BLUE" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000249c1fc9888 .param/l "CONTROL_CHECK_CLEAR" 0 4 4, +C4<00000000000000000000000000000010>;
P_00000249c1fc98c0 .param/l "CONTROL_CHECK_GREEN" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000249c1fc98f8 .param/l "CONTROL_CHECK_RED" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000249c1fc9930 .param/l "CONTROL_CLEAR" 0 4 3, +C4<00000000000000000000000000000001>;
P_00000249c1fc9968 .param/l "CONTROL_DONE" 0 4 12, +C4<00000000000000000000000000001010>;
P_00000249c1fc99a0 .param/l "CONTROL_FOUND" 0 4 11, +C4<00000000000000000000000000001001>;
P_00000249c1fc99d8 .param/l "CONTROL_GREEN" 0 4 9, +C4<00000000000000000000000000000111>;
P_00000249c1fc9a10 .param/l "CONTROL_RED" 0 4 5, +C4<00000000000000000000000000000011>;
P_00000249c1fc9a48 .param/l "CONTROL_START" 0 4 2, +C4<00000000000000000000000000000000>;
P_00000249c1fc9a80 .param/l "DONE" 1 11 28, +C4<00000000000000000000000000000101>;
P_00000249c1fc9ab8 .param/l "DRIVE_180" 0 4 38, +C4<00000000000000000000000000000101>;
P_00000249c1fc9af0 .param/l "DRIVE_InterLeft" 0 4 36, +C4<00000000000000000000000000000011>;
P_00000249c1fc9b28 .param/l "DRIVE_InterRight" 0 4 35, +C4<00000000000000000000000000000010>;
P_00000249c1fc9b60 .param/l "DRIVE_InterStraight" 0 4 34, +C4<00000000000000000000000000000001>;
P_00000249c1fc9b98 .param/l "DRIVE_Reverse" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000249c1fc9bd0 .param/l "DRIVE_STOP" 0 4 39, +C4<00000000000000000000000000000110>;
P_00000249c1fc9c08 .param/l "DRIVE_Straight" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000249c1fc9c40 .param/l "FINDPOS" 1 11 27, +C4<00000000000000000000000000000100>;
P_00000249c1fc9c78 .param/l "FMM_GO" 0 4 24, +C4<00000000000000000000000000000001>;
P_00000249c1fc9cb0 .param/l "FMM_IDLE" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000249c1fc9ce8 .param/l "FMM_PERIOD" 0 4 19, +C4<00000000000101111101011110000100>;
P_00000249c1fc9d20 .param/l "FMM_SAT" 0 4 21, +C4<00000000000000000001100001101010>;
P_00000249c1fc9d58 .param/l "FMM_TEST" 0 4 20, +C4<00000000000000000011110100001001>;
P_00000249c1fc9d90 .param/l "FQ_Blue" 0 4 15, +C4<00000000000000000000000000000001>;
P_00000249c1fc9dc8 .param/l "FQ_Clear" 0 4 16, +C4<00000000000000000000000000000010>;
P_00000249c1fc9e00 .param/l "FQ_Green" 0 4 17, +C4<00000000000000000000000000000011>;
P_00000249c1fc9e38 .param/l "FQ_Red" 0 4 14, +C4<00000000000000000000000000000000>;
P_00000249c1fc9e70 .param/l "GREEN_NOTRED_THRESHOLD" 0 4 31, C4<0000110000110>;
P_00000249c1fc9ea8 .param/l "GREEN_THRESHOLD" 0 4 30, C4<0001110101001>;
P_00000249c1fc9ee0 .param/l "IRWait" 1 11 24, +C4<00000000000000000000000000000001>;
P_00000249c1fc9f18 .param/l "Idle" 1 11 23, +C4<00000000000000000000000000000000>;
P_00000249c1fc9f50 .param/l "PWM_ENABLE" 1 11 25, +C4<00000000000000000000000000000010>;
P_00000249c1fc9f88 .param/l "RED_THRESHOLD" 0 4 26, C4<0001101011011>;
v00000249c1fd6890_0 .net "ColorDone", 0 0, v00000249c1fcf6f0_0;  1 drivers
v00000249c1fd7150_0 .net "ColorSignal", 0 0, v00000249c1fdc9a0_0;  alias, 1 drivers
v00000249c1fd62f0_0 .var "Done", 0 0;
v00000249c1fd5b70_0 .net "LED1", 0 0, L_00000249c1fdc400;  1 drivers
v00000249c1fd5c10_0 .net "LED2", 0 0, L_00000249c2037510;  1 drivers
v00000249c1fd6750_0 .net "LED3", 0 0, L_00000249c2036610;  1 drivers
v00000249c1fd7470_0 .var "NextState", 0 0;
v00000249c1fd7510_0 .var "PWMGo", 0 0;
v00000249c1fd67f0_0 .net "Pos1", 1 0, L_00000249c1f49690;  1 drivers
v00000249c1fd7650_0 .net "Pos2", 1 0, L_00000249c1f49a10;  1 drivers
v00000249c1fda000_0 .net "Pos3", 1 0, L_00000249c1f49a80;  1 drivers
v00000249c1fd9100_0 .var "RouteRequest", 2 0;
v00000249c1fd8ca0_0 .net "Start", 0 0, v00000249c1fdd300_0;  alias, 1 drivers
v00000249c1fd8a20_0 .var "TargetColor", 1 0;
v00000249c1fd8520_0 .var "TargetPos", 1 0;
v00000249c1fd9380_0 .net *"_ivl_0", 31 0, L_00000249c1fdc2c0;  1 drivers
L_00000249c1fde590 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fd8de0_0 .net *"_ivl_11", 29 0, L_00000249c1fde590;  1 drivers
L_00000249c1fde5d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000249c1fd8480_0 .net/2u *"_ivl_12", 31 0, L_00000249c1fde5d8;  1 drivers
v00000249c1fda0a0_0 .net *"_ivl_16", 31 0, L_00000249c2037790;  1 drivers
L_00000249c1fde620 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fd96a0_0 .net *"_ivl_19", 29 0, L_00000249c1fde620;  1 drivers
L_00000249c1fde668 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000249c1fd97e0_0 .net/2u *"_ivl_20", 31 0, L_00000249c1fde668;  1 drivers
L_00000249c1fde500 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fd8840_0 .net *"_ivl_3", 29 0, L_00000249c1fde500;  1 drivers
L_00000249c1fde548 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000249c1fd85c0_0 .net/2u *"_ivl_4", 31 0, L_00000249c1fde548;  1 drivers
v00000249c1fd9920_0 .net *"_ivl_8", 31 0, L_00000249c1f5c730;  1 drivers
v00000249c1fd8660_0 .net "an", 3 0, v00000249c1fcf650_0;  alias, 1 drivers
v00000249c1fd8340_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fd9880_0 .net "color_detected", 1 0, v00000249c1fd5ad0_0;  1 drivers
v00000249c1fd83e0_0 .net "ir_signal", 0 0, v00000249c1fddee0_0;  alias, 1 drivers
v00000249c1fd91a0_0 .net "rst", 0 0, v00000249c1fdc7c0_0;  alias, 1 drivers
v00000249c1fd8700_0 .net "s2", 0 0, v00000249c1fce890_0;  alias, 1 drivers
v00000249c1fd9e20_0 .net "s3", 0 0, v00000249c1fd5df0_0;  alias, 1 drivers
v00000249c1fd9420_0 .net "seg", 6 0, v00000249c1fcf970_0;  alias, 1 drivers
v00000249c1fd9240_0 .var "state", 3 0;
E_00000249c1f42530/0 .event anyedge, v00000249c1fcfd30_0, v00000249c1fd9240_0, v00000249c1fd8ca0_0, v00000249c1fd5ad0_0;
E_00000249c1f42530/1 .event anyedge, v00000249c1fcf6f0_0, v00000249c1fd62f0_0;
E_00000249c1f42530 .event/or E_00000249c1f42530/0, E_00000249c1f42530/1;
L_00000249c1fdc2c0 .concat [ 2 30 0 0], v00000249c1fd8520_0, L_00000249c1fde500;
L_00000249c1fdc400 .cmp/eq 32, L_00000249c1fdc2c0, L_00000249c1fde548;
L_00000249c1f5c730 .concat [ 2 30 0 0], v00000249c1fd8520_0, L_00000249c1fde590;
L_00000249c2037510 .cmp/eq 32, L_00000249c1f5c730, L_00000249c1fde5d8;
L_00000249c2037790 .concat [ 2 30 0 0], v00000249c1fd8520_0, L_00000249c1fde620;
L_00000249c2036610 .cmp/eq 32, L_00000249c2037790, L_00000249c1fde668;
S_00000249c1ef17f0 .scope module, "Colortop1" "ColorTop" 11 40, 12 6 0, S_00000249c1ef1660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /OUTPUT 1 "s2";
    .port_info 4 /OUTPUT 1 "s3";
    .port_info 5 /OUTPUT 1 "Done";
    .port_info 6 /OUTPUT 2 "Color1";
    .port_info 7 /OUTPUT 2 "Color2";
    .port_info 8 /OUTPUT 2 "Color3";
    .port_info 9 /OUTPUT 4 "an";
    .port_info 10 /OUTPUT 7 "seg";
P_00000249c1fc9fd0 .param/l "BLUE_THRESHOLD" 0 4 27, C4<0010011100010>;
P_00000249c1fca008 .param/l "CLAW_CLOSE" 0 4 44, +C4<00000000000000000000000000001011>;
P_00000249c1fca040 .param/l "CLAW_DROP" 0 4 42, +C4<00000000000000000000000000001001>;
P_00000249c1fca078 .param/l "CLAW_Neutral" 0 4 40, +C4<00000000000000000000000000000111>;
P_00000249c1fca0b0 .param/l "CLAW_OPEN" 0 4 43, +C4<00000000000000000000000000001010>;
P_00000249c1fca0e8 .param/l "CLAW_RAISE" 0 4 41, +C4<00000000000000000000000000001000>;
P_00000249c1fca120 .param/l "CLEAR_THRESHOLD" 0 4 28, C4<0010100110000>;
P_00000249c1fca158 .param/l "CLEAR_UPPER_THRESHOLD" 0 4 29, C4<0111101000010>;
P_00000249c1fca190 .param/l "CONTROL_BLUE" 0 4 7, +C4<00000000000000000000000000000101>;
P_00000249c1fca1c8 .param/l "CONTROL_CHECK_BLUE" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000249c1fca200 .param/l "CONTROL_CHECK_CLEAR" 0 4 4, +C4<00000000000000000000000000000010>;
P_00000249c1fca238 .param/l "CONTROL_CHECK_GREEN" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000249c1fca270 .param/l "CONTROL_CHECK_RED" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000249c1fca2a8 .param/l "CONTROL_CLEAR" 0 4 3, +C4<00000000000000000000000000000001>;
P_00000249c1fca2e0 .param/l "CONTROL_DONE" 0 4 12, +C4<00000000000000000000000000001010>;
P_00000249c1fca318 .param/l "CONTROL_FOUND" 0 4 11, +C4<00000000000000000000000000001001>;
P_00000249c1fca350 .param/l "CONTROL_GREEN" 0 4 9, +C4<00000000000000000000000000000111>;
P_00000249c1fca388 .param/l "CONTROL_RED" 0 4 5, +C4<00000000000000000000000000000011>;
P_00000249c1fca3c0 .param/l "CONTROL_START" 0 4 2, +C4<00000000000000000000000000000000>;
P_00000249c1fca3f8 .param/l "DRIVE_180" 0 4 38, +C4<00000000000000000000000000000101>;
P_00000249c1fca430 .param/l "DRIVE_InterLeft" 0 4 36, +C4<00000000000000000000000000000011>;
P_00000249c1fca468 .param/l "DRIVE_InterRight" 0 4 35, +C4<00000000000000000000000000000010>;
P_00000249c1fca4a0 .param/l "DRIVE_InterStraight" 0 4 34, +C4<00000000000000000000000000000001>;
P_00000249c1fca4d8 .param/l "DRIVE_Reverse" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000249c1fca510 .param/l "DRIVE_STOP" 0 4 39, +C4<00000000000000000000000000000110>;
P_00000249c1fca548 .param/l "DRIVE_Straight" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000249c1fca580 .param/l "FMM_GO" 0 4 24, +C4<00000000000000000000000000000001>;
P_00000249c1fca5b8 .param/l "FMM_IDLE" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000249c1fca5f0 .param/l "FMM_PERIOD" 0 4 19, +C4<00000000000101111101011110000100>;
P_00000249c1fca628 .param/l "FMM_SAT" 0 4 21, +C4<00000000000000000001100001101010>;
P_00000249c1fca660 .param/l "FMM_TEST" 0 4 20, +C4<00000000000000000011110100001001>;
P_00000249c1fca698 .param/l "FQ_Blue" 0 4 15, +C4<00000000000000000000000000000001>;
P_00000249c1fca6d0 .param/l "FQ_Clear" 0 4 16, +C4<00000000000000000000000000000010>;
P_00000249c1fca708 .param/l "FQ_Green" 0 4 17, +C4<00000000000000000000000000000011>;
P_00000249c1fca740 .param/l "FQ_Red" 0 4 14, +C4<00000000000000000000000000000000>;
P_00000249c1fca778 .param/l "GREEN_NOTRED_THRESHOLD" 0 4 31, C4<0000110000110>;
P_00000249c1fca7b0 .param/l "GREEN_THRESHOLD" 0 4 30, C4<0001110101001>;
P_00000249c1fca7e8 .param/l "RED_THRESHOLD" 0 4 26, C4<0001101011011>;
v00000249c1fd5cb0_0 .net "Color", 0 0, v00000249c1fd7330_0;  1 drivers
v00000249c1fd76f0_0 .net "Color1", 1 0, L_00000249c1f49690;  alias, 1 drivers
v00000249c1fd7830_0 .net "Color2", 1 0, L_00000249c1f49a10;  alias, 1 drivers
v00000249c1fd69d0_0 .net "Color3", 1 0, L_00000249c1f49a80;  alias, 1 drivers
v00000249c1fd6bb0_0 .net "ColorIn", 1 0, v00000249c1fd6930_0;  1 drivers
v00000249c1fd64d0_0 .net "Done", 0 0, v00000249c1fcf6f0_0;  alias, 1 drivers
v00000249c1fd6430_0 .net "FMMdone", 0 0, v00000249c1fcff10_0;  1 drivers
v00000249c1fd7790_0 .net "FQBlue", 12 0, L_00000249c1f490e0;  1 drivers
v00000249c1fd5990_0 .net "FQClear", 12 0, L_00000249c1f491c0;  1 drivers
v00000249c1fd6e30_0 .net "FQGreen", 12 0, L_00000249c1f49e00;  1 drivers
v00000249c1fd6a70_0 .net "FQRed", 12 0, L_00000249c1f498c0;  1 drivers
v00000249c1fd5d50_0 .net "FqIn", 12 0, v00000249c1fcfa10_0;  1 drivers
v00000249c1fd71f0_0 .net "Go", 0 0, v00000249c1fd0230_0;  1 drivers
v00000249c1fd6610_0 .net "an", 3 0, v00000249c1fcf650_0;  alias, 1 drivers
v00000249c1fd5a30_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fd6b10_0 .var "number", 13 0;
v00000249c1fd6c50_0 .net "rst", 0 0, v00000249c1fdc7c0_0;  alias, 1 drivers
v00000249c1fd6570_0 .net "s2", 0 0, v00000249c1fce890_0;  alias, 1 drivers
v00000249c1fd73d0_0 .net "s3", 0 0, v00000249c1fd5df0_0;  alias, 1 drivers
v00000249c1fd7290_0 .net "seg", 6 0, v00000249c1fcf970_0;  alias, 1 drivers
v00000249c1fd6d90_0 .net "signal", 0 0, v00000249c1fdc9a0_0;  alias, 1 drivers
v00000249c1fd6f70_0 .var "timer", 26 0;
S_00000249c1e0d3c0 .scope module, "Display" "display" 12 82, 13 1 0, S_00000249c1ef17f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 14 "number";
    .port_info 3 /OUTPUT 4 "an";
    .port_info 4 /OUTPUT 7 "seg";
P_00000249c1ee1280 .param/l "PERIOD" 0 13 8, +C4<00000000000110010110111001101010>;
P_00000249c1ee12b8 .param/l "TEST_TICK" 0 13 9, +C4<00000000000000000010011100010000>;
L_00000249c1fde1e8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fc9500_0 .net *"_ivl_12", 17 0, L_00000249c1fde1e8;  1 drivers
L_00000249c1fde230 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000249c1fc86a0_0 .net/2u *"_ivl_13", 31 0, L_00000249c1fde230;  1 drivers
v00000249c1fc77a0_0 .net *"_ivl_15", 31 0, L_00000249c1fdd440;  1 drivers
v00000249c1fc87e0_0 .net *"_ivl_20", 31 0, L_00000249c1fdd4e0;  1 drivers
L_00000249c1fde278 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fc7840_0 .net *"_ivl_23", 17 0, L_00000249c1fde278;  1 drivers
L_00000249c1fde2c0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000249c1fc7e80_0 .net/2u *"_ivl_24", 31 0, L_00000249c1fde2c0;  1 drivers
v00000249c1fc8740_0 .net *"_ivl_26", 31 0, L_00000249c1fdd620;  1 drivers
L_00000249c1fde308 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000249c1fc7980_0 .net/2u *"_ivl_28", 31 0, L_00000249c1fde308;  1 drivers
v00000249c1fc7a20_0 .net *"_ivl_30", 31 0, L_00000249c1fde0c0;  1 drivers
v00000249c1fc7f20_0 .net *"_ivl_35", 31 0, L_00000249c1fdd940;  1 drivers
L_00000249c1fde350 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fc7fc0_0 .net *"_ivl_38", 17 0, L_00000249c1fde350;  1 drivers
L_00000249c1fde398 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v00000249c1fcea70_0 .net/2u *"_ivl_39", 31 0, L_00000249c1fde398;  1 drivers
v00000249c1fcfe70_0 .net *"_ivl_41", 31 0, L_00000249c1fdd9e0;  1 drivers
L_00000249c1fde3e0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000249c1fcecf0_0 .net/2u *"_ivl_43", 31 0, L_00000249c1fde3e0;  1 drivers
v00000249c1fcf330_0 .net *"_ivl_45", 31 0, L_00000249c1fddc60;  1 drivers
v00000249c1fcf470_0 .net *"_ivl_50", 31 0, L_00000249c1fddda0;  1 drivers
L_00000249c1fde428 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249c1fcf830_0 .net *"_ivl_53", 17 0, L_00000249c1fde428;  1 drivers
L_00000249c1fde470 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000249c1fce9d0_0 .net/2u *"_ivl_54", 31 0, L_00000249c1fde470;  1 drivers
v00000249c1fd00f0_0 .net *"_ivl_56", 31 0, L_00000249c1fddf80;  1 drivers
L_00000249c1fde4b8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000249c1fcfc90_0 .net/2u *"_ivl_58", 31 0, L_00000249c1fde4b8;  1 drivers
v00000249c1fcf3d0_0 .net *"_ivl_60", 31 0, L_00000249c1fde020;  1 drivers
v00000249c1fceed0_0 .net *"_ivl_9", 31 0, L_00000249c1fdd3a0;  1 drivers
v00000249c1fcf650_0 .var "an", 3 0;
v00000249c1fced90_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fcf8d0 .array "digits", 0 3;
v00000249c1fcf8d0_0 .net v00000249c1fcf8d0 0, 3 0, L_00000249c1fdd800; 1 drivers
v00000249c1fcf8d0_1 .net v00000249c1fcf8d0 1, 3 0, L_00000249c1fdd8a0; 1 drivers
v00000249c1fcf8d0_2 .net v00000249c1fcf8d0 2, 3 0, L_00000249c1fddd00; 1 drivers
v00000249c1fcf8d0_3 .net v00000249c1fcf8d0 3, 3 0, L_00000249c1fdc220; 1 drivers
v00000249c1fce930_0 .net "number", 13 0, v00000249c1fd6b10_0;  1 drivers
v00000249c1fcec50_0 .var "refresh_counter", 20 0;
v00000249c1fcfd30_0 .net "rst", 0 0, v00000249c1fdc7c0_0;  alias, 1 drivers
v00000249c1fcf970_0 .var "seg", 6 0;
v00000249c1fcf010 .array "segs", 0 3;
v00000249c1fcf010_0 .net v00000249c1fcf010 0, 6 0, v00000249c1fc7de0_0; 1 drivers
v00000249c1fcf010_1 .net v00000249c1fcf010 1, 6 0, v00000249c1fc8600_0; 1 drivers
v00000249c1fcf010_2 .net v00000249c1fcf010 2, 6 0, v00000249c1fc93c0_0; 1 drivers
v00000249c1fcf010_3 .net v00000249c1fcf010 3, 6 0, v00000249c1fc9460_0; 1 drivers
E_00000249c1f416f0/0 .event anyedge, v00000249c1fcfd30_0, v00000249c1fcec50_0, v00000249c1fc7de0_0, v00000249c1fc8600_0;
E_00000249c1f416f0/1 .event anyedge, v00000249c1fc93c0_0, v00000249c1fc9460_0;
E_00000249c1f416f0 .event/or E_00000249c1f416f0/0, E_00000249c1f416f0/1;
L_00000249c1fdd3a0 .concat [ 14 18 0 0], v00000249c1fd6b10_0, L_00000249c1fde1e8;
L_00000249c1fdd440 .arith/mod 32, L_00000249c1fdd3a0, L_00000249c1fde230;
L_00000249c1fdd800 .part L_00000249c1fdd440, 0, 4;
L_00000249c1fdd4e0 .concat [ 14 18 0 0], v00000249c1fd6b10_0, L_00000249c1fde278;
L_00000249c1fdd620 .arith/div 32, L_00000249c1fdd4e0, L_00000249c1fde2c0;
L_00000249c1fde0c0 .arith/mod 32, L_00000249c1fdd620, L_00000249c1fde308;
L_00000249c1fdd8a0 .part L_00000249c1fde0c0, 0, 4;
L_00000249c1fdd940 .concat [ 14 18 0 0], v00000249c1fd6b10_0, L_00000249c1fde350;
L_00000249c1fdd9e0 .arith/div 32, L_00000249c1fdd940, L_00000249c1fde398;
L_00000249c1fddc60 .arith/mod 32, L_00000249c1fdd9e0, L_00000249c1fde3e0;
L_00000249c1fddd00 .part L_00000249c1fddc60, 0, 4;
L_00000249c1fddda0 .concat [ 14 18 0 0], v00000249c1fd6b10_0, L_00000249c1fde428;
L_00000249c1fddf80 .arith/div 32, L_00000249c1fddda0, L_00000249c1fde470;
L_00000249c1fde020 .arith/mod 32, L_00000249c1fddf80, L_00000249c1fde4b8;
L_00000249c1fdc220 .part L_00000249c1fde020, 0, 4;
S_00000249c1e0d550 .scope module, "dig0" "segmentDriver" 13 23, 13 65 0, S_00000249c1e0d3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v00000249c1fc7b60_0 .net "digit", 3 0, L_00000249c1fdd800;  alias, 1 drivers
v00000249c1fc7de0_0 .var "seg", 6 0;
E_00000249c1f439b0 .event anyedge, v00000249c1fc7b60_0;
S_00000249c1ed49f0 .scope module, "dig1" "segmentDriver" 13 24, 13 65 0, S_00000249c1e0d3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v00000249c1fc8560_0 .net "digit", 3 0, L_00000249c1fdd8a0;  alias, 1 drivers
v00000249c1fc8600_0 .var "seg", 6 0;
E_00000249c1f3d1f0 .event anyedge, v00000249c1fc8560_0;
S_00000249c1ed4b80 .scope module, "dig2" "segmentDriver" 13 25, 13 65 0, S_00000249c1e0d3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v00000249c1fc9320_0 .net "digit", 3 0, L_00000249c1fddd00;  alias, 1 drivers
v00000249c1fc93c0_0 .var "seg", 6 0;
E_00000249c1f3cef0 .event anyedge, v00000249c1fc9320_0;
S_00000249c1e55d70 .scope module, "dig3" "segmentDriver" 13 26, 13 65 0, S_00000249c1e0d3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v00000249c1fc8880_0 .net "digit", 3 0, L_00000249c1fdc220;  alias, 1 drivers
v00000249c1fc9460_0 .var "seg", 6 0;
E_00000249c1f3cf30 .event anyedge, v00000249c1fc8880_0;
S_00000249c1fd38c0 .scope module, "FMM" "Frequencycounter" 12 59, 14 3 0, S_00000249c1ef17f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /INPUT 1 "Go";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 13 "frequency";
P_00000249c1fd4880 .param/l "BLUE_THRESHOLD" 0 4 27, C4<0010011100010>;
P_00000249c1fd48b8 .param/l "CLAW_CLOSE" 0 4 44, +C4<00000000000000000000000000001011>;
P_00000249c1fd48f0 .param/l "CLAW_DROP" 0 4 42, +C4<00000000000000000000000000001001>;
P_00000249c1fd4928 .param/l "CLAW_Neutral" 0 4 40, +C4<00000000000000000000000000000111>;
P_00000249c1fd4960 .param/l "CLAW_OPEN" 0 4 43, +C4<00000000000000000000000000001010>;
P_00000249c1fd4998 .param/l "CLAW_RAISE" 0 4 41, +C4<00000000000000000000000000001000>;
P_00000249c1fd49d0 .param/l "CLEAR_THRESHOLD" 0 4 28, C4<0010100110000>;
P_00000249c1fd4a08 .param/l "CLEAR_UPPER_THRESHOLD" 0 4 29, C4<0111101000010>;
P_00000249c1fd4a40 .param/l "CONTROL_BLUE" 0 4 7, +C4<00000000000000000000000000000101>;
P_00000249c1fd4a78 .param/l "CONTROL_CHECK_BLUE" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000249c1fd4ab0 .param/l "CONTROL_CHECK_CLEAR" 0 4 4, +C4<00000000000000000000000000000010>;
P_00000249c1fd4ae8 .param/l "CONTROL_CHECK_GREEN" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000249c1fd4b20 .param/l "CONTROL_CHECK_RED" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000249c1fd4b58 .param/l "CONTROL_CLEAR" 0 4 3, +C4<00000000000000000000000000000001>;
P_00000249c1fd4b90 .param/l "CONTROL_DONE" 0 4 12, +C4<00000000000000000000000000001010>;
P_00000249c1fd4bc8 .param/l "CONTROL_FOUND" 0 4 11, +C4<00000000000000000000000000001001>;
P_00000249c1fd4c00 .param/l "CONTROL_GREEN" 0 4 9, +C4<00000000000000000000000000000111>;
P_00000249c1fd4c38 .param/l "CONTROL_RED" 0 4 5, +C4<00000000000000000000000000000011>;
P_00000249c1fd4c70 .param/l "CONTROL_START" 0 4 2, +C4<00000000000000000000000000000000>;
P_00000249c1fd4ca8 .param/l "DRIVE_180" 0 4 38, +C4<00000000000000000000000000000101>;
P_00000249c1fd4ce0 .param/l "DRIVE_InterLeft" 0 4 36, +C4<00000000000000000000000000000011>;
P_00000249c1fd4d18 .param/l "DRIVE_InterRight" 0 4 35, +C4<00000000000000000000000000000010>;
P_00000249c1fd4d50 .param/l "DRIVE_InterStraight" 0 4 34, +C4<00000000000000000000000000000001>;
P_00000249c1fd4d88 .param/l "DRIVE_Reverse" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000249c1fd4dc0 .param/l "DRIVE_STOP" 0 4 39, +C4<00000000000000000000000000000110>;
P_00000249c1fd4df8 .param/l "DRIVE_Straight" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000249c1fd4e30 .param/l "FMM_GO" 0 4 24, +C4<00000000000000000000000000000001>;
P_00000249c1fd4e68 .param/l "FMM_IDLE" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000249c1fd4ea0 .param/l "FMM_PERIOD" 0 4 19, +C4<00000000000101111101011110000100>;
P_00000249c1fd4ed8 .param/l "FMM_SAT" 0 4 21, +C4<00000000000000000001100001101010>;
P_00000249c1fd4f10 .param/l "FMM_TEST" 0 4 20, +C4<00000000000000000011110100001001>;
P_00000249c1fd4f48 .param/l "FQ_Blue" 0 4 15, +C4<00000000000000000000000000000001>;
P_00000249c1fd4f80 .param/l "FQ_Clear" 0 4 16, +C4<00000000000000000000000000000010>;
P_00000249c1fd4fb8 .param/l "FQ_Green" 0 4 17, +C4<00000000000000000000000000000011>;
P_00000249c1fd4ff0 .param/l "FQ_Red" 0 4 14, +C4<00000000000000000000000000000000>;
P_00000249c1fd5028 .param/l "GREEN_NOTRED_THRESHOLD" 0 4 31, C4<0000110000110>;
P_00000249c1fd5060 .param/l "GREEN_THRESHOLD" 0 4 30, C4<0001110101001>;
P_00000249c1fd5098 .param/l "RED_THRESHOLD" 0 4 26, C4<0001101011011>;
v00000249c1fcff10_0 .var "Done", 0 0;
v00000249c1fceb10_0 .net "Go", 0 0, v00000249c1fd0230_0;  alias, 1 drivers
v00000249c1fcfdd0_0 .var "State", 0 0;
v00000249c1fd04b0_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fcebb0_0 .var "counter", 20 0;
v00000249c1fcfa10_0 .var "frequency", 12 0;
v00000249c1fcf150_0 .var "frequency_internal", 12 0;
v00000249c1fcf290_0 .net "rst", 0 0, v00000249c1fdc7c0_0;  alias, 1 drivers
v00000249c1fcfbf0_0 .var "shiftReg", 1 0;
v00000249c1fcf510_0 .net "signal", 0 0, v00000249c1fdc9a0_0;  alias, 1 drivers
S_00000249c1fd4220 .scope module, "controller1" "ColorController" 12 32, 15 2 0, S_00000249c1ef17f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isColor";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "FMMdone";
    .port_info 4 /INPUT 2 "ColorIn";
    .port_info 5 /INPUT 13 "FreqIn";
    .port_info 6 /OUTPUT 1 "s2";
    .port_info 7 /OUTPUT 1 "s3";
    .port_info 8 /OUTPUT 1 "Go";
    .port_info 9 /OUTPUT 1 "Done";
    .port_info 10 /OUTPUT 2 "ColorOut1";
    .port_info 11 /OUTPUT 2 "ColorOut2";
    .port_info 12 /OUTPUT 2 "ColorOut3";
    .port_info 13 /OUTPUT 13 "FreqRed";
    .port_info 14 /OUTPUT 13 "FreqBlue";
    .port_info 15 /OUTPUT 13 "FreqClear";
    .port_info 16 /OUTPUT 13 "FreqGreen";
P_00000249c1fd50e0 .param/l "BLUE_THRESHOLD" 0 4 27, C4<0010011100010>;
P_00000249c1fd5118 .param/l "CLAW_CLOSE" 0 4 44, +C4<00000000000000000000000000001011>;
P_00000249c1fd5150 .param/l "CLAW_DROP" 0 4 42, +C4<00000000000000000000000000001001>;
P_00000249c1fd5188 .param/l "CLAW_Neutral" 0 4 40, +C4<00000000000000000000000000000111>;
P_00000249c1fd51c0 .param/l "CLAW_OPEN" 0 4 43, +C4<00000000000000000000000000001010>;
P_00000249c1fd51f8 .param/l "CLAW_RAISE" 0 4 41, +C4<00000000000000000000000000001000>;
P_00000249c1fd5230 .param/l "CLEAR_THRESHOLD" 0 4 28, C4<0010100110000>;
P_00000249c1fd5268 .param/l "CLEAR_UPPER_THRESHOLD" 0 4 29, C4<0111101000010>;
P_00000249c1fd52a0 .param/l "CONTROL_BLUE" 0 4 7, +C4<00000000000000000000000000000101>;
P_00000249c1fd52d8 .param/l "CONTROL_CHECK_BLUE" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000249c1fd5310 .param/l "CONTROL_CHECK_CLEAR" 0 4 4, +C4<00000000000000000000000000000010>;
P_00000249c1fd5348 .param/l "CONTROL_CHECK_GREEN" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000249c1fd5380 .param/l "CONTROL_CHECK_RED" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000249c1fd53b8 .param/l "CONTROL_CLEAR" 0 4 3, +C4<00000000000000000000000000000001>;
P_00000249c1fd53f0 .param/l "CONTROL_DONE" 0 4 12, +C4<00000000000000000000000000001010>;
P_00000249c1fd5428 .param/l "CONTROL_FOUND" 0 4 11, +C4<00000000000000000000000000001001>;
P_00000249c1fd5460 .param/l "CONTROL_GREEN" 0 4 9, +C4<00000000000000000000000000000111>;
P_00000249c1fd5498 .param/l "CONTROL_RED" 0 4 5, +C4<00000000000000000000000000000011>;
P_00000249c1fd54d0 .param/l "CONTROL_START" 0 4 2, +C4<00000000000000000000000000000000>;
P_00000249c1fd5508 .param/l "DRIVE_180" 0 4 38, +C4<00000000000000000000000000000101>;
P_00000249c1fd5540 .param/l "DRIVE_InterLeft" 0 4 36, +C4<00000000000000000000000000000011>;
P_00000249c1fd5578 .param/l "DRIVE_InterRight" 0 4 35, +C4<00000000000000000000000000000010>;
P_00000249c1fd55b0 .param/l "DRIVE_InterStraight" 0 4 34, +C4<00000000000000000000000000000001>;
P_00000249c1fd55e8 .param/l "DRIVE_Reverse" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000249c1fd5620 .param/l "DRIVE_STOP" 0 4 39, +C4<00000000000000000000000000000110>;
P_00000249c1fd5658 .param/l "DRIVE_Straight" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000249c1fd5690 .param/l "FMM_GO" 0 4 24, +C4<00000000000000000000000000000001>;
P_00000249c1fd56c8 .param/l "FMM_IDLE" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000249c1fd5700 .param/l "FMM_PERIOD" 0 4 19, +C4<00000000000101111101011110000100>;
P_00000249c1fd5738 .param/l "FMM_SAT" 0 4 21, +C4<00000000000000000001100001101010>;
P_00000249c1fd5770 .param/l "FMM_TEST" 0 4 20, +C4<00000000000000000011110100001001>;
P_00000249c1fd57a8 .param/l "FQ_Blue" 0 4 15, +C4<00000000000000000000000000000001>;
P_00000249c1fd57e0 .param/l "FQ_Clear" 0 4 16, +C4<00000000000000000000000000000010>;
P_00000249c1fd5818 .param/l "FQ_Green" 0 4 17, +C4<00000000000000000000000000000011>;
P_00000249c1fd5850 .param/l "FQ_Red" 0 4 14, +C4<00000000000000000000000000000000>;
P_00000249c1fd5888 .param/l "GREEN_NOTRED_THRESHOLD" 0 4 31, C4<0000110000110>;
P_00000249c1fd58c0 .param/l "GREEN_THRESHOLD" 0 4 30, C4<0001110101001>;
P_00000249c1fd58f8 .param/l "RED_THRESHOLD" 0 4 26, C4<0001101011011>;
v00000249c1fcf790_0 .array/port v00000249c1fcf790, 0;
L_00000249c1f49690 .functor BUFZ 2, v00000249c1fcf790_0, C4<00>, C4<00>, C4<00>;
v00000249c1fcf790_1 .array/port v00000249c1fcf790, 1;
L_00000249c1f49a10 .functor BUFZ 2, v00000249c1fcf790_1, C4<00>, C4<00>, C4<00>;
v00000249c1fcf790_2 .array/port v00000249c1fcf790, 2;
L_00000249c1f49a80 .functor BUFZ 2, v00000249c1fcf790_2, C4<00>, C4<00>, C4<00>;
v00000249c1fd0410_0 .array/port v00000249c1fd0410, 0;
L_00000249c1f498c0 .functor BUFZ 13, v00000249c1fd0410_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000249c1fd0410_1 .array/port v00000249c1fd0410, 1;
L_00000249c1f490e0 .functor BUFZ 13, v00000249c1fd0410_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000249c1fd0410_2 .array/port v00000249c1fd0410, 2;
L_00000249c1f491c0 .functor BUFZ 13, v00000249c1fd0410_2, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000249c1fd0410_3 .array/port v00000249c1fd0410, 3;
L_00000249c1f49e00 .functor BUFZ 13, v00000249c1fd0410_3, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000249c1fcee30_0 .net "ColorIn", 1 0, v00000249c1fd6930_0;  alias, 1 drivers
v00000249c1fcf5b0_0 .var "ColorNum", 1 0;
v00000249c1fcf790 .array "ColorOut", 0 2, 1 0;
v00000249c1fcef70_0 .net "ColorOut1", 1 0, L_00000249c1f49690;  alias, 1 drivers
v00000249c1fcffb0_0 .net "ColorOut2", 1 0, L_00000249c1f49a10;  alias, 1 drivers
v00000249c1fd0050_0 .net "ColorOut3", 1 0, L_00000249c1f49a80;  alias, 1 drivers
v00000249c1fcf6f0_0 .var "Done", 0 0;
v00000249c1fcfab0_0 .net "FMMdone", 0 0, v00000249c1fcff10_0;  alias, 1 drivers
v00000249c1fd0410 .array "Freq", 0 3, 12 0;
v00000249c1fcfb50_0 .net "FreqBlue", 12 0, L_00000249c1f490e0;  alias, 1 drivers
v00000249c1fcf1f0_0 .net "FreqClear", 12 0, L_00000249c1f491c0;  alias, 1 drivers
v00000249c1fd0550_0 .net "FreqGreen", 12 0, L_00000249c1f49e00;  alias, 1 drivers
v00000249c1fd0190_0 .net "FreqIn", 12 0, v00000249c1fcfa10_0;  alias, 1 drivers
v00000249c1fcf0b0_0 .net "FreqRed", 12 0, L_00000249c1f498c0;  alias, 1 drivers
v00000249c1fd0230_0 .var "Go", 0 0;
v00000249c1fd05f0_0 .var "NextState", 3 0;
v00000249c1fd02d0_0 .var "State", 3 0;
v00000249c1fd0370_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fd0690_0 .net "isColor", 0 0, v00000249c1fd7330_0;  alias, 1 drivers
v00000249c1fd0730_0 .net "rst", 0 0, v00000249c1fdc7c0_0;  alias, 1 drivers
v00000249c1fce890_0 .var "s2", 0 0;
v00000249c1fd5df0_0 .var "s3", 0 0;
E_00000249c1f3cf70/0 .event anyedge, v00000249c1fd02d0_0, v00000249c1fcff10_0, v00000249c1fd0690_0, v00000249c1fcee30_0;
E_00000249c1f3cf70/1 .event anyedge, v00000249c1fcf5b0_0;
E_00000249c1f3cf70 .event/or E_00000249c1f3cf70/0, E_00000249c1f3cf70/1;
S_00000249c1fd46d0 .scope module, "decision1" "ColorDecision" 12 50, 16 2 0, S_00000249c1ef17f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "FQRed";
    .port_info 1 /INPUT 13 "FQBlue";
    .port_info 2 /INPUT 13 "FQClear";
    .port_info 3 /INPUT 13 "FQGreen";
    .port_info 4 /OUTPUT 1 "isColor";
    .port_info 5 /OUTPUT 2 "Color";
P_00000249c1fd7950 .param/l "BLUE_THRESHOLD" 0 4 27, C4<0010011100010>;
P_00000249c1fd7988 .param/l "CLAW_CLOSE" 0 4 44, +C4<00000000000000000000000000001011>;
P_00000249c1fd79c0 .param/l "CLAW_DROP" 0 4 42, +C4<00000000000000000000000000001001>;
P_00000249c1fd79f8 .param/l "CLAW_Neutral" 0 4 40, +C4<00000000000000000000000000000111>;
P_00000249c1fd7a30 .param/l "CLAW_OPEN" 0 4 43, +C4<00000000000000000000000000001010>;
P_00000249c1fd7a68 .param/l "CLAW_RAISE" 0 4 41, +C4<00000000000000000000000000001000>;
P_00000249c1fd7aa0 .param/l "CLEAR_THRESHOLD" 0 4 28, C4<0010100110000>;
P_00000249c1fd7ad8 .param/l "CLEAR_UPPER_THRESHOLD" 0 4 29, C4<0111101000010>;
P_00000249c1fd7b10 .param/l "CONTROL_BLUE" 0 4 7, +C4<00000000000000000000000000000101>;
P_00000249c1fd7b48 .param/l "CONTROL_CHECK_BLUE" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000249c1fd7b80 .param/l "CONTROL_CHECK_CLEAR" 0 4 4, +C4<00000000000000000000000000000010>;
P_00000249c1fd7bb8 .param/l "CONTROL_CHECK_GREEN" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000249c1fd7bf0 .param/l "CONTROL_CHECK_RED" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000249c1fd7c28 .param/l "CONTROL_CLEAR" 0 4 3, +C4<00000000000000000000000000000001>;
P_00000249c1fd7c60 .param/l "CONTROL_DONE" 0 4 12, +C4<00000000000000000000000000001010>;
P_00000249c1fd7c98 .param/l "CONTROL_FOUND" 0 4 11, +C4<00000000000000000000000000001001>;
P_00000249c1fd7cd0 .param/l "CONTROL_GREEN" 0 4 9, +C4<00000000000000000000000000000111>;
P_00000249c1fd7d08 .param/l "CONTROL_RED" 0 4 5, +C4<00000000000000000000000000000011>;
P_00000249c1fd7d40 .param/l "CONTROL_START" 0 4 2, +C4<00000000000000000000000000000000>;
P_00000249c1fd7d78 .param/l "DRIVE_180" 0 4 38, +C4<00000000000000000000000000000101>;
P_00000249c1fd7db0 .param/l "DRIVE_InterLeft" 0 4 36, +C4<00000000000000000000000000000011>;
P_00000249c1fd7de8 .param/l "DRIVE_InterRight" 0 4 35, +C4<00000000000000000000000000000010>;
P_00000249c1fd7e20 .param/l "DRIVE_InterStraight" 0 4 34, +C4<00000000000000000000000000000001>;
P_00000249c1fd7e58 .param/l "DRIVE_Reverse" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000249c1fd7e90 .param/l "DRIVE_STOP" 0 4 39, +C4<00000000000000000000000000000110>;
P_00000249c1fd7ec8 .param/l "DRIVE_Straight" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000249c1fd7f00 .param/l "FMM_GO" 0 4 24, +C4<00000000000000000000000000000001>;
P_00000249c1fd7f38 .param/l "FMM_IDLE" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000249c1fd7f70 .param/l "FMM_PERIOD" 0 4 19, +C4<00000000000101111101011110000100>;
P_00000249c1fd7fa8 .param/l "FMM_SAT" 0 4 21, +C4<00000000000000000001100001101010>;
P_00000249c1fd7fe0 .param/l "FMM_TEST" 0 4 20, +C4<00000000000000000011110100001001>;
P_00000249c1fd8018 .param/l "FQ_Blue" 0 4 15, +C4<00000000000000000000000000000001>;
P_00000249c1fd8050 .param/l "FQ_Clear" 0 4 16, +C4<00000000000000000000000000000010>;
P_00000249c1fd8088 .param/l "FQ_Green" 0 4 17, +C4<00000000000000000000000000000011>;
P_00000249c1fd80c0 .param/l "FQ_Red" 0 4 14, +C4<00000000000000000000000000000000>;
P_00000249c1fd80f8 .param/l "GREEN_NOTRED_THRESHOLD" 0 4 31, C4<0000110000110>;
P_00000249c1fd8130 .param/l "GREEN_THRESHOLD" 0 4 30, C4<0001110101001>;
P_00000249c1fd8168 .param/l "RED_THRESHOLD" 0 4 26, C4<0001101011011>;
v00000249c1fd6930_0 .var "Color", 1 0;
v00000249c1fd75b0_0 .net "FQBlue", 12 0, L_00000249c1f490e0;  alias, 1 drivers
v00000249c1fd6110_0 .net "FQClear", 12 0, L_00000249c1f491c0;  alias, 1 drivers
v00000249c1fd6250_0 .net "FQGreen", 12 0, L_00000249c1f49e00;  alias, 1 drivers
v00000249c1fd6390_0 .net "FQRed", 12 0, L_00000249c1f498c0;  alias, 1 drivers
v00000249c1fd7330_0 .var "isColor", 0 0;
E_00000249c1f3d270 .event anyedge, v00000249c1fcf1f0_0, v00000249c1fd0550_0, v00000249c1fcfb50_0, v00000249c1fcf0b0_0;
S_00000249c1fd43b0 .scope module, "IR_module" "IR_PLS2" 11 50, 17 1 0, S_00000249c1ef1660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ir_signal";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 14 "LED";
    .port_info 3 /OUTPUT 2 "color_detected";
    .port_info 4 /OUTPUT 7 "seg";
    .port_info 5 /OUTPUT 4 "an";
P_00000249c1fd3be0 .param/l "BLUE_MAX_THRESHOLD" 0 17 22, +C4<00000000000000000000110000011100>;
P_00000249c1fd3c18 .param/l "BLUE_MIN_THRESHOLD" 0 17 21, +C4<00000000000000000000101101010100>;
P_00000249c1fd3c50 .param/l "GREEN_MAX_THRESHOLD" 0 17 20, +C4<00000000000000000000100000110100>;
P_00000249c1fd3c88 .param/l "GREEN_MIN_THRESHOLD" 0 17 19, +C4<00000000000000000000011101101100>;
P_00000249c1fd3cc0 .param/l "RED_MAX_THRESHOLD" 0 17 18, +C4<00000000000000000000010001001100>;
P_00000249c1fd3cf8 .param/l "RED_MIN_THRESHOLD" 0 17 17, +C4<00000000000000000000001110000100>;
P_00000249c1fd3d30 .param/l "TIME_INTERVAL" 0 17 14, +C4<00000101111101011110000100000000>;
v00000249c1fd5f30_0 .var "LED", 13 0;
v00000249c1fd5fd0_0 .var "an", 3 0;
v00000249c1fd66b0_0 .net "clk", 0 0, v00000249c1fdca40_0;  alias, 1 drivers
v00000249c1fd5ad0_0 .var "color_detected", 1 0;
v00000249c1fd6cf0_0 .var "frequency", 15 0;
v00000249c1fd5e90_0 .net "ir_signal", 0 0, v00000249c1fddee0_0;  alias, 1 drivers
v00000249c1fd6ed0_0 .var "prev_ir", 0 0;
v00000249c1fd7010_0 .var "prev_prev_ir", 0 0;
v00000249c1fd6070_0 .var "pulse_count", 15 0;
v00000249c1fd61b0_0 .var "seg", 6 0;
v00000249c1fd70b0_0 .var "timer", 31 0;
E_00000249c1f3d330 .event anyedge, v00000249c1fd5ad0_0;
    .scope S_00000249c1fd4220;
T_0 ;
    %pushi/vec4 0, 0, 66;
    %split/vec4 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v00000249c1fd02d0_0, 0, 4;
    %split/vec4 2;
    %store/vec4 v00000249c1fcf5b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000249c1fcf6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %split/vec4 13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 1;
    %store/vec4 v00000249c1fd5df0_0, 0, 1;
    %store/vec4 v00000249c1fce890_0, 0, 1;
    %pushi/vec4 42, 0, 6;
    %split/vec4 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %split/vec4 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000249c1fd4220;
T_1 ;
    %wait E_00000249c1f3cf70;
    %load/vec4 v00000249c1fd02d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fcfab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fd0690_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fcfab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v00000249c1fcee30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fcfab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.22, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_1.23, 8;
T_1.22 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_1.23, 8;
 ; End of false expr.
    %blend;
T_1.23;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v00000249c1fcee30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.26;
T_1.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fcfab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.27, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_1.28, 8;
T_1.27 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_1.28, 8;
 ; End of false expr.
    %blend;
T_1.28;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fcee30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.29, 8;
    %pushi/vec4 9, 0, 32;
    %jmp/1 T_1.30, 8;
T_1.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.30, 8;
 ; End of false expr.
    %blend;
T_1.30;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %load/vec4 v00000249c1fcf5b0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.32, 8;
T_1.31 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_1.32, 8;
 ; End of false expr.
    %blend;
T_1.32;
    %pad/s 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd0230_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000249c1fd05f0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000249c1fd4220;
T_2 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fd0730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 61;
    %split/vec4 4;
    %store/vec4 v00000249c1fd02d0_0, 0, 4;
    %split/vec4 2;
    %store/vec4 v00000249c1fcf5b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000249c1fcf6f0_0, 0, 1;
    %split/vec4 13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 1;
    %store/vec4 v00000249c1fd5df0_0, 0, 1;
    %store/vec4 v00000249c1fce890_0, 0, 1;
    %pushi/vec4 42, 0, 6;
    %split/vec4 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %split/vec4 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000249c1fd05f0_0;
    %store/vec4 v00000249c1fd02d0_0, 0, 4;
    %load/vec4 v00000249c1fd02d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 0, 0, 52;
    %split/vec4 13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %split/vec4 13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000249c1fd5df0_0, 0, 1;
    %store/vec4 v00000249c1fce890_0, 0, 1;
    %jmp T_2.13;
T_2.4 ;
    %load/vec4 v00000249c1fd0190_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000249c1fd5df0_0, 0, 1;
    %store/vec4 v00000249c1fce890_0, 0, 1;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v00000249c1fd0190_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000249c1fd5df0_0, 0, 1;
    %store/vec4 v00000249c1fce890_0, 0, 1;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v00000249c1fd0190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000249c1fd5df0_0, 0, 1;
    %store/vec4 v00000249c1fce890_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v00000249c1fd0190_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fd0410, 4, 0;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v00000249c1fcf5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v00000249c1fcee30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %load/vec4 v00000249c1fcf5b0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000249c1fcf5b0_0, 0, 2;
    %jmp T_2.17;
T_2.15 ;
    %load/vec4 v00000249c1fcf5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000249c1fcf790, 4;
    %load/vec4 v00000249c1fcee30_0;
    %cmp/ne;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v00000249c1fcee30_0;
    %load/vec4 v00000249c1fcf5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %load/vec4 v00000249c1fcf5b0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000249c1fcf5b0_0, 0, 2;
T_2.18 ;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v00000249c1fcf5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000249c1fcf790, 4;
    %load/vec4 v00000249c1fcee30_0;
    %cmp/ne;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v00000249c1fcee30_0;
    %load/vec4 v00000249c1fcf5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v00000249c1fcf790, 4, 0;
    %load/vec4 v00000249c1fcf5b0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000249c1fcf5b0_0, 0, 2;
T_2.20 ;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fcf6f0_0, 0, 1;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000249c1fd46d0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v00000249c1fd6930_0, 0, 2;
    %store/vec4 v00000249c1fd7330_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000249c1fd46d0;
T_4 ;
    %wait E_00000249c1f3d270;
    %load/vec4 v00000249c1fd6110_0;
    %cmpi/u 1328, 0, 13;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.2, 5;
    %load/vec4 v00000249c1fd6110_0;
    %cmpi/u 3906, 0, 13;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd7330_0, 0, 1;
    %load/vec4 v00000249c1fd6250_0;
    %cmpi/u 937, 0, 13;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_4.3, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v00000249c1fd75b0_0;
    %cmpi/u 1250, 0, 13;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_4.5, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.6, 9;
T_4.5 ; End of true expr.
    %load/vec4 v00000249c1fd6390_0;
    %cmpi/u 859, 0, 13;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.9, 5;
    %load/vec4 v00000249c1fd6250_0;
    %cmpi/u 390, 0, 13;
    %flag_get/vec4 5;
    %and;
T_4.9;
    %flag_set/vec4 10;
    %jmp/0 T_4.7, 10;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.8, 10;
T_4.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_4.8, 10;
 ; End of false expr.
    %blend;
T_4.8;
    %jmp/0 T_4.6, 9;
 ; End of false expr.
    %blend;
T_4.6;
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %pad/s 2;
    %store/vec4 v00000249c1fd6930_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd7330_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000249c1fd6930_0, 0, 2;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000249c1fd38c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000249c1fcfbf0_0, 0, 2;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000249c1fcebb0_0, 0, 21;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000249c1fcf150_0, 0, 13;
    %end;
    .thread T_5;
    .scope S_00000249c1fd38c0;
T_6 ;
    %pushi/vec4 0, 0, 51;
    %split/vec4 1;
    %store/vec4 v00000249c1fcfdd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000249c1fcff10_0, 0, 1;
    %split/vec4 13;
    %store/vec4 v00000249c1fcf150_0, 0, 13;
    %split/vec4 21;
    %store/vec4 v00000249c1fcebb0_0, 0, 21;
    %split/vec4 2;
    %store/vec4 v00000249c1fcfbf0_0, 0, 2;
    %store/vec4 v00000249c1fcfa10_0, 0, 13;
    %end;
    .thread T_6;
    .scope S_00000249c1fd38c0;
T_7 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fcf290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 51;
    %split/vec4 1;
    %store/vec4 v00000249c1fcfdd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000249c1fcff10_0, 0, 1;
    %split/vec4 13;
    %store/vec4 v00000249c1fcf150_0, 0, 13;
    %split/vec4 21;
    %store/vec4 v00000249c1fcebb0_0, 0, 21;
    %split/vec4 2;
    %store/vec4 v00000249c1fcfbf0_0, 0, 2;
    %store/vec4 v00000249c1fcfa10_0, 0, 13;
T_7.0 ;
    %load/vec4 v00000249c1fcfdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000249c1fceb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fcff10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000249c1fcebb0_0, 0, 21;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000249c1fcf150_0, 0, 13;
T_7.5 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000249c1fcebb0_0;
    %addi 1, 0, 21;
    %store/vec4 v00000249c1fcebb0_0, 0, 21;
    %load/vec4 v00000249c1fcebb0_0;
    %pad/u 32;
    %cmpi/e 1562500, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000249c1fcf150_0;
    %store/vec4 v00000249c1fcfa10_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fcff10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fcfdd0_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000249c1fcfbf0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000249c1fcf510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000249c1fcfbf0_0, 0, 2;
    %load/vec4 v00000249c1fcfbf0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.11, 4;
    %load/vec4 v00000249c1fcf150_0;
    %pad/u 32;
    %cmpi/u 6250, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v00000249c1fcf150_0;
    %addi 1, 0, 13;
    %store/vec4 v00000249c1fcf150_0, 0, 13;
T_7.9 ;
T_7.8 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000249c1e0d550;
T_8 ;
    %wait E_00000249c1f439b0;
    %load/vec4 v00000249c1fc7b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000249c1fc7de0_0, 0, 7;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000249c1ed49f0;
T_9 ;
    %wait E_00000249c1f3d1f0;
    %load/vec4 v00000249c1fc8560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000249c1fc8600_0, 0, 7;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000249c1ed4b80;
T_10 ;
    %wait E_00000249c1f3cef0;
    %load/vec4 v00000249c1fc9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000249c1fc93c0_0, 0, 7;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000249c1e55d70;
T_11 ;
    %wait E_00000249c1f3cf30;
    %load/vec4 v00000249c1fc8880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000249c1fc9460_0, 0, 7;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000249c1e0d3c0;
T_12 ;
    %pushi/vec4 0, 0, 28;
    %split/vec4 21;
    %assign/vec4 v00000249c1fcec50_0, 0;
    %assign/vec4 v00000249c1fcf970_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000249c1fcf650_0, 0;
    %end;
    .thread T_12;
    .scope S_00000249c1e0d3c0;
T_13 ;
    %wait E_00000249c1f416f0;
    %load/vec4 v00000249c1fcfd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000249c1fcf650_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000249c1fcf970_0, 0, 7;
T_13.0 ;
    %load/vec4 v00000249c1fcec50_0;
    %parti/s 2, 19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.2 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000249c1fcf650_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249c1fcf010, 4;
    %store/vec4 v00000249c1fcf970_0, 0, 7;
    %jmp T_13.6;
T_13.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000249c1fcf650_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249c1fcf010, 4;
    %store/vec4 v00000249c1fcf970_0, 0, 7;
    %jmp T_13.6;
T_13.4 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000249c1fcf650_0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249c1fcf010, 4;
    %store/vec4 v00000249c1fcf970_0, 0, 7;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000249c1fcf650_0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249c1fcf010, 4;
    %store/vec4 v00000249c1fcf970_0, 0, 7;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000249c1e0d3c0;
T_14 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fcfd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v00000249c1fcec50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000249c1fcec50_0;
    %pad/u 32;
    %cmpi/e 1666666, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000249c1fcec50_0, 0, 21;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000249c1fcec50_0;
    %addi 1, 0, 21;
    %store/vec4 v00000249c1fcec50_0, 0, 21;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000249c1ef17f0;
T_15 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v00000249c1fd6f70_0, 0, 27;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000249c1fd6b10_0, 0, 14;
    %end;
    .thread T_15;
    .scope S_00000249c1ef17f0;
T_16 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fd6f70_0;
    %addi 1, 0, 27;
    %store/vec4 v00000249c1fd6f70_0, 0, 27;
    %load/vec4 v00000249c1fd6f70_0;
    %pad/u 32;
    %cmpi/e 100000000, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000249c1fd5d50_0;
    %pad/u 14;
    %store/vec4 v00000249c1fd6b10_0, 0, 14;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v00000249c1fd6f70_0, 0, 27;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000249c1fd43b0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000249c1fd6070_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_00000249c1fd43b0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000249c1fd6cf0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000249c1fd6070_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249c1fd70b0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000249c1fd5ad0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000249c1fd5fd0_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000249c1fd43b0;
T_19 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fd6ed0_0;
    %store/vec4 v00000249c1fd7010_0, 0, 1;
    %load/vec4 v00000249c1fd5e90_0;
    %store/vec4 v00000249c1fd6ed0_0, 0, 1;
    %load/vec4 v00000249c1fd6ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v00000249c1fd7010_0;
    %inv;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000249c1fd6070_0;
    %addi 1, 0, 16;
    %store/vec4 v00000249c1fd6070_0, 0, 16;
T_19.0 ;
    %load/vec4 v00000249c1fd70b0_0;
    %cmpi/u 100000000, 0, 32;
    %jmp/0xz  T_19.3, 5;
    %load/vec4 v00000249c1fd70b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249c1fd70b0_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v00000249c1fd6070_0;
    %store/vec4 v00000249c1fd6cf0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000249c1fd6070_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249c1fd70b0_0, 0, 32;
    %load/vec4 v00000249c1fd6cf0_0;
    %pad/u 32;
    %cmpi/u 900, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.7, 5;
    %load/vec4 v00000249c1fd6cf0_0;
    %pad/u 32;
    %cmpi/u 1100, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249c1fd5ad0_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v00000249c1fd6cf0_0;
    %pad/u 32;
    %cmpi/u 1900, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.10, 5;
    %load/vec4 v00000249c1fd6cf0_0;
    %pad/u 32;
    %cmpi/u 2100, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000249c1fd5ad0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v00000249c1fd6cf0_0;
    %pad/u 32;
    %cmpi/u 2900, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.13, 5;
    %load/vec4 v00000249c1fd6cf0_0;
    %pad/u 32;
    %cmpi/u 3100, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249c1fd5ad0_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249c1fd5ad0_0, 0;
T_19.12 ;
T_19.9 ;
T_19.6 ;
T_19.4 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000249c1fd43b0;
T_20 ;
    %wait E_00000249c1f3d330;
    %load/vec4 v00000249c1fd5ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000249c1fd61b0_0, 0, 7;
    %jmp T_20.4;
T_20.0 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000249c1fd61b0_0, 0, 7;
    %jmp T_20.4;
T_20.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000249c1fd61b0_0, 0, 7;
    %jmp T_20.4;
T_20.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v00000249c1fd61b0_0, 0, 7;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000249c1ef1660;
T_21 ;
    %wait E_00000249c1f42530;
    %load/vec4 v00000249c1fd91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000249c1fd9100_0, 0, 3;
    %store/vec4 v00000249c1fd7510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000249c1fd8a20_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000249c1fd9240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v00000249c1fd8ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %pad/s 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v00000249c1fd9880_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_21.12, 4;
    %load/vec4 v00000249c1fd9880_0;
    %store/vec4 v00000249c1fd8a20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
T_21.13 ;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000249c1fd9100_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd7510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v00000249c1fd6890_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_21.15, 8;
T_21.14 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_21.15, 8;
 ; End of false expr.
    %blend;
T_21.15;
    %pad/s 1;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v00000249c1fd62f0_0;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v00000249c1fd62f0_0;
    %store/vec4 v00000249c1fd7470_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000249c1ef1660;
T_22 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fd91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000249c1fd9240_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000249c1fd8520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fd62f0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000249c1fd7470_0;
    %pad/u 4;
    %store/vec4 v00000249c1fd9240_0, 0, 4;
    %load/vec4 v00000249c1fd9240_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.5;
T_22.2 ;
    %load/vec4 v00000249c1fd8a20_0;
    %load/vec4 v00000249c1fd67f0_0;
    %cmp/e;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000249c1fd8520_0, 0, 2;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v00000249c1fd8a20_0;
    %load/vec4 v00000249c1fd7650_0;
    %cmp/e;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000249c1fd8520_0, 0, 2;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v00000249c1fd8a20_0;
    %load/vec4 v00000249c1fda000_0;
    %cmp/e;
    %jmp/0xz  T_22.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000249c1fd8520_0, 0, 2;
T_22.10 ;
T_22.9 ;
T_22.7 ;
    %jmp T_22.5;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fd62f0_0, 0, 1;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000249c1ebc550;
T_23 ;
    %wait E_00000249c1f41630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1f5dbd0_0, 0, 1;
    %load/vec4 v00000249c1f5da90_0;
    %nor/r;
    %store/vec4 v00000249c1f5cf50_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_00000249c1ebc6e0;
T_24 ;
    %wait E_00000249c1f41630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1f5def0_0, 0, 1;
    %load/vec4 v00000249c1f5d590_0;
    %nor/r;
    %store/vec4 v00000249c1f5db30_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_00000249c1e627b0;
T_25 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1f5df90_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000249c1f5df90_0, 0;
    %load/vec4 v00000249c1f5df90_0;
    %load/vec4 v00000249c1f5e0d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000249c1f5cff0_0, 0;
    %load/vec4 v00000249c1f5df90_0;
    %load/vec4 v00000249c1f5d090_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000249c1f5ccd0_0, 0;
    %load/vec4 v00000249c1f5df90_0;
    %load/vec4 v00000249c1f5e0d0_0;
    %cmp/u;
    %jmp/0xz  T_25.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1f5cff0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1f5cff0_0, 0;
T_25.1 ;
    %load/vec4 v00000249c1f5df90_0;
    %load/vec4 v00000249c1f5d090_0;
    %cmp/u;
    %jmp/0xz  T_25.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1f5ccd0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1f5ccd0_0, 0;
T_25.3 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000249c1f02040;
T_26 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1f5d8b0_0;
    %inv;
    %store/vec4 v00000249c1f5e030_0, 0, 1;
    %load/vec4 v00000249c1f5dc70_0;
    %inv;
    %store/vec4 v00000249c1f5caf0_0, 0, 1;
    %load/vec4 v00000249c1f5d4f0_0;
    %inv;
    %store/vec4 v00000249c1f5c870_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_00000249c1ee1340;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1f5d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1f53000_0, 0, 22;
    %end;
    .thread T_27;
    .scope S_00000249c1ee1340;
T_28 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1f53000_0;
    %addi 1, 0, 22;
    %store/vec4 v00000249c1f53000_0, 0, 22;
    %load/vec4 v00000249c1f53000_0;
    %cmpi/u 2000000, 0, 22;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.0, 5;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1f53000_0, 0, 22;
T_28.0 ;
    %load/vec4 v00000249c1f5e170_0;
    %load/vec4 v00000249c1f53000_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1f5d6d0_0, 0, 1;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1f5d6d0_0, 0, 1;
T_28.3 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000249c1ee14d0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1f52920_0, 0, 1;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc8c40_0, 0, 22;
    %end;
    .thread T_29;
    .scope S_00000249c1ee14d0;
T_30 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fc8c40_0;
    %addi 1, 0, 22;
    %store/vec4 v00000249c1fc8c40_0, 0, 22;
    %load/vec4 v00000249c1fc8c40_0;
    %cmpi/u 2000000, 0, 22;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.0, 5;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc8c40_0, 0, 22;
T_30.0 ;
    %load/vec4 v00000249c1f52740_0;
    %load/vec4 v00000249c1fc8c40_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1f52920_0, 0, 1;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1f52920_0, 0, 1;
T_30.3 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000249c1e62940;
T_31 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc81a0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc90a0_0, 0, 22;
    %end;
    .thread T_31;
    .scope S_00000249c1e62940;
T_32 ;
    %wait E_00000249c1f40970;
    %load/vec4 v00000249c1fc8a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc81a0_0, 0, 22;
    %jmp T_32.4;
T_32.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc81a0_0, 0, 22;
    %jmp T_32.4;
T_32.1 ;
    %pushi/vec4 250000, 0, 22;
    %store/vec4 v00000249c1fc81a0_0, 0, 22;
    %jmp T_32.4;
T_32.2 ;
    %pushi/vec4 50000, 0, 22;
    %store/vec4 v00000249c1fc81a0_0, 0, 22;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %load/vec4 v00000249c1fc7700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc90a0_0, 0, 22;
    %jmp T_32.9;
T_32.5 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000249c1fc90a0_0, 0, 22;
    %jmp T_32.9;
T_32.6 ;
    %pushi/vec4 100000, 0, 22;
    %store/vec4 v00000249c1fc90a0_0, 0, 22;
    %jmp T_32.9;
T_32.7 ;
    %pushi/vec4 300000, 0, 22;
    %store/vec4 v00000249c1fc90a0_0, 0, 22;
    %jmp T_32.9;
T_32.9 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00000249c1f01eb0;
T_33 ;
    %wait E_00000249c1f41630;
    %load/vec4 v00000249c1fc82e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %load/vec4 v00000249c1fc8240_0;
    %pad/u 4;
    %store/vec4 v00000249c1fc9140_0, 0, 4;
T_33.0 ;
    %load/vec4 v00000249c1fc9280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %jmp T_33.9;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249c1fc8b00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249c1fc7ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %jmp T_33.9;
T_33.3 ;
    %load/vec4 v00000249c1fc8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %jmp T_33.18;
T_33.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %jmp T_33.18;
T_33.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %jmp T_33.18;
T_33.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249c1fc8ba0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.18;
T_33.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %jmp T_33.18;
T_33.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %jmp T_33.18;
T_33.15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %jmp T_33.18;
T_33.16 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249c1fc8b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %jmp T_33.18;
T_33.17 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249c1fc8b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %jmp T_33.18;
T_33.18 ;
    %pop/vec4 1;
    %jmp T_33.9;
T_33.4 ;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_33.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %jmp T_33.20;
T_33.19 ;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_33.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %jmp T_33.22;
T_33.21 ;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_33.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 838861, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 838861, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %jmp T_33.24;
T_33.23 ;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_33.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_33.28;
    %jmp/1 T_33.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_33.27;
    %jmp/0xz  T_33.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %load/vec4 v00000249c1fc9140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.33, 6;
    %jmp T_33.34;
T_33.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
    %jmp T_33.34;
T_33.30 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.34;
T_33.31 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.34;
T_33.32 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.34;
T_33.33 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.34;
T_33.34 ;
    %pop/vec4 1;
T_33.25 ;
T_33.24 ;
T_33.22 ;
T_33.20 ;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v00000249c1fc8ba0_0;
    %cmpi/u 50000000, 0, 32;
    %jmp/0xz  T_33.35, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %load/vec4 v00000249c1fc8ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %jmp T_33.36;
T_33.35 ;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_33.40, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_33.40;
    %jmp/1 T_33.39, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_33.39;
    %jmp/0xz  T_33.37, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.38;
T_33.37 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
T_33.38 ;
T_33.36 ;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v00000249c1fc8ba0_0;
    %cmpi/u 50000000, 0, 32;
    %jmp/0xz  T_33.41, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %load/vec4 v00000249c1fc8ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %jmp T_33.42;
T_33.41 ;
    %load/vec4 v00000249c1fc8420_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.43, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.44;
T_33.43 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
T_33.44 ;
T_33.42 ;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v00000249c1fc8ba0_0;
    %cmpi/u 50000000, 0, 32;
    %jmp/0xz  T_33.45, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %load/vec4 v00000249c1fc8ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %jmp T_33.46;
T_33.45 ;
    %load/vec4 v00000249c1fc8420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.47, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.48;
T_33.47 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249c1fc9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
T_33.48 ;
T_33.46 ;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v00000249c1fc8ba0_0;
    %cmpi/u 100000000, 0, 32;
    %jmp/0xz  T_33.49, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc7ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249c1fc8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249c1fc8380_0, 0;
    %pushi/vec4 209715, 0, 20;
    %assign/vec4 v00000249c1fc7d40_0, 0;
    %pushi/vec4 209715, 0, 20;
    %assign/vec4 v00000249c1fc8060_0, 0;
    %load/vec4 v00000249c1fc8ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249c1fc8ba0_0, 0;
    %jmp T_33.50;
T_33.49 ;
    %load/vec4 v00000249c1fc8420_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_33.51, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %jmp T_33.52;
T_33.51 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000249c1fc9280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249c1fc8ec0_0, 0, 1;
T_33.52 ;
T_33.50 ;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33;
    .scope S_00000249c1f729d0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fdca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fdc7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fdd300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fdc9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fddee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fdd6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249c1fdd260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000249c1fdc900_0, 0, 3;
    %end;
    .thread T_34;
    .scope S_00000249c1f729d0;
T_35 ;
    %delay 5000, 0;
    %load/vec4 v00000249c1fdca40_0;
    %inv;
    %store/vec4 v00000249c1fdca40_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_00000249c1f729d0;
T_36 ;
    %vpi_call 2 52 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000249c1f729d0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "ThinkandMotor\ThinkerTestTB.v";
    "./ThinkandMotor/ThinkerTest.v";
    "./ThinkandMotor/params.v";
    "./ThinkandMotor/Top_Motor_Control.v";
    "./ThinkandMotor/IPS_Main.v";
    "./ThinkandMotor/IRSense.v";
    "./ThinkandMotor/PWM2.v";
    "./ThinkandMotor/TopController.v";
    "./ThinkandMotor/pwm_servo.v";
    "./ThinkandMotor/Thinking.v";
    "./ThinkandMotor/ColorTop.v";
    "./ThinkandMotor/display.v";
    "./ThinkandMotor/Frequencycounter.v";
    "./ThinkandMotor/ColorController.v";
    "./ThinkandMotor/ColorDecision.v";
    "./ThinkandMotor/IR_PLS2.v";
