// Seed: 1066556121
module module_0 (
    output logic id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5
    , id_8,
    input uwire id_6
);
  assign id_2 = {1 - id_8{1 + -1}};
  assign id_8 = id_8;
  logic id_9;
  id_10(
      1
  );
  always @(posedge -1) for (id_10 = id_5; 1'b0; id_8 = id_8 ** id_3) id_0 = id_5;
  assign id_8 = -1;
  assign module_1.id_7 = 0;
  logic id_11;
  always_ff assign id_11 = 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input wand id_7
);
  initial id_0 = id_6;
  and primCall (id_5, id_7, id_2, id_9, id_4, id_1);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_1,
      id_4,
      id_1,
      id_6
  );
  wire [1  &  1 : 1] id_10, id_11;
endmodule
