"C:/Users/Duncan/git/ForthCPU/registerFile/test/register_file_tests.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFile/test/tb_dpram_tmpl.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/constants.v=work,Verilog 2001"
