--
-- Definition of a single port ROM for KCPSM program defined by 2035_example_8.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2035_example_8.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2035_example_8.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2035_example_8.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "634D5C116146621F40056039500C0031500300486033621F626F622861AD6143";
attribute INIT_01 of ram_256_x_16 : label is  "4015603950620033503F0032500C0031501300486033621F6278401363454003";
attribute INIT_02 of ram_256_x_16 : label is  "003650C3003550D400345081003350660032500C0031502000486033621F6293";
attribute INIT_03 of ram_256_x_16 : label is  "0333400061B861B861B80F3F621F4000621461B80F3E621F621F4022603950CC";
attribute INIT_04 of ram_256_x_16 : label is  "00050506638F621F61EE00006386621F40428501504805070305618205006161";
attribute INIT_05 of ram_256_x_16 : label is  "402063455460000801386112621F61EE0038639C621F404FC5015055050161EE";
attribute INIT_06 of ram_256_x_16 : label is  "0028621F616103286161032004000500616103F0402062C9616103CC4013634D";
attribute INIT_07 of ram_256_x_16 : label is  "62C9546E049854750407A500840161EE0018618262226222622261EE002061EE";
attribute INIT_08 of ram_256_x_16 : label is  "8E01030E0320040058866219050058866219636461618E01030E030F0E084003";
attribute INIT_09 of ram_256_x_16 : label is  "6219637161B88F300F20637404005CC2049054C2050061618E01030E03286161";
attribute INIT_0A of ram_256_x_16 : label is  "621F050E8E01040E0518618204186182549A0408840161618E01030E0300589A";
attribute INIT_0B of ram_256_x_16 : label is  "634554C1040054C10508040ECE01050E612C020B621F61EE002061EE0028639C";
attribute INIT_0C of ram_256_x_16 : label is  "61826371631F621F402062C96161030058C362196371631F621F4003634D4003";
attribute INIT_0D of ram_256_x_16 : label is  "8E01040E0518618204186182636461618E01030E03AA0E08402062C961EE0018";
attribute INIT_0E of ram_256_x_16 : label is  "622204086371637461EE00188E01030E6182637E61EE002061EE00288E01050E";
attribute INIT_0F of ram_256_x_16 : label is  "639C621F050E8E01040E051861820418618254EFC40161EE00188E01030E6182";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"634D5C116146621F40056039500C0031500300486033621F626F622861AD6143",
               INIT_01 => X"4015603950620033503F0032500C0031501300486033621F6278401363454003",
               INIT_02 => X"003650C3003550D400345081003350660032500C0031502000486033621F6293",
               INIT_03 => X"0333400061B861B861B80F3F621F4000621461B80F3E621F621F4022603950CC",
               INIT_04 => X"00050506638F621F61EE00006386621F40428501504805070305618205006161",
               INIT_05 => X"402063455460000801386112621F61EE0038639C621F404FC5015055050161EE",
               INIT_06 => X"0028621F616103286161032004000500616103F0402062C9616103CC4013634D",
               INIT_07 => X"62C9546E049854750407A500840161EE0018618262226222622261EE002061EE",
               INIT_08 => X"8E01030E0320040058866219050058866219636461618E01030E030F0E084003",
               INIT_09 => X"6219637161B88F300F20637404005CC2049054C2050061618E01030E03286161",
               INIT_0A => X"621F050E8E01040E0518618204186182549A0408840161618E01030E0300589A",
               INIT_0B => X"634554C1040054C10508040ECE01050E612C020B621F61EE002061EE0028639C",
               INIT_0C => X"61826371631F621F402062C96161030058C362196371631F621F4003634D4003",
               INIT_0D => X"8E01040E0518618204186182636461618E01030E03AA0E08402062C961EE0018",
               INIT_0E => X"622204086371637461EE00188E01030E6182637E61EE002061EE00288E01050E",
               INIT_0F => X"639C621F050E8E01040E051861820418618254EFC40161EE00188E01030E6182",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2035_example_8.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

