Analysis & Synthesis report for calsoc
Sat Jan 22 01:10:21 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |db|calsoc:cal|picorv32_wb:pico|state
 11. State Machine - |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_wordsize
 12. State Machine - |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpu_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Source assignments for calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_trd1:auto_generated
 23. Source assignments for calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_trd1:auto_generated
 24. Source assignments for calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 25. Source assignments for calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0|altsyncram_6vd1:auto_generated
 26. Parameter Settings for User Entity Instance: calsoc:cal
 27. Parameter Settings for User Entity Instance: calsoc:cal|wbxbar:wbbus
 28. Parameter Settings for User Entity Instance: calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid
 29. Parameter Settings for User Entity Instance: calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd
 30. Parameter Settings for User Entity Instance: calsoc:cal|gpio_top:gpioa
 31. Parameter Settings for User Entity Instance: calsoc:cal|ram_wb:ram
 32. Parameter Settings for User Entity Instance: calsoc:cal|ram_wb:ram|ram:ram0
 33. Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1
 34. Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|rxuart:rx
 35. Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|ufifo:rxfifo
 36. Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|ufifo:txfifo
 37. Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|txuart:tx
 38. Parameter Settings for User Entity Instance: calsoc:cal|picorv32_wb:pico
 39. Parameter Settings for User Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core
 40. Parameter Settings for User Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul
 41. Parameter Settings for User Entity Instance: issp:u0|altsource_probe_top:in_system_sources_probes_0
 42. Parameter Settings for User Entity Instance: issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 44. Parameter Settings for Inferred Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0
 45. Parameter Settings for Inferred Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1
 46. Parameter Settings for Inferred Entity Instance: calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0
 47. Parameter Settings for Inferred Entity Instance: calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 50. Port Connectivity Checks: "issp:u0|altsource_probe_top:in_system_sources_probes_0"
 51. Port Connectivity Checks: "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"
 52. Port Connectivity Checks: "calsoc:cal|picorv32_wb:pico"
 53. Port Connectivity Checks: "calsoc:cal|wbuart:uart1|txuart:tx"
 54. Port Connectivity Checks: "calsoc:cal|wbuart:uart1"
 55. Port Connectivity Checks: "calsoc:cal|ram_wb:ram|ram:ram0"
 56. Port Connectivity Checks: "calsoc:cal|ram_wb:ram"
 57. Port Connectivity Checks: "calsoc:cal|gpio_top:gpioa"
 58. Port Connectivity Checks: "calsoc:cal|wbxbar:wbbus"
 59. Signal Tap Logic Analyzer Settings
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Connections to In-System Debugging Instance "auto_signaltap_0"
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 22 01:10:20 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; calsoc                                      ;
; Top-level Entity Name              ; db                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,492                                       ;
;     Total combinational functions  ; 7,862                                       ;
;     Dedicated logic registers      ; 2,544                                       ;
; Total registers                    ; 2544                                        ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 59,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; db                 ; calsoc             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+
; ../calsoc/src/wbxbar.v                                             ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/wbxbar.v                                                        ;             ;
; ../calsoc/src/wbuart.v                                             ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/wbuart.v                                                        ;             ;
; ../calsoc/src/wb_ram_sc_sw.v                                       ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v                                                  ;             ;
; ../calsoc/src/ufifo.v                                              ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/ufifo.v                                                         ;             ;
; ../calsoc/src/txuart.v                                             ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/txuart.v                                                        ;             ;
; ../calsoc/src/skidbuffer.v                                         ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/skidbuffer.v                                                    ;             ;
; ../calsoc/src/rxuart.v                                             ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/rxuart.v                                                        ;             ;
; ../calsoc/src/ram_wb_defines.v                                     ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/ram_wb_defines.v                                                ;             ;
; ../calsoc/src/ram_wb.v                                             ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/ram_wb.v                                                        ;             ;
; ../calsoc/src/picorv32.v                                           ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/picorv32.v                                                      ;             ;
; ../calsoc/src/gpio_top.v                                           ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/gpio_top.v                                                      ;             ;
; ../calsoc/src/gpio_defines.v                                       ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/gpio_defines.v                                                  ;             ;
; ../calsoc/src/calsoc.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/prg/cal_soc/calsoc/src/calsoc.sv                                                       ;             ;
; ../calsoc/src/addrdecode.v                                         ; yes             ; User Verilog HDL File                        ; D:/prg/cal_soc/calsoc/src/addrdecode.v                                                    ;             ;
; output_files/db.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/prg/cal_soc/quartus/output_files/db.sv                                                 ;             ;
; d:/prg/cal_soc/quartus/db/ip/issp/issp.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/prg/cal_soc/quartus/db/ip/issp/issp.v                                                  ; issp        ;
; d:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; d:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v                        ; issp        ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_6824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/altsyncram_6824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sld94391c74/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/prg/cal_soc/quartus/db/ip/sld94391c74/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
; db/altsyncram_trd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/altsyncram_trd1.tdf                                             ;             ;
; db/altsyncram_eg81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/altsyncram_eg81.tdf                                             ;             ;
; db/altsyncram_6vd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/altsyncram_6vd1.tdf                                             ;             ;
; db/altsyncram_mpg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/prg/cal_soc/quartus/db/altsyncram_mpg1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 8,492     ;
;                                             ;           ;
; Total combinational functions               ; 7862      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 5330      ;
;     -- 3 input functions                    ; 1513      ;
;     -- <=2 input functions                  ; 1019      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6984      ;
;     -- arithmetic mode                      ; 878       ;
;                                             ;           ;
; Total registers                             ; 2544      ;
;     -- Dedicated logic registers            ; 2544      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total memory bits                           ; 59392     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2304      ;
; Total fan-out                               ; 37762     ;
; Average fan-out                             ; 3.57      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |db                                                                                                                                     ; 7862 (3)            ; 2544 (0)                  ; 59392       ; 0            ; 0       ; 0         ; 35   ; 0            ; |db                                                                                                                                                                                                                                                                                                                                            ; db                                ; work         ;
;    |calsoc:cal|                                                                                                                         ; 7294 (3931)         ; 2014 (33)                 ; 43008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal                                                                                                                                                                                                                                                                                                                                 ; calsoc                            ; work         ;
;       |gpio_top:gpioa|                                                                                                                  ; 216 (216)           ; 283 (283)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|gpio_top:gpioa                                                                                                                                                                                                                                                                                                                  ; gpio_top                          ; work         ;
;       |picorv32_wb:pico|                                                                                                                ; 2434 (76)           ; 1231 (104)                ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico                                                                                                                                                                                                                                                                                                                ; picorv32_wb                       ; work         ;
;          |picorv32:picorv32_core|                                                                                                       ; 2358 (1622)         ; 1127 (672)                ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core                                                                                                                                                                                                                                                                                         ; picorv32                          ; work         ;
;             |altsyncram:cpuregs_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_trd1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_trd1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_trd1                   ; work         ;
;             |altsyncram:cpuregs_rtl_1|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_trd1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_trd1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_trd1                   ; work         ;
;             |picorv32_pcpi_div:pcpi_div|                                                                                                ; 338 (338)           ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div                                                                                                                                                                                                                                                              ; picorv32_pcpi_div                 ; work         ;
;             |picorv32_pcpi_mul:pcpi_mul|                                                                                                ; 398 (398)           ; 255 (255)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul                                                                                                                                                                                                                                                              ; picorv32_pcpi_mul                 ; work         ;
;       |ram_wb:ram|                                                                                                                      ; 34 (34)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|ram_wb:ram                                                                                                                                                                                                                                                                                                                      ; ram_wb                            ; work         ;
;          |ram:ram0|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|ram_wb:ram|ram:ram0                                                                                                                                                                                                                                                                                                             ; ram                               ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_eg81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_eg81                   ; work         ;
;       |wbuart:uart1|                                                                                                                    ; 318 (36)            ; 200 (31)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbuart:uart1                                                                                                                                                                                                                                                                                                                    ; wbuart                            ; work         ;
;          |rxuart:rx|                                                                                                                    ; 125 (125)           ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbuart:uart1|rxuart:rx                                                                                                                                                                                                                                                                                                          ; rxuart                            ; work         ;
;          |txuart:tx|                                                                                                                    ; 67 (67)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbuart:uart1|txuart:tx                                                                                                                                                                                                                                                                                                          ; txuart                            ; work         ;
;          |ufifo:rxfifo|                                                                                                                 ; 90 (90)             ; 51 (51)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbuart:uart1|ufifo:rxfifo                                                                                                                                                                                                                                                                                                       ; ufifo                             ; work         ;
;             |altsyncram:fifo_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                |altsyncram_6vd1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0|altsyncram_6vd1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_6vd1                   ; work         ;
;       |wbxbar:wbbus|                                                                                                                    ; 361 (278)           ; 266 (141)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbxbar:wbbus                                                                                                                                                                                                                                                                                                                    ; wbxbar                            ; work         ;
;          |addrdecode:DECODE_REQUEST[0].adcd|                                                                                            ; 31 (31)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd                                                                                                                                                                                                                                                                                  ; addrdecode                        ; work         ;
;          |skidbuffer:DECODE_REQUEST[0].iskid|                                                                                           ; 52 (52)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid                                                                                                                                                                                                                                                                                 ; skidbuffer                        ; work         ;
;    |issp:u0|                                                                                                                            ; 23 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|issp:u0                                                                                                                                                                                                                                                                                                                                    ; issp                              ; issp         ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 23 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                     ; altsource_probe_top               ; issp         ;
;          |altsource_probe:issp_impl|                                                                                                    ; 23 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                           ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 23 (3)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                            ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 20 (8)              ; 12 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                   ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 110 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (127)           ; 104 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 372 (2)             ; 408 (4)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 370 (0)             ; 404 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 370 (88)            ; 404 (94)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6824:auto_generated                                                                                                                                                 ; altsyncram_6824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 6 (1)               ; 26 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 4 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 89 (8)              ; 77 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 2            ; 8192         ; 2            ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                         ; IP Include File                  ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                  ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |db|issp:u0                                                                                                                                                                                                                                                             ; D:/prg/cal_soc/quartus/issp.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |db|calsoc:cal|picorv32_wb:pico|state    ;
+---------------+------------+-------------+---------------+
; Name          ; state.IDLE ; state.WBEND ; state.WBSTART ;
+---------------+------------+-------------+---------------+
; state.IDLE    ; 0          ; 0           ; 0             ;
; state.WBSTART ; 1          ; 0           ; 1             ;
; state.WBEND   ; 1          ; 1           ; 0             ;
+---------------+------------+-------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_wordsize ;
+-----------------+-----------------+-----------------+-------------------------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01               ;
+-----------------+-----------------+-----------------+-------------------------------+
; mem_wordsize.00 ; 0               ; 0               ; 0                             ;
; mem_wordsize.01 ; 1               ; 0               ; 1                             ;
; mem_wordsize.10 ; 1               ; 1               ; 0                             ;
+-----------------+-----------------+-----------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpu_state                                                                                                                                                                           ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_retirq                                                                                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_waitirq                                                                                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|compressed_instr                                                                                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_getq                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_setq                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_maskirq                                                                                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_timer                                                                                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|do_waitirq                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[0..3,5..7,9..11,13..15,17..19,21..23,25..27,29..31,33..35,37..39,41..43,45..47,49..51,53..55,57..59,61..63] ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txf_wb_write                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|q_cts_n                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|qq_cts_n                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[0..7]                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                       ;
; calsoc:cal|gpio_top:gpioa|sync[0..30]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|ext_pad_s[0..30]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|sync_clk                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|clk_s                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|clk_r                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|wb_dat_o[31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbxbar:wbbus|o_sdata[8..30]                                                                                                                                                        ; Lost fanout                                                                                       ;
; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[30]                                                                                                                                                 ; Lost fanout                                                                                       ;
; calsoc:cal|wbuart:uart1|txuart:tx|ck_cts                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[0..7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|osrc                                                                                                                                                     ; Lost fanout                                                                                       ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_addr[0,1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|latched_compr                                                                                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|r_tx_break                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[0..9]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[20..30]                                                                                                                      ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[31]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs1[4]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[19]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs1[3]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[18]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs1[2]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[17]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs1[1]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[16]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs1[0]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[15]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs2[0]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[11]                  ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs2[4]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[4]                   ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs2[3]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[3]                   ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs2[2]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[2]                   ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_rs2[1]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm_j[1]                   ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_ready                                                                                                      ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_wr ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|pcpi_ready                                                                                                      ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|pcpi_wr ;
; calsoc:cal|wbuart:uart1|uart_setup[3,4]                                                                                                                                                       ; Merged with calsoc:cal|wbuart:uart1|uart_setup[0]                                                 ;
; calsoc:cal|wbuart:uart1|tx_uart_reset                                                                                                                                                         ; Merged with calsoc:cal|wbuart:uart1|rx_uart_reset                                                 ;
; calsoc:cal|wbuart:uart1|uart_setup[2,5..30]                                                                                                                                                   ; Merged with calsoc:cal|wbuart:uart1|uart_setup[1]                                                 ;
; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[3,4]                                                                                                                                                ; Merged with calsoc:cal|wbuart:uart1|txuart:tx|r_setup[0]                                          ;
; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[2,5..27]                                                                                                                                            ; Merged with calsoc:cal|wbuart:uart1|txuart:tx|r_setup[1]                                          ;
; calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[3,4]                                                                                                                                                ; Merged with calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[0]                                          ;
; calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[2,5..29]                                                                                                                                            ; Merged with calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[1]                                          ;
; calsoc:cal|gpio_top:gpioa|pextc_sampled[0..29]                                                                                                                                                ; Merged with calsoc:cal|gpio_top:gpioa|pextc_sampled[30]                                           ;
; calsoc:cal|picorv32_wb:pico|wbm_adr_o[1]                                                                                                                                                      ; Merged with calsoc:cal|picorv32_wb:pico|wbm_adr_o[0]                                              ;
; calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid|r_data[37]                                                                                                                         ; Merged with calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid|r_data[36]                 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_next_pc[0]                                                                                                                             ; Merged with calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_pc[0]                          ;
; calsoc:cal|picorv32_wb:pico|wbm_stb_o                                                                                                                                                         ; Merged with calsoc:cal|picorv32_wb:pico|wbm_cyc_o                                                 ;
; calsoc:cal|wbxbar:wbbus|o_saddr[33]                                                                                                                                                           ; Merged with calsoc:cal|wbxbar:wbbus|o_saddr[32]                                                   ;
; calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd|o_addr[1]                                                                                                                           ; Merged with calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd|o_addr[0]                   ;
; calsoc:cal|wbuart:uart1|o_wb_data[30]                                                                                                                                                         ; Merged with calsoc:cal|wbuart:uart1|o_wb_data[28]                                                 ;
; calsoc:cal|wbuart:uart1|o_wb_data[27]                                                                                                                                                         ; Merged with calsoc:cal|wbuart:uart1|o_wb_data[17]                                                 ;
; calsoc:cal|wbxbar:wbbus|o_saddr[65]                                                                                                                                                           ; Merged with calsoc:cal|wbxbar:wbbus|o_saddr[64]                                                   ;
; calsoc:cal|picorv32_wb:pico|wbm_adr_o[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_pc[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|uart_setup[0]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|uart_setup[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[0]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[0]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|pextc_sampled[30]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid|r_data[36]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|rgpio_in[0..30]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd|o_addr[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbxbar:wbbus|o_saddr[32,64]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|gpio_top:gpioa|wb_err_o                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|o_wb_data[28]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|o_wb_data[29,31]                                                                                                                                                      ; Merged with calsoc:cal|wbuart:uart1|o_wb_data[15]                                                 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|latched_is_lu                                                                                                                              ; Lost fanout                                                                                       ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|is_lbu_lhu_lw                                                                                                                              ; Lost fanout                                                                                       ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs2                                                                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|will_underflow                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[0..9]                                                                                                                                             ; Lost fanout                                                                                       ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[0..9]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|will_overflow                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[0..9]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|o_wb_data[15..25]                                                                                                                                                     ; Merged with calsoc:cal|wbuart:uart1|o_wb_data[26]                                                 ;
; calsoc:cal|wbuart:uart1|txuart:tx|state[3]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[0..7]                                                                                                                                              ; Lost fanout                                                                                       ;
; calsoc:cal|wbuart:uart1|txuart:tx|calc_parity                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|state[0..2]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                            ;
; calsoc:cal|wbuart:uart1|txuart:tx|r_busy                                                                                                                                                      ; Lost fanout                                                                                       ;
; calsoc:cal|wbuart:uart1|txuart:tx|last_state                                                                                                                                                  ; Lost fanout                                                                                       ;
; Total Number of Removed Registers = 438                                                                                                                                                       ;                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                 ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; calsoc:cal|wbuart:uart1|txf_wb_write                                ; Stuck at GND              ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[0],                       ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[1],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[2],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[3],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[4],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[5],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[6],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|last_write[7],                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[0],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[1],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[2],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[3],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[4],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[5],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[6],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_data[7],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|osrc,                                ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[1],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[2],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[3],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[4],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[5],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[6],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[7],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[8],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[9],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|will_overflow,                       ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[8],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[0],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[9],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[1],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[2],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[3],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[5],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[4],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[6],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[7],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[1],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[2],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[3],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[4],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[5],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[6],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[7],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|r_busy                                  ;
; calsoc:cal|wbuart:uart1|ufifo:txfifo|will_underflow                 ; Stuck at VCC              ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[0],                           ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[1],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[2],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[3],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[4],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[5],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[6],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|r_next[7],                           ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[7],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[8],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[9]                           ;
; calsoc:cal|wbuart:uart1|r_tx_break                                  ; Stuck at GND              ; calsoc:cal|wbuart:uart1|ufifo:txfifo|wr_addr[0],                          ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[0],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[1],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[2],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[3],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[4],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[5],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[6],                          ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|state[3],                               ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[0],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|last_state                              ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_addr[0]      ; Stuck at GND              ; calsoc:cal|picorv32_wb:pico|wbm_adr_o[0],                                 ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd|o_addr[0],      ;
;                                                                     ;                           ; calsoc:cal|wbxbar:wbbus|o_saddr[64], calsoc:cal|wbxbar:wbbus|o_saddr[32], ;
;                                                                     ;                           ; calsoc:cal|gpio_top:gpioa|wb_err_o                                        ;
; calsoc:cal|wbuart:uart1|uart_setup[1]                               ; Stuck at GND              ; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[1],                             ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[1],                             ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|o_wb_data[28],                                    ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|calc_parity                             ;
; calsoc:cal|wbuart:uart1|txuart:tx|q_cts_n                           ; Stuck at GND              ; calsoc:cal|wbuart:uart1|txuart:tx|qq_cts_n,                               ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[30],                            ;
;                                                                     ;                           ; calsoc:cal|wbuart:uart1|txuart:tx|ck_cts                                  ;
; calsoc:cal|gpio_top:gpioa|sync[30]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[30],                                  ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|gpio_top:gpioa|pextc_sampled[30]                               ;
; calsoc:cal|wbuart:uart1|uart_setup[0]                               ; Stuck at VCC              ; calsoc:cal|wbuart:uart1|txuart:tx|r_setup[0],                             ;
;                                                                     ; due to stuck port data_in ; calsoc:cal|wbuart:uart1|rxuart:rx|r_setup[0]                              ;
; calsoc:cal|gpio_top:gpioa|sync[25]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[25]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[24]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[24]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[23]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[23]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[22]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[22]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[21]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[21]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[20]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[20]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[19]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[19]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[18]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[18]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[17]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[17]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[16]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[16]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[15]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[15]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[14]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[14]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|compressed_instr ; Stuck at GND              ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|latched_compr          ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[12]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[12]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[11]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[11]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[10]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[10]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[9]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[9]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[8]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[8]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[7]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[7]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[6]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[6]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[5]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[5]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[4]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[4]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[3]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[3]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[2]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[2]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[1]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[1]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[0]                                   ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[0]                                    ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync_clk                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|clk_s                                           ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[29]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[29]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[28]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[28]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[27]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[27]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|gpio_top:gpioa|sync[26]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[26]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|latched_is_lu    ; Lost Fanouts              ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|is_lbu_lhu_lw          ;
; calsoc:cal|gpio_top:gpioa|sync[13]                                  ; Stuck at GND              ; calsoc:cal|gpio_top:gpioa|ext_pad_s[13]                                   ;
;                                                                     ; due to stuck port data_in ;                                                                           ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2544  ;
; Number of registers using Synchronous Clear  ; 454   ;
; Number of registers using Synchronous Load   ; 298   ;
; Number of registers using Asynchronous Clear ; 496   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1754  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; calsoc:cal|wbuart:uart1|txuart:tx|o_uart_tx                                                                                                                                                                                                                                                                                     ; 4       ;
; calsoc:cal|wbuart:uart1|txuart:tx|baud_counter[2]                                                                                                                                                                                                                                                                               ; 2       ;
; calsoc:cal|wbuart:uart1|txuart:tx|baud_counter[0]                                                                                                                                                                                                                                                                               ; 2       ;
; calsoc:cal|wbxbar:wbbus|mempty[0]                                                                                                                                                                                                                                                                                               ; 5       ;
; calsoc:cal|wbuart:uart1|ufifo:rxfifo|will_underflow                                                                                                                                                                                                                                                                             ; 7       ;
; calsoc:cal|wbuart:uart1|rx_uart_reset                                                                                                                                                                                                                                                                                           ; 27      ;
; calsoc:cal|wbuart:uart1|ufifo:rxfifo|r_next[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; calsoc:cal|wbuart:uart1|rxuart:rx|state[3]                                                                                                                                                                                                                                                                                      ; 13      ;
; calsoc:cal|wbuart:uart1|rxuart:rx|state[1]                                                                                                                                                                                                                                                                                      ; 11      ;
; calsoc:cal|wbuart:uart1|rxuart:rx|state[2]                                                                                                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                     ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------+
; Register Name                                                               ; RAM Name                                                         ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------+
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[1]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[2]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[3]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[4]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[5]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[6]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[7]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[8]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[9]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[10] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[11] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[12] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[13] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[14] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[19] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[21] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[22] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[23] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[25] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[26] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[32] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[33] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[34] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[37] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[38] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[39] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[40] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[41] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0_bypass[42] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[0]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[1]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[2]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[3]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[4]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[5]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[6]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[7]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[8]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[9]  ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[10] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[11] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[13] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[16] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[17] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[18] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[19] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[20] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[21] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[24] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[25] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[27] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[29] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[31] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[32] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[33] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[34] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[35] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[36] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[37] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[38] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[39] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[40] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[41] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1_bypass[42] ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1 ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+---------------------------------------------------+-------------------------------------------------+------+
; Register Name                                     ; Megafunction                                    ; Type ;
+---------------------------------------------------+-------------------------------------------------+------+
; calsoc:cal|ram_wb:ram|ram:ram0|dat_o[0..31]       ; calsoc:cal|ram_wb:ram|ram:ram0|ram_rtl_0        ; RAM  ;
; calsoc:cal|wbuart:uart1|ufifo:rxfifo|r_data[0..7] ; calsoc:cal|wbuart:uart1|ufifo:rxfifo|fifo_rtl_0 ; RAM  ;
+---------------------------------------------------+-------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 95 bits   ; 190 LEs       ; 95 LEs               ; 95 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|count_instr[60]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db|calsoc:cal|wbxbar:wbbus|grant[0][3]                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|instr_ori                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|pcpi_timeout_counter[0]                                                                                                                                                                            ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[3]                                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_addr[30]                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db|calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd|o_decode[3]                                                                                                                                                                                 ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|wbm_dat_o[7]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |db|calsoc:cal|wbuart:uart1|o_wb_data[8]                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |db|calsoc:cal|wbuart:uart1|ufifo:rxfifo|wr_addr[8]                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_rd[13]                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_wstrb[0]                                                                                                                                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |db|calsoc:cal|wbuart:uart1|ufifo:rxfifo|rd_addr[4]                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |db|calsoc:cal|wbuart:uart1|rxuart:rx|o_data[7]                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |db|calsoc:cal|wbxbar:wbbus|COUNT_PENDING_TRANSACTIONS[0].lclpending[0]                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |db|calsoc:cal|wbuart:uart1|ufifo:rxfifo|r_fill[3]                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |db|calsoc:cal|flash_wb_dat_o[14]                                                                                                                                                                                                                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |db|calsoc:cal|wbuart:uart1|ufifo:txfifo|rd_addr[4]                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_wdata[28]                                                                                                                                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[48]                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |db|calsoc:cal|wbuart:uart1|rxuart:rx|chg_counter[21]                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[2]                                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|mem_rdata[30]                                                                                                                                                                                                             ;
; 9:1                ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|mem_rdata[22]                                                                                                                                                                                                             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_next_pc[6]                                                                                                                                                                                     ;
; 16:1               ; 29 bits   ; 290 LEs       ; 145 LEs              ; 145 LEs                ; Yes        ; |db|calsoc:cal|gpio_top:gpioa|wb_dat_o[15]                                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |db|calsoc:cal|gpio_top:gpioa|wb_dat_o[1]                                                                                                                                                                                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |db|calsoc:cal|wbuart:uart1|o_wb_data[0]                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_op2[0]                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm[6]                                                                                                                                                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm[20]                                                                                                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|mem_rdata[15]                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|latched_rd[0]                                                                                                                                                                                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|alu_out_q[21]                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|decoded_imm[3]                                                                                                                                                                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |db|issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 18:1               ; 28 bits   ; 336 LEs       ; 28 LEs               ; 308 LEs                ; Yes        ; |db|calsoc:cal|wbuart:uart1|rxuart:rx|baud_counter[3]                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_op2[30]                                                                                                                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_state[0]                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_sh[1]                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_sh[2]                                                                                                                                                                                          ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_op1[29]                                                                                                                                                                                        ;
; 15:1               ; 3 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_op1[3]                                                                                                                                                                                         ;
; 15:1               ; 24 bits   ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_op1[27]                                                                                                                                                                                        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 63 LEs               ; -14 LEs                ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_out[11]                                                                                                                                                                                        ;
; 13:1               ; 16 bits   ; 128 LEs       ; 160 LEs              ; -32 LEs                ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_out[21]                                                                                                                                                                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 70 LEs               ; -14 LEs                ; Yes        ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|reg_out[0]                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |db|calsoc:cal|wbuart:uart1|txuart:tx|lcl_data[6]                                                                                                                                                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |db|calsoc:cal|wbuart:uart1|ufifo:txfifo|r_fill[1]                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |db|calsoc:cal|wbuart:uart1|txuart:tx|state[0]                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |db|calsoc:cal|wbuart:uart1|txuart:tx|state[2]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |db|calsoc:cal|wbxbar:wbbus|o_mack[0]                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpu_state                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rs2[0]                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|Selector42                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|Selector44                                                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|mem_wordsize                                                                                                                                                                                       ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpu_state                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                            ;
+---------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                          ;
+---------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal ;
+----------------+-------------------------+--------------+
; Parameter Name ; Value                   ; Type         ;
+----------------+-------------------------+--------------+
; PROG_PATH      ; ../../firmware/test.hex ; String       ;
+----------------+-------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbxbar:wbbus                                                                                                        ;
+------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name         ; Value                                                                                                                            ; Type            ;
+------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; NM                     ; 1                                                                                                                                ; Signed Integer  ;
; NS                     ; 4                                                                                                                                ; Signed Integer  ;
; AW                     ; 32                                                                                                                               ; Signed Integer  ;
; DW                     ; 32                                                                                                                               ; Signed Integer  ;
; SLAVE_ADDR             ; 00000001000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011000000000000000000000000 ; Unsigned Binary ;
; SLAVE_MASK             ; 11111111000000000000000000000000111111110000000000000000000000001111111111111111111111111100000011111111111111111111111111110000 ; Unsigned Binary ;
; LGMAXBURST             ; 6                                                                                                                                ; Signed Integer  ;
; OPT_TIMEOUT            ; 0                                                                                                                                ; Signed Integer  ;
; OPT_STARVATION_TIMEOUT ; 0                                                                                                                                ; Unsigned Binary ;
; OPT_DBLBUFFER          ; 0                                                                                                                                ; Unsigned Binary ;
; OPT_LOWPOWER           ; 1                                                                                                                                ; Unsigned Binary ;
+------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid ;
+-----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------+
; OPT_LOWPOWER    ; 0     ; Unsigned Binary                                                               ;
; OPT_OUTREG      ; 0     ; Signed Integer                                                                ;
; OPT_PASSTHROUGH ; 0     ; Unsigned Binary                                                               ;
; DW              ; 69    ; Signed Integer                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd                                                              ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; NS             ; 4                                                                                                                                ; Signed Integer  ;
; AW             ; 32                                                                                                                               ; Signed Integer  ;
; DW             ; 37                                                                                                                               ; Signed Integer  ;
; SLAVE_ADDR     ; 00000001000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011000000000000000000000000 ; Unsigned Binary ;
; SLAVE_MASK     ; 11111111000000000000000000000000111111110000000000000000000000001111111111111111111111111100000011111111111111111111111111110000 ; Unsigned Binary ;
; ACCESS_ALLOWED ; 1111                                                                                                                             ; Unsigned Binary ;
; OPT_REGISTERED ; 1                                                                                                                                ; Unsigned Binary ;
; OPT_LOWPOWER   ; 0                                                                                                                                ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|gpio_top:gpioa ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; dw             ; 32    ; Signed Integer                                ;
; aw             ; 8     ; Signed Integer                                ;
; gw             ; 31    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|ram_wb:ram ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; dat_width      ; 32    ; Signed Integer                            ;
; adr_width      ; 12    ; Signed Integer                            ;
; mem_size       ; 4096  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|ram_wb:ram|ram:ram0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; dat_width      ; 32    ; Signed Integer                                     ;
; adr_width      ; 12    ; Signed Integer                                     ;
; mem_size       ; 4096  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1               ;
+-------------------------------+----------------------------------+-----------------+
; Parameter Name                ; Value                            ; Type            ;
+-------------------------------+----------------------------------+-----------------+
; INITIAL_SETUP                 ; 0000000000000000000000000011001  ; Unsigned Binary ;
; LGFLEN                        ; 00000000000000000000000000001010 ; Unsigned Binary ;
; HARDWARE_FLOW_CONTROL_PRESENT ; 1                                ; Unsigned Binary ;
+-------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|rxuart:rx ;
+----------------+---------------------------------+-----------------------------+
; Parameter Name ; Value                           ; Type                        ;
+----------------+---------------------------------+-----------------------------+
; INITIAL_SETUP  ; 0000000000000000000000000011001 ; Unsigned Binary             ;
+----------------+---------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|ufifo:rxfifo ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; BW             ; 8     ; Signed Integer                                           ;
; LGFLEN         ; 1010  ; Unsigned Binary                                          ;
; RXFIFO         ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|ufifo:txfifo ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; BW             ; 8     ; Signed Integer                                           ;
; LGFLEN         ; 1010  ; Unsigned Binary                                          ;
; RXFIFO         ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|wbuart:uart1|txuart:tx ;
+----------------+---------------------------------+-----------------------------+
; Parameter Name ; Value                           ; Type                        ;
+----------------+---------------------------------+-----------------------------+
; INITIAL_SETUP  ; 0000000000000000000000000011001 ; Unsigned Binary             ;
+----------------+---------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|picorv32_wb:pico  ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary ;
; ENABLE_MUL           ; 1                                ; Signed Integer  ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary ;
; ENABLE_DIV           ; 1                                ; Signed Integer  ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; PROGADDR_RESET       ; 00000001000000000000000000000000 ; Unsigned Binary ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary ;
; STACKADDR            ; 4096                             ; Signed Integer  ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core ;
+----------------------+----------------------------------+---------------------------------------+
; Parameter Name       ; Value                            ; Type                                  ;
+----------------------+----------------------------------+---------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                       ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                       ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                       ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                       ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary                       ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                       ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                       ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                       ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                       ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                       ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                       ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                       ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                       ;
; ENABLE_MUL           ; 1                                ; Unsigned Binary                       ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary                       ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary                       ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                       ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                       ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                       ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                       ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                       ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                       ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                       ;
; PROGADDR_RESET       ; 00000001000000000000000000000000 ; Unsigned Binary                       ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                       ;
; STACKADDR            ; 00000000000000000001000000000000 ; Unsigned Binary                       ;
+----------------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; STEPS_AT_ONCE  ; 1     ; Signed Integer                                                                                    ;
; CARRY_CHAIN    ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp:u0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+---------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                    ;
+-------------------------+-----------------+---------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                  ;
; lpm_hint                ; UNUSED          ; String                                                  ;
; sld_auto_instance_index ; YES             ; String                                                  ;
; sld_instance_index      ; 0               ; Signed Integer                                          ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                          ;
; sld_ir_width            ; 4               ; Signed Integer                                          ;
; instance_id             ; NONE            ; String                                                  ;
; probe_width             ; 0               ; Signed Integer                                          ;
; source_width            ; 1               ; Signed Integer                                          ;
; source_initial_value    ; 0               ; String                                                  ;
; enable_metastability    ; YES             ; String                                                  ;
+-------------------------+-----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                              ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                            ;
; lpm_hint                ; UNUSED          ; String                                                                            ;
; sld_auto_instance_index ; YES             ; String                                                                            ;
; sld_instance_index      ; 0               ; Signed Integer                                                                    ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                    ;
; sld_ir_width            ; 4               ; Signed Integer                                                                    ;
; instance_id             ; NONE            ; String                                                                            ;
; probe_width             ; 0               ; Signed Integer                                                                    ;
; source_width            ; 1               ; Signed Integer                                                                    ;
; source_initial_value    ; 0               ; String                                                                            ;
; enable_metastability    ; YES             ; String                                                                            ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                      ;
+-------------------------------------------------+-----------------------------------+----------------+
; Parameter Name                                  ; Value                             ; Type           ;
+-------------------------------------------------+-----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                     ; String         ;
; sld_node_info                                   ; 805334528                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                 ; Signed Integer ;
; sld_data_bits                                   ; 2                                 ; Untyped        ;
; sld_trigger_bits                                ; 2                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                 ; Untyped        ;
; sld_sample_depth                                ; 8192                              ; Untyped        ;
; sld_segment_size                                ; 8192                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                              ; Untyped        ;
; sld_state_bits                                  ; 11                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                              ; String         ;
; sld_inversion_mask_length                       ; 33                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd         ; String         ;
; sld_state_flow_use_generated                    ; 0                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 10                   ; Untyped                                         ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                         ;
; WIDTHAD_B                          ; 10                   ; Untyped                                         ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                           ;
; Entity Instance                           ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp:u0|altsource_probe_top:in_system_sources_probes_0"                                                                                           ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|picorv32_wb:pico"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; trap        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcpi_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcpi_insn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcpi_rs1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcpi_rs2    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcpi_wr     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pcpi_rd     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pcpi_wait   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pcpi_ready  ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq         ; Input  ; Info     ; Stuck at GND                                                                        ;
; eoi         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trace_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trace_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_instr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|wbuart:uart1|txuart:tx" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; i_reset ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|wbuart:uart1"                                                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_wb_addr         ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_wb_sel          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; i_cts_n           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; o_rts_n           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; o_uart_rx_int     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; o_uart_tx_int     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; o_uart_rxfifo_int ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; o_uart_txfifo_int ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|ram_wb:ram|ram:ram0"                                                                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; adr_i ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "adr_i[11..10]" will be connected to GND. ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|ram_wb:ram"                                                                                                                                                              ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adr_i ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cti_i ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|gpio_top:gpioa"                                                                                                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_adr_i    ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "wb_adr_i[7..6]" will be connected to GND.                        ;
; ext_pad_o   ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; wb_err_o    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; wb_inta_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; ext_pad_i   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; ext_padoe_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; clk_pad_i   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calsoc:cal|wbxbar:wbbus"                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_mstall          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_saddr[127..112] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_saddr[97..74]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_saddr[63..38]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_saddr[31..4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_saddr[1..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_sdata[127..96]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_ssel[15..12]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_ssel[3..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_merr            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 2026                        ;
;     CLR               ; 69                          ;
;     ENA               ; 743                         ;
;     ENA CLR           ; 217                         ;
;     ENA SCLR          ; 265                         ;
;     ENA SCLR SLD      ; 29                          ;
;     ENA SLD           ; 131                         ;
;     SCLR              ; 107                         ;
;     SCLR SLD          ; 5                           ;
;     SLD               ; 65                          ;
;     plain             ; 395                         ;
; cycloneiii_lcell_comb ; 7318                        ;
;     arith             ; 784                         ;
;         2 data inputs ; 384                         ;
;         3 data inputs ; 400                         ;
;     normal            ; 6534                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 430                         ;
;         3 data inputs ; 935                         ;
;         4 data inputs ; 5121                        ;
; cycloneiii_ram_block  ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 4.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                   ; N/A                                                                                                                                                            ;
; rst                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rst                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart1_tx             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calsoc:cal|wbuart:uart1|txuart:tx|o_uart_tx~_wirecell ; N/A                                                                                                                                                            ;
; uart1_tx             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calsoc:cal|wbuart:uart1|txuart:tx|o_uart_tx~_wirecell ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jan 22 01:08:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calsoc -c calsoc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "issp.qsys"
Info (12250): 2022.01.22.01:08:44 Progress: Loading quartus/issp.qsys
Info (12250): 2022.01.22.01:08:45 Progress: Reading input file
Info (12250): 2022.01.22.01:08:45 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2022.01.22.01:08:45 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.01.22.01:08:45 Progress: Building connections
Info (12250): 2022.01.22.01:08:45 Progress: Parameterizing connections
Info (12250): 2022.01.22.01:08:45 Progress: Validating
Info (12250): 2022.01.22.01:08:46 Progress: Done reading input file
Info (12250): Issp: Generating issp "issp" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "issp" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Issp: Done "issp" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "issp.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wbxbar.v
    Info (12023): Found entity 1: wbxbar File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wbuart.v
    Info (12023): Found entity 1: wbuart File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 45
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../calsoc/src/wb_ram_sc_sw.v(13) File: D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wb_ram_sc_sw.v
    Info (12023): Found entity 1: ram File: D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/ufifo.v
    Info (12023): Found entity 1: ufifo File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/txuart.v
    Info (12023): Found entity 1: txuart File: D:/prg/cal_soc/calsoc/src/txuart.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/skidbuffer.v
    Info (12023): Found entity 1: skidbuffer File: D:/prg/cal_soc/calsoc/src/skidbuffer.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/rxuart.v
    Info (12023): Found entity 1: rxuart File: D:/prg/cal_soc/calsoc/src/rxuart.v Line: 94
Info (12021): Found 0 design units, including 0 entities, in source file /prg/cal_soc/calsoc/src/ram_wb_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/ram_wb.v
    Info (12023): Found entity 1: ram_wb File: D:/prg/cal_soc/calsoc/src/ram_wb.v Line: 5
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(331) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(402) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1116) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1116
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1246) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1246
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1246) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1246
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1263) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1263
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1263) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1263
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1309) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1309
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1480) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1480
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1480) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1480
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1492) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1492
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1578) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1578
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1622) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1622
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1622) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1622
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1730) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1730
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1761) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1761
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1831) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1831
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1831) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1831
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1839) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1839
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1839) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1839
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1854) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1854
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1854) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1854
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1879) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1879
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1879) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1879
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../calsoc/src/picorv32.v(1896) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1896
Warning (10335): Unrecognized synthesis attribute "full_case" at ../calsoc/src/picorv32.v(1896) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1896
Info (12021): Found 8 design units, including 8 entities, in source file /prg/cal_soc/calsoc/src/picorv32.v
    Info (12023): Found entity 1: picorv32 File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 62
    Info (12023): Found entity 2: picorv32_regs File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2169
    Info (12023): Found entity 3: picorv32_pcpi_mul File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2192
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2313
    Info (12023): Found entity 5: picorv32_pcpi_div File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2415
    Info (12023): Found entity 6: picorv32_axi File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2512
    Info (12023): Found entity 7: picorv32_axi_adapter File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2726
    Info (12023): Found entity 8: picorv32_wb File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2810
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/gpio_top.v
    Info (12023): Found entity 1: gpio_top File: D:/prg/cal_soc/calsoc/src/gpio_top.v Line: 116
Info (12021): Found 0 design units, including 0 entities, in source file /prg/cal_soc/calsoc/src/gpio_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/calsoc.sv
    Info (12023): Found entity 1: calsoc File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/addrdecode.v
    Info (12023): Found entity 1: addrdecode File: D:/prg/cal_soc/calsoc/src/addrdecode.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file output_files/db.sv
    Info (12023): Found entity 1: db File: D:/prg/cal_soc/quartus/output_files/db.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v
    Info (12023): Found entity 1: issp File: D:/prg/cal_soc/quartus/db/ip/issp/issp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/issp/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "db" for the top level hierarchy
Info (12128): Elaborating entity "calsoc" for hierarchy "calsoc:cal" File: D:/prg/cal_soc/quartus/output_files/db.sv Line: 10
Warning (10850): Verilog HDL warning at calsoc.sv(138): number of words (1611) in memory file does not match the number of elements in the address range [0:8192] File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 138
Warning (10030): Net "data.data_a" at calsoc.sv(29) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 29
Warning (10030): Net "data.waddr_a" at calsoc.sv(29) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 29
Warning (10030): Net "pcpi_rd" at calsoc.sv(159) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 159
Warning (10030): Net "irq" at calsoc.sv(162) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 162
Warning (10030): Net "data.we_a" at calsoc.sv(29) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 29
Warning (10030): Net "pcpi_wr" at calsoc.sv(158) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 158
Warning (10030): Net "pcpi_wait" at calsoc.sv(160) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 160
Warning (10030): Net "pcpi_ready" at calsoc.sv(161) has no driver or initial value, using a default initial value '0' File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 161
Info (12128): Elaborating entity "wbxbar" for hierarchy "calsoc:cal|wbxbar:wbbus" File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 90
Warning (10036): Verilog HDL or VHDL warning at wbxbar.v(201): object "w_mpending" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 201
Warning (10230): Verilog HDL assignment warning at wbxbar.v(303): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 303
Warning (10855): Verilog HDL warning at wbxbar.v(376): initial value for variable sgrant should be constant File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 376
Warning (10235): Verilog HDL Always Construct warning at wbxbar.v(572): variable "r_mindex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 572
Warning (10855): Verilog HDL warning at wbxbar.v(726): initial value for variable o_scyc should be constant File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 726
Warning (10855): Verilog HDL warning at wbxbar.v(727): initial value for variable o_sstb should be constant File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 727
Info (10264): Verilog HDL Case Statement information at wbxbar.v(1003): all case item expressions in this case statement are onehot File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 1003
Info (12128): Elaborating entity "skidbuffer" for hierarchy "calsoc:cal|wbxbar:wbbus|skidbuffer:DECODE_REQUEST[0].iskid" File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 275
Info (12128): Elaborating entity "addrdecode" for hierarchy "calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd" File: D:/prg/cal_soc/calsoc/src/wbxbar.v Line: 301
Warning (10230): Verilog HDL assignment warning at addrdecode.v(68): truncated value with size 32 to match size of target (4) File: D:/prg/cal_soc/calsoc/src/addrdecode.v Line: 68
Info (12128): Elaborating entity "gpio_top" for hierarchy "calsoc:cal|gpio_top:gpioa" File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 105
Warning (10766): Verilog HDL Synthesis Attribute warning at gpio_top.v(988): ignoring full_case attribute on case statement with explicit default case item File: D:/prg/cal_soc/calsoc/src/gpio_top.v Line: 988
Info (12128): Elaborating entity "ram_wb" for hierarchy "calsoc:cal|ram_wb:ram" File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 118
Info (12128): Elaborating entity "ram" for hierarchy "calsoc:cal|ram_wb:ram|ram:ram0" File: D:/prg/cal_soc/calsoc/src/ram_wb.v Line: 49
Info (12128): Elaborating entity "wbuart" for hierarchy "calsoc:cal|wbuart:uart1" File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 133
Warning (10230): Verilog HDL assignment warning at wbuart.v(49): truncated value with size 32 to match size of target (4) File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at wbuart.v(520): object "unused" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 520
Warning (10230): Verilog HDL assignment warning at wbuart.v(120): truncated value with size 32 to match size of target (31) File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 120
Warning (10230): Verilog HDL assignment warning at wbuart.v(217): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 217
Info (12128): Elaborating entity "rxuart" for hierarchy "calsoc:cal|wbuart:uart1|rxuart:rx" File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 170
Warning (10230): Verilog HDL assignment warning at rxuart.v(208): truncated value with size 32 to match size of target (28) File: D:/prg/cal_soc/calsoc/src/rxuart.v Line: 208
Warning (10230): Verilog HDL assignment warning at rxuart.v(337): truncated value with size 32 to match size of target (4) File: D:/prg/cal_soc/calsoc/src/rxuart.v Line: 337
Info (12128): Elaborating entity "ufifo" for hierarchy "calsoc:cal|wbuart:uart1|ufifo:rxfifo" File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 198
Warning (10230): Verilog HDL assignment warning at ufifo.v(87): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 87
Warning (10230): Verilog HDL assignment warning at ufifo.v(88): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 88
Warning (10230): Verilog HDL assignment warning at ufifo.v(179): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 179
Warning (10230): Verilog HDL assignment warning at ufifo.v(180): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 180
Info (10264): Verilog HDL Case Statement information at ufifo.v(241): all case item expressions in this case statement are onehot File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 241
Info (12128): Elaborating entity "ufifo" for hierarchy "calsoc:cal|wbuart:uart1|ufifo:txfifo" File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 344
Warning (10230): Verilog HDL assignment warning at ufifo.v(87): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 87
Warning (10230): Verilog HDL assignment warning at ufifo.v(88): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 88
Warning (10230): Verilog HDL assignment warning at ufifo.v(179): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 179
Warning (10230): Verilog HDL assignment warning at ufifo.v(180): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 180
Warning (10230): Verilog HDL assignment warning at ufifo.v(254): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 254
Warning (10230): Verilog HDL assignment warning at ufifo.v(257): truncated value with size 32 to match size of target (10) File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 257
Info (10264): Verilog HDL Case Statement information at ufifo.v(258): all case item expressions in this case statement are onehot File: D:/prg/cal_soc/calsoc/src/ufifo.v Line: 258
Info (12128): Elaborating entity "txuart" for hierarchy "calsoc:cal|wbuart:uart1|txuart:tx" File: D:/prg/cal_soc/calsoc/src/wbuart.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at txuart.v(431): object "unused" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/txuart.v Line: 431
Warning (10230): Verilog HDL assignment warning at txuart.v(231): truncated value with size 32 to match size of target (4) File: D:/prg/cal_soc/calsoc/src/txuart.v Line: 231
Info (12128): Elaborating entity "picorv32_wb" for hierarchy "calsoc:cal|picorv32_wb:pico" File: D:/prg/cal_soc/calsoc/src/calsoc.sv Line: 177
Info (12128): Elaborating entity "picorv32" for hierarchy "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core" File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2982
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(181): object "dbg_insn_addr" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(183): object "dbg_mem_valid" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(184): object "dbg_mem_instr" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(185): object "dbg_mem_ready" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(186): object "dbg_mem_addr" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(187): object "dbg_mem_wdata" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(188): object "dbg_mem_wstrb" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(189): object "dbg_mem_rdata" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(375): object "mem_busy" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(695): object "dbg_rs1val" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 695
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(696): object "dbg_rs2val" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(697): object "dbg_rs1val_valid" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(698): object "dbg_rs2val_valid" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(767): object "dbg_valid_insn" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 767
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1179): object "dbg_ascii_state" assigned a value but never read File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1179
Warning (10763): Verilog HDL warning at picorv32.v(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 332
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.v(1240): truncated value with size 33 to match size of target (32) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1240
Warning (10230): Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 32 to match size of target (1) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1245
Warning (10763): Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1247
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1247
Warning (10763): Verilog HDL warning at picorv32.v(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1264
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1264
Warning (10763): Verilog HDL warning at picorv32.v(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1310
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1310): incomplete case statement has no default case item File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1310
Warning (10230): Verilog HDL assignment warning at picorv32.v(1344): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1344
Warning (10230): Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.v(1421): truncated value with size 32 to match size of target (4) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1421
Warning (10230): Verilog HDL assignment warning at picorv32.v(1423): truncated value with size 32 to match size of target (4) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1423
Warning (10763): Verilog HDL warning at picorv32.v(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1493
Warning (10230): Verilog HDL assignment warning at picorv32.v(1589): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1589
Warning (10763): Verilog HDL warning at picorv32.v(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1623
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1623
Warning (10230): Verilog HDL assignment warning at picorv32.v(1726): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1726
Warning (10230): Verilog HDL assignment warning at picorv32.v(1756): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1756
Warning (10763): Verilog HDL warning at picorv32.v(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1832
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1832
Warning (10230): Verilog HDL assignment warning at picorv32.v(1837): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1837
Warning (10763): Verilog HDL warning at picorv32.v(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1840
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1840
Warning (10230): Verilog HDL assignment warning at picorv32.v(1845): truncated value with size 32 to match size of target (5) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1845
Warning (10763): Verilog HDL warning at picorv32.v(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1855
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1855
Warning (10763): Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1880
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1880
Warning (10763): Verilog HDL warning at picorv32.v(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1897
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 1897
Info (12128): Elaborating entity "picorv32_pcpi_mul" for hierarchy "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul" File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 297
Warning (10230): Verilog HDL assignment warning at picorv32.v(2286): truncated value with size 32 to match size of target (7) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2286
Warning (10230): Verilog HDL assignment warning at picorv32.v(2294): truncated value with size 32 to match size of target (7) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2294
Warning (10230): Verilog HDL assignment warning at picorv32.v(2308): truncated value with size 64 to match size of target (32) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2308
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div" File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 317
Warning (10259): Verilog HDL error at picorv32.v(2473): constant value overflow File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2473
Warning (10230): Verilog HDL assignment warning at picorv32.v(2494): truncated value with size 63 to match size of target (32) File: D:/prg/cal_soc/calsoc/src/picorv32.v Line: 2494
Info (12128): Elaborating entity "issp" for hierarchy "issp:u0" File: D:/prg/cal_soc/quartus/output_files/db.sv Line: 17
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0" File: D:/prg/cal_soc/quartus/db/ip/issp/issp.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "issp:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6824.tdf
    Info (12023): Found entity 1: altsyncram_6824 File: D:/prg/cal_soc/quartus/db/altsyncram_6824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: D:/prg/cal_soc/quartus/db/mux_vsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/prg/cal_soc/quartus/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: D:/prg/cal_soc/quartus/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: D:/prg/cal_soc/quartus/db/cntr_igi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/prg/cal_soc/quartus/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/prg/cal_soc/quartus/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/prg/cal_soc/quartus/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.22.01:09:01 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "calsoc:cal|wbuart:uart1|ufifo:rxfifo|fifo_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (8193) in the Memory Initialization File "D:/prg/cal_soc/quartus/db/calsoc.ram0_calsoc_ca54a7c1.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/prg/cal_soc/quartus/db/calsoc.ram0_calsoc_ca54a7c1.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "calsoc:cal|ram_wb:ram|ram:ram0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "calsoc:cal|wbuart:uart1|ufifo:rxfifo|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1 File: D:/prg/cal_soc/quartus/db/altsyncram_trd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "calsoc:cal|ram_wb:ram|ram:ram0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: D:/prg/cal_soc/quartus/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "calsoc:cal|wbuart:uart1|ufifo:rxfifo|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf
    Info (12023): Found entity 1: altsyncram_6vd1 File: D:/prg/cal_soc/quartus/db/altsyncram_6vd1.tdf Line: 28
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "gpioa_o[31]" is stuck at GND File: D:/prg/cal_soc/quartus/output_files/db.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/prg/cal_soc/quartus/output_files/calsoc.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8741 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 8595 logic cells
    Info (21064): Implemented 106 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Sat Jan 22 01:10:21 2022
    Info: Elapsed time: 00:01:53
    Info: Total CPU time (on all processors): 00:02:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/prg/cal_soc/quartus/output_files/calsoc.map.smsg.


