-- generated by newgenasym Fri Feb 13 11:37:40 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lmh6515sq is
    port (    
	GAIN0:     INOUT  STD_LOGIC;    
	GAIN1:     INOUT  STD_LOGIC;    
	GAIN2:     INOUT  STD_LOGIC;    
	GAIN3:     INOUT  STD_LOGIC;    
	GAIN4:     INOUT  STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	\in+\:     IN     STD_LOGIC;    
	\in-\:     IN     STD_LOGIC;    
	LATCH:     INOUT  STD_LOGIC;    
	\load+\:   INOUT  STD_LOGIC;    
	\load-\:   INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\out+\:    OUT    STD_LOGIC;    
	\out-\:    OUT    STD_LOGIC;    
	VCC:       IN     STD_LOGIC);
end lmh6515sq;
