

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_cordic_loop'
================================================================
* Date:           Sun Nov 13 22:57:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.60 ns|  6.581 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  92.400 ns|  92.400 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordic_loop  |       12|       12|         3|          1|          1|    11|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%theta_out_V = alloca i32 1"   --->   Operation 6 'alloca' 'theta_out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_cordic_V = alloca i32 1"   --->   Operation 7 'alloca' 'x_cordic_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln1697_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %select_ln1697_1"   --->   Operation 10 'read' 'select_ln1697_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln1697_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %select_ln1697"   --->   Operation 11 'read' 'select_ln1697_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 %select_ln1697_read, i15 %p_Val2_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 %select_ln1697_1_read, i15 %x_cordic_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %theta_out_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln36 = icmp_eq  i4 %i_1, i4 11" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 19 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln36 = add i4 %i_1, i4 1" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 21 'add' 'add_ln36' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body.split_ifconv, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EErsEi.exit611_ifconv.exitStub" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 22 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1534_cast5 = zext i4 %i_1" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 23 'zext' 'trunc_ln1534_cast5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%angles_V_addr = getelementptr i12 %angles_V, i64 0, i64 %trunc_ln1534_cast5"   --->   Operation 24 'getelementptr' 'angles_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 25 'load' 'angles_V_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 11> <ROM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %i" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 26 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_cordic_V_load_1 = load i15 %x_cordic_V"   --->   Operation 27 'load' 'x_cordic_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_load = load i15 %p_Val2_s"   --->   Operation 28 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1534 = zext i4 %i_1"   --->   Operation 29 'zext' 'zext_ln1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.88ns)   --->   "%r_V = ashr i15 %p_Val2_load, i15 %zext_ln1534"   --->   Operation 30 'ashr' 'r_V' <Predicate = true> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.88ns)   --->   "%r_V_1 = ashr i15 %x_cordic_V_load_1, i15 %zext_ln1534"   --->   Operation 31 'ashr' 'r_V_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %p_Val2_load, i32 14"   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 33 'load' 'angles_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 11> <ROM>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%x_cordic_V_1 = add i15 %r_V, i15 %x_cordic_V_load_1"   --->   Operation 34 'add' 'x_cordic_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.94ns)   --->   "%y_cordic_V = sub i15 %p_Val2_load, i15 %r_V_1"   --->   Operation 35 'sub' 'y_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.94ns)   --->   "%x_cordic_V_2 = sub i15 %x_cordic_V_load_1, i15 %r_V"   --->   Operation 36 'sub' 'x_cordic_V_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%y_cordic_V_1 = add i15 %r_V_1, i15 %p_Val2_load"   --->   Operation 37 'add' 'y_cordic_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.75ns)   --->   "%x_cordic_V_3 = select i1 %tmp, i15 %x_cordic_V_2, i15 %x_cordic_V_1"   --->   Operation 38 'select' 'x_cordic_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "%y_cordic_V_2 = select i1 %tmp, i15 %y_cordic_V_1, i15 %y_cordic_V"   --->   Operation 39 'select' 'y_cordic_V_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%theta_out_V_load_1 = load i15 %theta_out_V"   --->   Operation 50 'load' 'theta_out_V_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%x_cordic_V_load = load i15 %x_cordic_V"   --->   Operation 51 'load' 'x_cordic_V_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %x_cordic_V_1_out, i15 %x_cordic_V_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta_out_V_out, i15 %theta_out_V_load_1"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%theta_out_V_load = load i15 %theta_out_V"   --->   Operation 40 'load' 'theta_out_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1566 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 41 'specloopname' 'specloopname_ln1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i12 %angles_V_load"   --->   Operation 42 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.94ns)   --->   "%theta_out_V_1 = add i15 %zext_ln859, i15 %theta_out_V_load"   --->   Operation 43 'add' 'theta_out_V_1' <Predicate = (!tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.94ns)   --->   "%theta_out_V_2 = sub i15 %theta_out_V_load, i15 %zext_ln859"   --->   Operation 44 'sub' 'theta_out_V_2' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.75ns)   --->   "%theta_out_V_3 = select i1 %tmp, i15 %theta_out_V_2, i15 %theta_out_V_1"   --->   Operation 45 'select' 'theta_out_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln36 = store i15 %y_cordic_V_2, i15 %p_Val2_s" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln36 = store i15 %x_cordic_V_3, i15 %x_cordic_V" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 47 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln36 = store i15 %theta_out_V_3, i15 %theta_out_V" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.6ns, clock uncertainty: 0ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('sh', cordic_HLS/cordiccart2pol.cpp:36) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln36', cordic_HLS/cordiccart2pol.cpp:36) [22]  (1.74 ns)
	'store' operation ('store_ln36', cordic_HLS/cordiccart2pol.cpp:36) of variable 'add_ln36', cordic_HLS/cordiccart2pol.cpp:36 on local variable 'i' [46]  (1.59 ns)

 <State 2>: 6.58ns
The critical path consists of the following:
	'load' operation ('p_Val2_load') on local variable '__Val2__' [27]  (0 ns)
	'ashr' operation ('r.V') [31]  (3.88 ns)
	'add' operation ('x_cordic.V') [37]  (1.94 ns)
	'select' operation ('x_cordic.V') [44]  (0.754 ns)

 <State 3>: 4.29ns
The critical path consists of the following:
	'load' operation ('theta_out_V_load') on local variable 'theta_out.V' [25]  (0 ns)
	'add' operation ('theta_out.V') [39]  (1.94 ns)
	'select' operation ('theta_out.V') [43]  (0.754 ns)
	'store' operation ('store_ln36', cordic_HLS/cordiccart2pol.cpp:36) of variable 'theta_out.V' on local variable 'theta_out.V' [49]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
