`include "opcodes.v"
`timescale 1ns/100ps

module cpu (readM, writeM, address, data, ackOutput, inputReady, reset_n, clk);
	output readM;
	output writeM;
	output [`WORD_SIZE-1:0] address;
	inout [`WORD_SIZE-1:0] data;
	input ackOutput;
	input inputReady;
	input reset_n;
	input clk;

	// CPU output
	reg readM;
	reg writeM;
	reg [`WORD_SIZE -1:0] address;

	// instruction sub parts
	reg [3:0]opcode;
	reg [1:0]rs;
	reg [1:0]rt;
	reg [1:0]rd;
	reg [5:0]func;
	reg [7:0]imm;
	reg [11:0]target_address;

	wire [`WORD_SIZE - 1:0] extended_imm;
	imm_generator immGen1(imm, extended_imm);

	reg [`WORD_SIZE - 1:0] registers[3:0];
	reg [`WORD_SIZE - 1:0] pc;
	reg write_data;

	integer i;
	initial begin
		address = 16'h0000;
		pc = 16'h000;
		for (i = 0; i< 4; i = i + 1) begin
			registers[i] = 16'h0000;
		end
		write_data = 0;
	end

	assign data = write_data ? registers[rt] : `WORD_SIZE'bz;

	/*
	wire [2:0] ALUOp;
	wire Regst, Jump, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;
	control_unit control_unit1(opcode, func, RegDst, Jump, Branch, MemRead, MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite);


	wire zero;
	wire[`WORD_SIZE] ALU_result;
	alu ALU(ALUOp, data_1, data_2, zero, ALU_reult);
	*/

	integer state; //state Identifier

	always @(inputReady) begin
	if(inputReady == 1 && state == 0)
		state = 1; //instruction fetch
	if(inputReady == 0 && state == 1)
		state = 2; //instruction execute
	if(inputReady == 1 && state == 2)
		state = 4; //read memory
	if(inputReady == 0 && state == 4)
		state = 3; //empty state(final state)
	end

	always @(ackOutput) begin
		if(ackOutput == 1)
			state = 5; //write memory
		if(ackOutput == 0)
			state = 3; //empty state(final state)
	end

	always @(state) begin
		if(state == 1) begin // I stage
			readM = 0;
			pc = pc + 1;

			opcode = data[15:12];
			rs = data[11:10];
			rt = data[9:8];
			rd = data[7:6];
			func = data[5:0];
			imm = data[7:0];
			target_address = data[11:0];
		end

		if(state == 2) begin
			case(opcode)
			`ADI_OP	:begin
				registers[rt] = (registers[rs] + extended_imm);
				end//4'd4

			`ORI_OP	:begin
				registers[rt] = (registers[rs] | $signed(imm));
			end	//4'd5

			`LHI_OP	:begin
				registers[rt] = ($signed(imm) << 8);
			end	//4'd6

			`LWD_OP	:begin
				address = (registers[rs] + extended_imm);
				readM = 1;
			end	//4'd7

			`SWD_OP	:begin
				address = (registers[rs] + extended_imm);
				write_data = 1;
				writeM = 1;
			end	//4'd8

			`BNE_OP	:begin
				if(registers[rs] != registers[rt]) begin
					pc = (pc + extended_imm);
				end
			end	//4'd0

			`BEQ_OP	:begin
				if(registers[rs] == registers[rt]) begin
					pc = (pc + extended_imm);
				end
			end	//4'd1

			`BGZ_OP	:begin
				if((registers[rs][`WORD_SIZE - 1] == 0) && (registers[rs] != 0)) begin
					pc = (pc + extended_imm);
				end
			end	//4'd2

			`BLZ_OP	:begin
				if((registers[rs][`WORD_SIZE - 1] == 1) && (registers[rs] != 0)) begin
					pc = (pc + extended_imm);
				end
			end	//4'd3

			`JMP_OP	:begin
				pc = (pc & 16'hf000);
				pc = (pc | $signed(target_address));
			end	//4'd9

			`JAL_OP :begin
				registers[2] = pc;
				pc = (pc & 16'hf000);
				pc = (pc | extended_imm);
			end	//4'd10

			default :begin
				case(func)
					`FUNC_ADD : begin
						registers[rd] = (registers[rs] + registers[rt]);
					end	//3'b000
					`FUNC_SUB : begin
						registers[rd] = (registers[rs] - registers[rt]);
					end //3'b001
					`FUNC_AND : begin
						registers[rd] = (registers[rs] & registers[rt]);
					end	//3'b010
					`FUNC_ORR :	begin
						registers[rd] = (registers[rs] | registers[rt]);
					end//3'b011
					`FUNC_NOT :	begin
						registers[rd] = ~registers[rs];
					end	//3'b100
					`FUNC_TCP :	begin
						registers[rd] = (~registers[rs] + 1);
					end	//3'b101
					`FUNC_SHL : begin
						registers[rd] = (registers[rs] << 1);
					end		//3'b110
					`FUNC_SHR : begin
						registers[rd] = resgisters[rs] >> 1;
						if(registers[rs][15] == 1)
							registers[rd] = registers[rd] + 16'h8000;
					end	//3'b111
					//`INST_FUNC_ADD : 	//6'd0
					//`INST_FUNC_SUB :	//6'd1
					//`INST_FUNC_AND :	//6'd2
					//`INST_FUNC_ORR :	//6'd3
					//`INST_FUNC_NOT :	//6'd4
					//`INST_FUNC_TCP :	//6'd5
					//`INST_FUNC_SHL :	//6'd6
					//`INST_FUNC_SHR :	//6'd7
					`INST_FUNC_JPR : begin
						pc = registers[rs];
					end	//6'd25
					`INST_FUNC_JRL : begin
						registers[2] = pc;
						pc = registers[rs];
					end	//6'd26
				endcase
			end	//4'd15 ALU, JPR, JRL
		endcase
		state = 3;
		end

	if(state == 4) begin
		readM = 0;
		registers[rt] = data;
		end

	if(state == 5) begin
		writeM = 0;
		write_data = 0;
		end
	end

	always @(posedge clk) begin
		state = 0;
		address = pc;
		readM = 1;
	end

endmodule
