Classic Timing Analyzer report for course-project
Fri Apr 28 21:01:04 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLC'
  7. Clock Hold: 'CLC'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                    ; To                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 22.849 ns                        ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; DBUS[14]                                                                                              ; CLC        ; --       ; 0            ;
; Clock Setup: 'CLC'           ; N/A                                      ; None          ; 50.12 MHz ( period = 19.952 ns ) ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11]       ; CLC        ; CLC      ; 0            ;
; Clock Hold: 'CLC'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; CLC        ; CLC      ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                         ;                                                                                                       ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLC             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLC'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                     ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]   ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10]  ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11]  ; CLC        ; CLC      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.678 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 52.84 MHz ( period = 18.924 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 8.855 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                          ;                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLC'                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                   ; To                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]  ; CLC        ; CLC      ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLC        ; CLC      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]  ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]  ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]  ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]  ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]   ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]  ; CLC        ; CLC      ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 2.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 2.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]   ; CLC        ; CLC      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLC        ; CLC      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 2.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]                                                                        ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]  ; CLC        ; CLC      ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                       ; None                       ; 3.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 3.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 3.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 3.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[12]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]  ; CLC        ; CLC      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[15]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]  ; CLC        ; CLC      ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]                                                                        ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 3.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[8]                                                                        ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[12]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC        ; CLC      ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]  ; CLC        ; CLC      ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]  ; CLC        ; CLC      ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC        ; CLC      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                       ; None                       ; 2.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 2.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                       ; None                       ; 2.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC        ; CLC      ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 3.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                       ; None                       ; 2.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                                ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]  ; CLC        ; CLC      ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]  ; CLC        ; CLC      ; None                       ; None                       ; 3.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]  ; CLC        ; CLC      ; None                       ; None                       ; 3.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]   ; CLC        ; CLC      ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11] ; CLC        ; CLC      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]   ; CLC        ; CLC      ; None                       ; None                       ; 3.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 3.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 3.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 3.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                       ; None                       ; 3.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]  ; CLC        ; CLC      ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]  ; CLC        ; CLC      ; None                       ; None                       ; 3.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]   ; CLC        ; CLC      ; None                       ; None                       ; 3.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                       ; None                       ; 3.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[15]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]  ; CLC        ; CLC      ; None                       ; None                       ; 3.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]  ; CLC        ; CLC      ; None                       ; None                       ; 3.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                              ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]  ; CLC        ; CLC      ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC        ; CLC      ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]   ; CLC        ; CLC      ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                       ; None                       ; 2.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC        ; CLC      ; None                       ; None                       ; 2.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC        ; CLC      ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC        ; CLC      ; None                       ; None                       ; 2.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                       ; None                       ; 2.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                 ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]    ; CLC        ; CLC      ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                               ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                       ; None                       ; 3.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                               ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                       ; None                       ; 2.812 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                                    ;                                                                                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                     ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 22.849 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.824 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.751 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.589 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                    ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.576 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.454 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.451 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 22.345 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 22.198 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                     ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 22.162 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                    ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.966 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.946 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.835 ns  ; CASH:inst|SET:inst10|TAG_MEM:inst|inst47                                                                                 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.800 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                    ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.763 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.517 ns  ; CASH:inst|SET:inst10|TAG_MEM:inst|inst47                                                                                 ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.452 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                    ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 21.430 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]                    ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.325 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                     ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.302 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                    ; DBUS[8]  ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.148 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 21.098 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 21.095 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]                   ; DBUS[12] ; CLC        ;
; N/A                                     ; None                                                ; 21.082 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 21.056 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                    ; DBUS[15] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg0   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg1   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg2   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg3   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg4   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg5   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg6   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg7   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg8   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg9   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg10  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.037 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg11  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 21.027 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                   ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.984 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                   ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.978 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg0  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg1  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg2  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg3  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg4  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg5  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg6  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg7  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg8  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg9  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg10 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.957 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg11 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.934 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                    ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg0  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg1  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg2  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg3  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg4  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg5  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg6  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg7  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg8  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg9  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg10 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.927 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg11 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.926 ns  ; CASH:inst|SET:inst10|TAG_MEM:inst|inst47                                                                                 ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.905 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.842 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                  ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.839 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                   ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.824 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                    ; DBUS[6]  ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg0  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg1  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg2  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg3  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg4  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg5  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg6  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg7  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg8  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg9  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg10 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.810 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg11 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.798 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                    ; DBUS[2]  ; CLC        ;
; N/A                                     ; None                                                ; 20.795 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                    ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg0   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg1   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg2   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg3   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg4   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg5   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg6   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg7   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg8   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg9   ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg10  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.764 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg11  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.755 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.732 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                   ; DBUS[15] ; CLC        ;
; N/A                                     ; None                                                ; 20.729 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.725 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                   ; DBUS[3]  ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                    ; DBUS[3]  ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg0  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg1  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg2  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg3  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg4  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg5  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg6  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg7  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg8  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg9  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg10 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.710 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg11 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.703 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                   ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.697 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                    ; DBUS[9]  ; CLC        ;
; N/A                                     ; None                                                ; 20.696 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                   ; DBUS[15] ; CLC        ;
; N/A                                     ; None                                                ; 20.690 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                     ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.656 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                     ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.652 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                    ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.650 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                     ; DBUS[8]  ; CLC        ;
; N/A                                     ; None                                                ; 20.647 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]                   ; DBUS[12] ; CLC        ;
; N/A                                     ; None                                                ; 20.615 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                    ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg0  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg1  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg2  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg3  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg4  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg5  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg6  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg7  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg8  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg9  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg10 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.604 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg11 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.600 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                    ; DBUS[4]  ; CLC        ;
; N/A                                     ; None                                                ; 20.591 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13]                  ; DBUS[13] ; CLC        ;
; N/A                                     ; None                                                ; 20.587 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                   ; DBUS[8]  ; CLC        ;
; N/A                                     ; None                                                ; 20.560 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[3]  ; CLC        ;
; N/A                                     ; None                                                ; 20.559 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                   ; DBUS[2]  ; CLC        ;
; N/A                                     ; None                                                ; 20.548 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                     ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.536 ns  ; CASH:inst|SET:inst10|TAG_MEM:inst|inst47                                                                                 ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.533 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                   ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.518 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[4]  ; CLC        ;
; N/A                                     ; None                                                ; 20.491 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                   ; DBUS[1]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10  ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.489 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11  ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.480 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                    ; DBUS[10] ; CLC        ;
; N/A                                     ; None                                                ; 20.474 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                   ; DBUS[10] ; CLC        ;
; N/A                                     ; None                                                ; 20.474 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                  ; DBUS[15] ; CLC        ;
; N/A                                     ; None                                                ; 20.473 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                    ; DBUS[7]  ; CLC        ;
; N/A                                     ; None                                                ; 20.462 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]                  ; DBUS[11] ; CLC        ;
; N/A                                     ; None                                                ; 20.457 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                    ; DBUS[8]  ; CLC        ;
; N/A                                     ; None                                                ; 20.441 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                    ; DBUS[7]  ; CLC        ;
; N/A                                     ; None                                                ; 20.440 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.418 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                    ; DBUS[4]  ; CLC        ;
; N/A                                     ; None                                                ; 20.415 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                    ; DBUS[9]  ; CLC        ;
; N/A                                     ; None                                                ; 20.412 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                   ; DBUS[4]  ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg0  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg1  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg2  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg3  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg4  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg5  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg6  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg7  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg8  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg9  ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg10 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.407 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg11 ; DBUS[14] ; CLC        ;
; N/A                                     ; None                                                ; 20.399 ns  ; CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]                  ; DBUS[12] ; CLC        ;
; N/A                                     ; None                                                ; 20.393 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]                  ; DBUS[15] ; CLC        ;
; N/A                                     ; None                                                ; 20.377 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[8]  ; CLC        ;
; N/A                                     ; None                                                ; 20.376 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]                  ; DBUS[12] ; CLC        ;
; N/A                                     ; None                                                ; 20.373 ns  ; CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                  ; DBUS[10] ; CLC        ;
; N/A                                     ; None                                                ; 20.371 ns  ; CASH:inst|SET:inst11|TAG_MEM:inst|inst47                                                                                 ; DBUS[0]  ; CLC        ;
; N/A                                     ; None                                                ; 20.370 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg0   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.370 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg1   ; DBUS[5]  ; CLC        ;
; N/A                                     ; None                                                ; 20.370 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg2   ; DBUS[5]  ; CLC        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                          ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Apr 28 21:01:02 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[0]~259"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[0]~14"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~80"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~245"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]~13"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~75"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[2]~231"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~70"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[2]~12"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~217"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[3]~11"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~65"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[4]~203"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~60"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~10"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[5]~189"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[5]~9"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~55"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[6]~175"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[6]~8"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~50"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[7]~161"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[7]~7"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~45"
Warning: Found combinational loop of 4 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[8]~147"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~6"
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[8]~147DUPLICATE"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[8]~40"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[9]~132"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[9]~5"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[9]~35"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[10]~118"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[10]~4"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[10]~30"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[11]~104"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[11]~3"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[11]~25"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[12]~90"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[12]~20"
Warning: Found combinational loop of 3 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[13]~0"
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[13]~76"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[13]~15"
Warning: Found combinational loop of 3 nodes
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[14]~1"
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[14]~63"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[14]~10"
Warning: Found combinational loop of 3 nodes
    Warning: Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[15]~49"
    Warning: Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[15]~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLC" is an undefined clock
Warning: Found 565 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "CASH:inst|SET:inst10|DATA_MEM:inst3|inst7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|inst3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|DATA_MEM:inst3|inst15" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst15" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|DATA_MEM:inst3|inst9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst10" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|inst4~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|DATA_MEM:inst3|inst12" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst13" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|inst4~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|inst7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|DATA_MEM:inst3|inst7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|DATA_MEM:inst3|inst15" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|inst4~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|DATA_MEM:inst3|inst12" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|inst4~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|inst7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|DATA_MEM:inst3|inst9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|inst4~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "CU:inst2|lpm_decode4:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~6" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~9" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|inst46~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst46~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|inst8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|inst8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst5" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|inst8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|inst8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a7~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[7]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a6~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a13~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a12~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a14~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[14]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a10~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[10]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[11]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[18]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a15~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[15]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|inst10" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|inst10" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst19" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|inst8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst20" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|inst8" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|inst8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|inst10" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|inst8" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|inst10" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a8~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[8]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a16~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[16]" as buffer
    Info: Detected gated clock "CU:inst2|lpm_decode4:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst26" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|inst26" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|inst44~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst44~0" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a5~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[5]" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst47" as buffer
    Info: Detected ripple clock "CASH:inst|SET:inst10|TAG_MEM:inst|inst47" as buffer
    Info: Detected gated clock "CASH:inst|inst12~0" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst10|TAG_MEM:inst|inst44~1" as buffer
    Info: Detected gated clock "CASH:inst|SET:inst11|TAG_MEM:inst|inst44~1" as buffer
    Info: Detected gated clock "CASH:inst|inst13~0" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[17]" as buffer
Info: Clock "CLC" has Internal fmax of 50.12 MHz between source register "CASH:inst|SET:inst11|TAG_MEM:inst|inst47" and destination register "CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]" (period= 19.952 ns)
    Info: + Longest register to register delay is 2.026 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y16_N29; Fanout = 4; REG Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst47'
        Info: 2: + IC(0.593 ns) + CELL(0.053 ns) = 0.646 ns; Loc. = LCCOMB_X14_Y14_N12; Fanout = 58; COMB Node = 'CASH:inst|inst14'
        Info: 3: + IC(0.634 ns) + CELL(0.746 ns) = 2.026 ns; Loc. = LCFF_X15_Y11_N1; Fanout = 21; REG Node = 'CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.799 ns ( 39.44 % )
        Info: Total interconnect delay = 1.227 ns ( 60.56 % )
    Info: - Smallest clock skew is -7.766 ns
        Info: + Shortest clock path from clock "CLC" to destination register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 357; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 870; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N1; Fanout = 21; REG Node = 'CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: - Longest clock path from clock "CLC" to source register is 10.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 357; CLK Node = 'CLC'
            Info: 2: + IC(1.477 ns) + CELL(0.617 ns) = 2.948 ns; Loc. = M4K_X8_Y17; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11'
            Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.798 ns; Loc. = M4K_X8_Y17; Fanout = 18; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[9]'
            Info: 4: + IC(1.258 ns) + CELL(0.378 ns) = 6.434 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.618 ns) + CELL(0.225 ns) = 7.277 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 4; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]'
            Info: 6: + IC(0.293 ns) + CELL(0.378 ns) = 7.948 ns; Loc. = LCCOMB_X14_Y16_N8; Fanout = 59; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst5'
            Info: 7: + IC(0.294 ns) + CELL(0.228 ns) = 8.470 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 32; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst20'
            Info: 8: + IC(0.271 ns) + CELL(0.357 ns) = 9.098 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 28; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst26'
            Info: 9: + IC(0.515 ns) + CELL(0.618 ns) = 10.231 ns; Loc. = LCFF_X13_Y16_N29; Fanout = 4; REG Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst47'
            Info: Total cell delay = 5.505 ns ( 53.81 % )
            Info: Total interconnect delay = 4.726 ns ( 46.19 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLC" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]" and destination pin or register "CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]" for clock "CLC" (Hold time is 11.102 ns)
    Info: + Largest clock skew is 12.838 ns
        Info: + Longest clock path from clock "CLC" to destination register is 15.318 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 357; CLK Node = 'CLC'
            Info: 2: + IC(1.477 ns) + CELL(0.617 ns) = 2.948 ns; Loc. = M4K_X8_Y17; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11'
            Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.798 ns; Loc. = M4K_X8_Y17; Fanout = 18; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[9]'
            Info: 4: + IC(0.921 ns) + CELL(0.378 ns) = 6.097 ns; Loc. = LCCOMB_X11_Y14_N0; Fanout = 2; COMB Node = 'CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.567 ns) + CELL(0.378 ns) = 7.042 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 2; COMB Node = 'CASH:inst|SET:inst10|TAG_MEM:inst|inst5~0'
            Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 7.561 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 57; COMB Node = 'CASH:inst|SET:inst10|TAG_MEM:inst|inst5'
            Info: 7: + IC(0.297 ns) + CELL(0.346 ns) = 8.204 ns; Loc. = LCCOMB_X14_Y14_N28; Fanout = 1; COMB Node = 'CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|inst10'
            Info: 8: + IC(0.425 ns) + CELL(0.378 ns) = 9.007 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 28; COMB Node = 'CASH:inst|SET:inst10|TAG_MEM:inst|inst26'
            Info: 9: + IC(0.245 ns) + CELL(0.712 ns) = 9.964 ns; Loc. = LCFF_X14_Y14_N15; Fanout = 4; REG Node = 'CASH:inst|SET:inst10|TAG_MEM:inst|inst47'
            Info: 10: + IC(0.657 ns) + CELL(0.225 ns) = 10.846 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 4; COMB Node = 'CASH:inst|SET:inst10|inst7'
            Info: 11: + IC(1.016 ns) + CELL(0.225 ns) = 12.087 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 9; COMB Node = 'CASH:inst|SET:inst10|DATA_MEM:inst3|inst9'
            Info: 12: + IC(1.952 ns) + CELL(0.000 ns) = 14.039 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CASH:inst|SET:inst10|DATA_MEM:inst3|inst9~clkctrl'
            Info: 13: + IC(0.661 ns) + CELL(0.618 ns) = 15.318 ns; Loc. = LCFF_X21_Y14_N31; Fanout = 1; REG Node = 'CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 6.853 ns ( 44.74 % )
            Info: Total interconnect delay = 8.465 ns ( 55.26 % )
        Info: - Shortest clock path from clock "CLC" to source register is 2.480 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 357; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 870; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y14_N5; Fanout = 1; REG Node = 'CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 1.472 ns ( 59.35 % )
            Info: Total interconnect delay = 1.008 ns ( 40.65 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N5; Fanout = 1; REG Node = 'CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 3; COMB Node = 'Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~239'
        Info: 3: + IC(0.000 ns) + CELL(0.349 ns) = 0.682 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 5; COMB LOOP Node = 'Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~245'
            Info: Loc. = LCCOMB_X22_Y14_N10; Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~245"
            Info: Loc. = LCCOMB_X21_Y11_N22; Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~75"
            Info: Loc. = LCCOMB_X22_Y14_N20; Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]~13"
        Info: 4: + IC(0.232 ns) + CELL(0.053 ns) = 0.967 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 32; COMB Node = 'Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~274'
        Info: 5: + IC(0.515 ns) + CELL(0.309 ns) = 1.791 ns; Loc. = LCFF_X21_Y14_N31; Fanout = 1; REG Node = 'CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.044 ns ( 58.29 % )
        Info: Total interconnect delay = 0.747 ns ( 41.71 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLC" to destination pin "DBUS[14]" through register "CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]" is 22.849 ns
    Info: + Longest clock path from clock "CLC" to source register is 14.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 357; CLK Node = 'CLC'
        Info: 2: + IC(1.477 ns) + CELL(0.617 ns) = 2.948 ns; Loc. = M4K_X8_Y17; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a9~porta_address_reg11'
        Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.798 ns; Loc. = M4K_X8_Y17; Fanout = 18; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|q_a[9]'
        Info: 4: + IC(1.258 ns) + CELL(0.378 ns) = 6.434 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0'
        Info: 5: + IC(0.618 ns) + CELL(0.225 ns) = 7.277 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 4; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]'
        Info: 6: + IC(0.293 ns) + CELL(0.378 ns) = 7.948 ns; Loc. = LCCOMB_X14_Y16_N8; Fanout = 59; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst5'
        Info: 7: + IC(0.294 ns) + CELL(0.228 ns) = 8.470 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 32; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst20'
        Info: 8: + IC(0.271 ns) + CELL(0.357 ns) = 9.098 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 28; COMB Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst26'
        Info: 9: + IC(0.515 ns) + CELL(0.712 ns) = 10.325 ns; Loc. = LCFF_X13_Y16_N29; Fanout = 4; REG Node = 'CASH:inst|SET:inst11|TAG_MEM:inst|inst47'
        Info: 10: + IC(0.420 ns) + CELL(0.228 ns) = 10.973 ns; Loc. = LCCOMB_X13_Y16_N24; Fanout = 4; COMB Node = 'CASH:inst|SET:inst11|inst7'
        Info: 11: + IC(0.573 ns) + CELL(0.053 ns) = 11.599 ns; Loc. = LCCOMB_X14_Y17_N18; Fanout = 9; COMB Node = 'CASH:inst|SET:inst11|DATA_MEM:inst3|inst15'
        Info: 12: + IC(1.565 ns) + CELL(0.000 ns) = 13.164 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CASH:inst|SET:inst11|DATA_MEM:inst3|inst15~clkctrl'
        Info: 13: + IC(0.672 ns) + CELL(0.618 ns) = 14.454 ns; Loc. = LCFF_X26_Y12_N17; Fanout = 1; REG Node = 'CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]'
        Info: Total cell delay = 6.498 ns ( 44.96 % )
        Info: Total interconnect delay = 7.956 ns ( 55.04 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 8.301 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N17; Fanout = 1; REG Node = 'CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 1; COMB Node = 'CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[14]~0'
        Info: 3: + IC(1.030 ns) + CELL(0.272 ns) = 1.635 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 5; COMB Node = 'Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[14]~62'
        Info: 4: + IC(0.000 ns) + CELL(2.177 ns) = 3.812 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 2; COMB LOOP Node = 'MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[14]~1'
            Info: Loc. = LCCOMB_X19_Y13_N22; Node "Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[14]~10"
            Info: Loc. = LCCOMB_X22_Y11_N4; Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[14]~1"
            Info: Loc. = LCCOMB_X23_Y13_N12; Node "Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[14]~63"
        Info: 5: + IC(0.581 ns) + CELL(0.053 ns) = 4.446 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 2; COMB Node = 'Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[14]~63DUPLICATE'
        Info: 6: + IC(1.923 ns) + CELL(1.932 ns) = 8.301 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'DBUS[14]'
        Info: Total cell delay = 4.767 ns ( 57.43 % )
        Info: Total interconnect delay = 3.534 ns ( 42.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Fri Apr 28 21:01:04 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


