Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  c:/altera/13.0sp1/quartus/bin64/
Quartus sim root      :  c:/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  active-hdl
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  sum_top.vho
Sim SDF File       :  sum_top_vhd.sdo
Sim dir               :  simulation\activehdl

=======================================================

Info: Starting NativeLink simulation with Active-HDL software
Sourced NativeLink script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/active-hdl.tcl
Warning: File sum_top_sim_gate_vhdl.do already exists - backing up current file as sum_top_sim_gate_vhdl.do.bak
Probing asim_log
Active-HDL Info: createdesign sum_top D:/DE2/sum/simulation/activehdl
Active-HDL Info: # Design sum_top created
Active-HDL Info: opendesign -a sum_top.adf
Active-HDL Info: # Design: Creating new workspace file: "D:\DE2\sum\simulation\activehdl\sum_top\sum_top.aws"
Active-HDL Info: # Design: 13:57, 20 ������� 2021 �.
Active-HDL Info: # Design: Opening design "D:\DE2\sum\simulation\activehdl\sum_top\sum_top.adf"
Active-HDL Info: waveformmode ASDB
Active-HDL Info: alib  vhdl_libs/cycloneii_vhdl
Active-HDL Info: # Library Manager: Library "cycloneii_vhdl" attached.
Active-HDL Info: amap cycloneii vhdl_libs/cycloneii_vhdl
Active-HDL Info: # Library Manager: Library "cycloneii" attached.
Active-HDL Info: acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
Active-HDL Info: # File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
Active-HDL Info: # Compile Package "cycloneii_atom_pack"
Active-HDL Info: # Compile Package Body "cycloneii_atom_pack"
Active-HDL Info: # Compile Package "cycloneii_pllpack"
Active-HDL Info: # Compile Package Body "cycloneii_pllpack"
Active-HDL Info: # Compile Entity "cycloneii_dffe"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_dffe"
Active-HDL Info: # Compile Entity "cycloneii_mux21"
Active-HDL Info: # Compile Architecture "AltVITAL" of Entity "cycloneii_mux21"
Active-HDL Info: # Compile Entity "cycloneii_mux41"
Active-HDL Info: # Compile Architecture "AltVITAL" of Entity "cycloneii_mux41"
Active-HDL Info: # Compile Entity "cycloneii_and1"
Active-HDL Info: # Compile Architecture "AltVITAL" of Entity "cycloneii_and1"
Active-HDL Info: # Compile Entity "cycloneii_ram_register"
Active-HDL Info: # Compile Architecture "reg_arch" of Entity "cycloneii_ram_register"
Active-HDL Info: # Compile Entity "cycloneii_ram_pulse_generator"
Active-HDL Info: # Compile Architecture "pgen_arch" of Entity "cycloneii_ram_pulse_generator"
Active-HDL Info: # Compile Entity "cycloneii_ram_block"
Active-HDL Info: # Compile Architecture "block_arch" of Entity "cycloneii_ram_block"
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2544, 0): Non resolved signal "mem_invalidate" may have multiple sources.
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2546, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2552, 0): Non resolved signal "mem_invalidate_loc" may have multiple sources.
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2553, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
Active-HDL Info: # Compile Entity "cycloneii_jtag"
Active-HDL Info: # Compile Architecture "architecture_jtag" of Entity "cycloneii_jtag"
Active-HDL Info: # Compile Entity "cycloneii_crcblock"
Active-HDL Info: # Compile Architecture "architecture_crcblock" of Entity "cycloneii_crcblock"
Active-HDL Info: # Compile Entity "cycloneii_asmiblock"
Active-HDL Info: # Compile Architecture "architecture_asmiblock" of Entity "cycloneii_asmiblock"
Active-HDL Warning: # Warning: DAGGEN_0002: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2701, 0): Process has no effect - no sequential statements.
Active-HDL Info: # Compile Entity "cycloneii_m_cntr"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_m_cntr"
Active-HDL Info: # Compile Entity "cycloneii_n_cntr"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_n_cntr"
Active-HDL Info: # Compile Entity "cycloneii_scale_cntr"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_scale_cntr"
Active-HDL Info: # Compile Entity "cycloneii_pll_reg"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_pll_reg"
Active-HDL Info: # Compile Entity "cycloneii_pll"
Active-HDL Info: # Compile Architecture "vital_pll" of Entity "cycloneii_pll"
Active-HDL Info: # Compile Entity "cycloneii_routing_wire"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_routing_wire"
Active-HDL Info: # Compile Entity "cycloneii_lcell_ff"
Active-HDL Info: # Compile Architecture "vital_lcell_ff" of Entity "cycloneii_lcell_ff"
Active-HDL Info: # Compile Entity "cycloneii_lcell_comb"
Active-HDL Info: # Compile Architecture "vital_lcell_comb" of Entity "cycloneii_lcell_comb"
Active-HDL Info: # Compile Entity "cycloneii_asynch_io"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_asynch_io"
Active-HDL Info: # Compile Entity "cycloneii_io"
Active-HDL Info: # Compile Architecture "structure" of Entity "cycloneii_io"
Active-HDL Info: # Compile Entity "cycloneii_clk_delay_ctrl"
Active-HDL Info: # Compile Architecture "vital_clk_delay_ctrl" of Entity "cycloneii_clk_delay_ctrl"
Active-HDL Info: # Compile Entity "cycloneii_clk_delay_cal_ctrl"
Active-HDL Info: # Compile Architecture "vital_clk_delay_cal_ctrl" of Entity "cycloneii_clk_delay_cal_ctrl"
Active-HDL Info: # Compile Entity "cycloneii_mac_data_reg"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_data_reg" of Entity "cycloneii_mac_data_reg"
Active-HDL Info: # Compile Entity "cycloneii_mac_sign_reg"
Active-HDL Info: # Compile Architecture "cycloneii_mac_sign_reg" of Entity "cycloneii_mac_sign_reg"
Active-HDL Info: # Compile Entity "cycloneii_mac_mult_internal"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_mult_internal" of Entity "cycloneii_mac_mult_internal"
Active-HDL Info: # Compile Entity "cycloneii_mac_mult"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_mult" of Entity "cycloneii_mac_mult"
Active-HDL Info: # Compile Entity "cycloneii_mac_out"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_out" of Entity "cycloneii_mac_out"
Active-HDL Info: # Compile Entity "cycloneii_ena_reg"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_ena_reg"
Active-HDL Info: # Compile Entity "cycloneii_clkctrl"
Active-HDL Info: # Compile Architecture "vital_clkctrl" of Entity "cycloneii_clkctrl"
Active-HDL Info: # Compile success 0 Errors 5 Warnings  Analysis time :  0.7 [s]
Active-HDL Info: acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
Active-HDL Info: # File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
Active-HDL Info: # Compile Package "cycloneii_components"
Active-HDL Info: # Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
Active-HDL Info: addfile -c -auto D:/DE2/sum/simulation/activehdl/sum_top.vho
Active-HDL Info: # Adding file D:\DE2\sum\simulation\activehdl\sum_top.vho ... Done
Active-HDL Info: addfile -c -auto D:/DE2/sum/simulation/activehdl/sum_top_vhd.sdo
Active-HDL Info: # Adding file D:\DE2\sum\simulation\activehdl\sum_top_vhd.sdo ... Done
Active-HDL Info: addfile -c -auto D:/DE2/sum/src/sum_top_tb.vhd
Active-HDL Info: # Adding file D:\DE2\sum\src\sum_top_tb.vhd ... Done
Active-HDL Info: comp -reorder
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/sum/simulation/activehdl/sum_top/src/sum_top.vho
Active-HDL Info: # Compile Entity "sum_top"
Active-HDL Info: # Compile Architecture "structure" of Entity "sum_top"
Active-HDL Info: # File: D:/DE2/sum/simulation/activehdl/sum_top/src/sum_top_tb.vhd
Active-HDL Info: # Compile Entity "sum_top_tb"
Active-HDL Info: # Compile Architecture "tb" of Entity "sum_top_tb"
Active-HDL Info: # Top-level unit(s) detected:
Active-HDL Info: # Entity => sum_top_tb
Active-HDL Info: # Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
Active-HDL Info: # ELBREAD: Elaboration process.
Active-HDL Info: # ELBREAD: Elaboration time 0.0 [s].
Active-HDL Info: asim +access +r -t 1ps +transport_int_delays +transport_path_delays -sdftyp /sum_top_tb/sum1=sum_top_vhd.sdo -L sum_top -L work -L cycloneii  sum_top_tb
Active-HDL Info: # ELBREAD: Elaboration process.
Active-HDL Warning: # ELBREAD: Warning: Cannot find library work.
Active-HDL Info: # ELBREAD: Elaboration time 0.0 [s].
Active-HDL Info: # VSIM: Stack memory: 32MB
Active-HDL Info: # VSIM: Retval memory: 32MB
Active-HDL Info: # KERNEL: Main thread initiated.
Active-HDL Info: # KERNEL: Kernel process initialization phase.
Active-HDL Info: # ELAB2: Elaboration final pass...
Active-HDL Info: # KERNEL: PLI/VHPI kernel's engine initialization done.
Active-HDL Info: # PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
Active-HDL Info: # VHPI: Loading library 'systf.dll'
Active-HDL Info: # ELAB2: Create instances ...
Active-HDL Info: # KERNEL: Time resolution set to 1ps.
Active-HDL Info: # ELAB2: Create instances complete.
Active-HDL Info: # SLP: Started
Active-HDL Info: # SLP: Elaboration phase ...
Active-HDL Info: # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
Active-HDL Info: # SLP: Finished : 0.0 [s]
Active-HDL Info: # ELAB2: Elaboration final pass complete - time: 0.0 [s].
Active-HDL Warning: # KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
Active-HDL Warning: # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
Active-HDL Info: # SDF: 39 generic(s) read from sum_top_vhd.sdo
Active-HDL Info: # SDF: SDF load & update time: 0.0 [s].
Active-HDL Info: # SDF: 39 SDF entries loaded while 39 entries read
Active-HDL Info: # KERNEL: Kernel process initialization done.
Active-HDL Info: # Allocation: Simulator allocated 7715 kB (elbread=1281 elab2=5962 kernel=170 sdf=300)
Active-HDL Info: # KERNEL: ASDB file was created in location D:\DE2\sum\simulation\activehdl\sum_top\src\wave.asdb
Active-HDL Info: #  13:57, 20 ������� 2021 �.
Active-HDL Info: #  Simulation has been initialized
Active-HDL Info: wave *
Active-HDL Info: # 7 signal(s) traced.
Active-HDL Info: run  
Active-HDL Info: # Waveform file 'untitled.awc' connected to 'D:/DE2/sum/simulation/activehdl/sum_top/src/wave.asdb'.
Active-HDL Info: # EXECUTION:: NOTE   : Test Start
Active-HDL Info: # EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
Active-HDL Info: # RUNTIME: Info: RUNTIME_0142 sum_top_tb.vhd (72): finish called.
Active-HDL Info: # KERNEL: Time: 1680 ns,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
Active-HDL Info: # KERNEL: stopped at time: 1680 ns
Active-HDL Info: # VSIM: Simulation has finished. There are no more test vectors to simulate.
Active-HDL Info: restart
Active-HDL Info: # ELBREAD: Elaboration process.
Active-HDL Warning: # ELBREAD: Warning: Cannot find library work.
Active-HDL Info: # ELBREAD: Elaboration time 0.0 [s].
Active-HDL Info: # KERNEL: Main thread initiated.
Active-HDL Info: # KERNEL: Kernel process initialization phase.
Active-HDL Info: # ELAB2: Elaboration final pass...
Active-HDL Info: # KERNEL: PLI/VHPI kernel's engine initialization done.
Active-HDL Info: # PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
Active-HDL Info: # VHPI: Loading library 'systf.dll'
Active-HDL Info: # ELAB2: Create instances ...
Active-HDL Info: # KERNEL: Time resolution set to 1ps.
Active-HDL Info: # ELAB2: Create instances complete.
Active-HDL Info: # SLP: Started
Active-HDL Info: # SLP: Elaboration phase ...
Active-HDL Info: # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
Active-HDL Info: # SLP: Finished : 0.0 [s]
Active-HDL Info: # ELAB2: Elaboration final pass complete - time: 0.0 [s].
Active-HDL Warning: # KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
Active-HDL Warning: # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
Active-HDL Info: # SDF: 39 generic(s) read from sum_top_vhd.sdo
Active-HDL Info: # SDF: SDF load & update time: 0.0 [s].
Active-HDL Info: # SDF: 39 SDF entries loaded while 39 entries read
Active-HDL Info: # KERNEL: Kernel process initialization done.
Active-HDL Info: # Allocation: Simulator allocated 7723 kB (elbread=1281 elab2=5962 kernel=170 sdf=308)
Active-HDL Info: # KERNEL: ASDB file was created in location D:\DE2\sum\simulation\activehdl\sum_top\src\wave.asdb
Active-HDL Info: #  14:04, 20 ������� 2021 �.
Active-HDL Info: #  Simulation has been initialized
Active-HDL Info: # Waveform file 'untitled.awc' connected to 'D:/DE2/sum/simulation/activehdl/sum_top/src/wave.asdb'.
Active-HDL Info: run
Active-HDL Info: # EXECUTION:: NOTE   : Test Start
Active-HDL Info: # EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
Active-HDL Info: # RUNTIME: Info: RUNTIME_0142 sum_top_tb.vhd (72): finish called.
Active-HDL Info: # KERNEL: Time: 1680 ns,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
Active-HDL Info: # KERNEL: stopped at time: 1680 ns
Active-HDL Info: # VSIM: Simulation has finished. There are no more test vectors to simulate.
Active-HDL Info: restart
Active-HDL Info: # ELBREAD: Elaboration process.
Active-HDL Warning: # ELBREAD: Warning: Cannot find library work.
Active-HDL Info: # ELBREAD: Elaboration time 0.0 [s].
Active-HDL Info: # KERNEL: Main thread initiated.
Active-HDL Info: # KERNEL: Kernel process initialization phase.
Active-HDL Info: # ELAB2: Elaboration final pass...
Active-HDL Info: # KERNEL: PLI/VHPI kernel's engine initialization done.
Active-HDL Info: # PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
Active-HDL Info: # VHPI: Loading library 'systf.dll'
Active-HDL Info: # ELAB2: Create instances ...
Active-HDL Info: # KERNEL: Time resolution set to 1ps.
Active-HDL Info: # ELAB2: Create instances complete.
Active-HDL Info: # SLP: Started
Active-HDL Info: # SLP: Elaboration phase ...
Active-HDL Info: # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
Active-HDL Info: # SLP: Finished : 0.0 [s]
Active-HDL Info: # ELAB2: Elaboration final pass complete - time: 0.0 [s].
Active-HDL Warning: # KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
Active-HDL Warning: # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
Active-HDL Info: # SDF: 39 generic(s) read from sum_top_vhd.sdo
Active-HDL Info: # SDF: SDF load & update time: 0.0 [s].
Active-HDL Info: # SDF: 39 SDF entries loaded while 39 entries read
Active-HDL Info: # KERNEL: Kernel process initialization done.
Active-HDL Info: # Allocation: Simulator allocated 7731 kB (elbread=1281 elab2=5962 kernel=170 sdf=316)
Active-HDL Info: # KERNEL: ASDB file was created in location D:\DE2\sum\simulation\activehdl\sum_top\src\wave.asdb
Active-HDL Info: #  14:05, 20 ������� 2021 �.
Active-HDL Info: #  Simulation has been initialized
Active-HDL Info: # Waveform file 'untitled.awc' connected to 'D:/DE2/sum/simulation/activehdl/sum_top/src/wave.asdb'.
Active-HDL Info: endsim
Active-HDL Info: # VSIM: Simulation has finished.
Info: NativeLink simulation flow was successful
