$date
  Sun Mar 14 21:08:16 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module t_ff_tb $end
$var reg 1 ! t $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ q $end
$var reg 1 % qbar $end
$scope module uut $end
$var reg 1 & t $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) q $end
$var reg 1 * qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
0$
1%
1&
1'
0(
0)
1*
#10000000
0"
1$
0%
0'
1)
0*
#20000000
1"
1'
#30000000
0"
0$
1%
0'
0)
1*
#40000000
1"
1'
#50000000
0"
1$
0%
0'
1)
0*
#60000000
1"
1'
#70000000
0"
0$
1%
0'
0)
1*
#80000000
1"
1'
#90000000
0"
1$
0%
0'
1)
0*
#100000000
1"
1'
#110000000
0"
0$
1%
0'
0)
1*
#120000000
