// Seed: 4268868866
module module_0 (
    output logic id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_9,
    input tri id_6,
    input supply0 id_7
    , id_10
);
  logic [-1 'b0 : 1] id_11, id_12;
  localparam id_13 = 1;
  logic [-1 : 1] id_14;
  always @(posedge 1 == -1)
    if (id_13) begin : LABEL_0
      wait (-1);
      id_0 = -1'd0;
      id_11 <= -1;
    end else disable id_15;
  logic id_16;
  assign id_14 = id_3;
  wire id_17;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output wor   id_5
);
  always @(posedge 1 <= id_3)
    if (1'b0) begin : LABEL_0
      id_0 <= -1;
    end
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
