{
    "abstract": "We propose an open-source end-to-end logic optimization framework for large-scale boolean network with reinforcement learning.",
    "arxivId": "2403.17395",
    "authors": [
        {
            "authorId": "2281078886",
            "name": "Zhen Li",
            "url": "https://www.semanticscholar.org/author/2281078886"
        },
        {
            "authorId": "2182569327",
            "name": "Kaixiang Zhu",
            "url": "https://www.semanticscholar.org/author/2182569327"
        },
        {
            "authorId": "3133298",
            "name": "Xuegong Zhou",
            "url": "https://www.semanticscholar.org/author/3133298"
        },
        {
            "authorId": "2257794789",
            "name": "Lingli Wang",
            "url": "https://www.semanticscholar.org/author/2257794789"
        }
    ],
    "citationVelocity": 0,
    "citations": [],
    "corpusId": 268691657,
    "doi": "10.48550/arXiv.2403.17395",
    "fieldsOfStudy": [
        "Computer Science"
    ],
    "influentialCitationCount": 0,
    "isOpenAccess": false,
    "isPublisherLicensed": true,
    "is_open_access": false,
    "is_publisher_licensed": true,
    "numCitedBy": 0,
    "numCiting": 24,
    "paperId": "d2fb923e61355016913985cf47074da4fccbdef2",
    "references": [
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2114899132",
                    "name": "Yu Qian"
                },
                {
                    "authorId": "3133298",
                    "name": "Xuegong Zhou"
                },
                {
                    "authorId": "2261393105",
                    "name": "Hao Zhou"
                },
                {
                    "authorId": "2257794789",
                    "name": "Lingli Wang"
                }
            ],
            "doi": "10.1145/3632174",
            "intent": [
                "background",
                "methodology"
            ],
            "isInfluential": true,
            "paperId": "ca23bcd8efa863a35ccf4bc719820ceead0c8759",
            "title": "An Efficient Reinforcement Learning Based Framework for Exploring Logic Synthesis",
            "url": "https://www.semanticscholar.org/paper/ca23bcd8efa863a35ccf4bc719820ceead0c8759",
            "venue": "ACM Trans. Design Autom. Electr. Syst.",
            "year": 2023
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2624177",
                    "name": "Georgios Tziantzioulis"
                },
                {
                    "authorId": "47350098",
                    "name": "Ting-Jung Chang"
                },
                {
                    "authorId": "2481591",
                    "name": "Jonathan Balkind"
                },
                {
                    "authorId": "2112281864",
                    "name": "Jinzheng Tu"
                },
                {
                    "authorId": "2153408598",
                    "name": "Fei Gao"
                },
                {
                    "authorId": "1752172",
                    "name": "D. Wentzlaff"
                }
            ],
            "doi": "10.1109/tcad.2021.3096794",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "6ee212b32246e930bd0e0dffb12243052d6f4041",
            "title": "OPDB: A Scalable and Modular Design Benchmark",
            "url": "https://www.semanticscholar.org/paper/6ee212b32246e930bd0e0dffb12243052d6f4041",
            "venue": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
            "year": 2022
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2144701172",
                    "name": "Xiaoxi Wang"
                },
                {
                    "authorId": "35684112",
                    "name": "Moucheng Yang"
                },
                {
                    "authorId": "2110123582",
                    "name": "Zhen Li"
                },
                {
                    "authorId": "2151976301",
                    "name": "Lingli Wang"
                }
            ],
            "doi": "10.1109/ICFPT52863.2021.9609877",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "b3f7d7aead54d713476cc9fa19fcb2ca75fd40e8",
            "title": "Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning",
            "url": "https://www.semanticscholar.org/paper/b3f7d7aead54d713476cc9fa19fcb2ca75fd40e8",
            "venue": "2021 International Conference on Field-Programmable Technology (ICFPT)",
            "year": 2021
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2074521872",
                    "name": "Scott Temple"
                },
                {
                    "authorId": "144227702",
                    "name": "Walter Lau Neto"
                },
                {
                    "authorId": "2139163865",
                    "name": "Ashton Snelgrove"
                },
                {
                    "authorId": "2109836956",
                    "name": "Xifan Tang"
                },
                {
                    "authorId": "1742289",
                    "name": "P. Gaillardon"
                }
            ],
            "doi": "10.1109/dac18074.2021.9586215",
            "intent": [
                "background",
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "9fffcaf7ead2af1736f7e8efb2324730ae04d6b2",
            "title": "Invited: Getting the Most out of your Circuits with Heterogeneous Logic Synthesis",
            "url": "https://www.semanticscholar.org/paper/9fffcaf7ead2af1736f7e8efb2324730ae04d6b2",
            "venue": "2021 58th ACM/IEEE Design Automation Conference (DAC)",
            "year": 2021
        },
        {
            "arxivId": "2111.06178",
            "authors": [
                {
                    "authorId": "2037486711",
                    "name": "Antoine Grosnit"
                },
                {
                    "authorId": "3428619",
                    "name": "C. Malherbe"
                },
                {
                    "authorId": "2892430",
                    "name": "Rasul Tutunov"
                },
                {
                    "authorId": "1470501980",
                    "name": "Xingchen Wan"
                },
                {
                    "authorId": "48094081",
                    "name": "Jun Wang"
                },
                {
                    "authorId": "46257744",
                    "name": "H. Ammar"
                }
            ],
            "doi": "10.23919/DATE54114.2022.9774632",
            "intent": [
                "background",
                "result",
                "methodology"
            ],
            "isInfluential": true,
            "paperId": "fedd21cf4ebc70e87d26e8887f63f34141ddd640",
            "title": "BOiLS: Bayesian Optimisation for Logic Synthesis",
            "url": "https://www.semanticscholar.org/paper/fedd21cf4ebc70e87d26e8887f63f34141ddd640",
            "venue": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)",
            "year": 2021
        },
        {
            "arxivId": "2106.07087",
            "authors": [
                {
                    "authorId": "47766465",
                    "name": "Aman Arora"
                },
                {
                    "authorId": "143957691",
                    "name": "Andrew Boutros"
                },
                {
                    "authorId": "2052994746",
                    "name": "Daniel Rauch"
                },
                {
                    "authorId": "2111885155",
                    "name": "Aishwarya Rajen"
                },
                {
                    "authorId": "2111859911",
                    "name": "Aatman Borda"
                },
                {
                    "authorId": "2008214697",
                    "name": "Seyed Alireza Damghani"
                },
                {
                    "authorId": "2051157325",
                    "name": "Samidh Mehta"
                },
                {
                    "authorId": "2111867733",
                    "name": "Sangram Kate"
                },
                {
                    "authorId": "2111882868",
                    "name": "Pragnesh Patel"
                },
                {
                    "authorId": "1737718",
                    "name": "K. B. Kent"
                },
                {
                    "authorId": "1770692",
                    "name": "Vaughn Betz"
                },
                {
                    "authorId": "1703238",
                    "name": "L. John"
                }
            ],
            "doi": "10.1109/FPL53798.2021.00068",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "deaf935195d968ea6996727f42f758e5e28dc196",
            "title": "Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research",
            "url": "https://www.semanticscholar.org/paper/deaf935195d968ea6996727f42f758e5e28dc196",
            "venue": "2021 31st International Conference on Field-Programmable Logic and Applications (FPL)",
            "year": 2021
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2058680948",
                    "name": "Max Austin"
                },
                {
                    "authorId": "2074521872",
                    "name": "Scott Temple"
                },
                {
                    "authorId": "144227702",
                    "name": "Walter Lau Neto"
                },
                {
                    "authorId": "1702556",
                    "name": "L. Amar\u00f9"
                },
                {
                    "authorId": "2109836956",
                    "name": "Xifan Tang"
                },
                {
                    "authorId": "1742289",
                    "name": "P. Gaillardon"
                }
            ],
            "doi": "10.23919/DATE48585.2020.9116534",
            "intent": [
                "background",
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "1279cf05fe3fc5dc9ef749beff806cb1aa68e076",
            "title": "A Scalable Mixed Synthesis Framework for Heterogeneous Networks",
            "url": "https://www.semanticscholar.org/paper/1279cf05fe3fc5dc9ef749beff806cb1aa68e076",
            "venue": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)",
            "year": 2020
        },
        {
            "arxivId": "1911.04021",
            "authors": [
                {
                    "authorId": "34580307",
                    "name": "Abdelrahman Hosny"
                },
                {
                    "authorId": "145959823",
                    "name": "S. Hashemi"
                },
                {
                    "authorId": "3105522",
                    "name": "M. Shalan"
                },
                {
                    "authorId": "143863049",
                    "name": "S. Reda"
                }
            ],
            "doi": "10.1109/ASP-DAC47756.2020.9045559",
            "intent": [
                "background",
                "result",
                "methodology"
            ],
            "isInfluential": true,
            "paperId": "dfc040af4fff1813bfcb4b6df1389506d3cddfde",
            "title": "DRiLLS: Deep Reinforcement Learning for Logic Synthesis",
            "url": "https://www.semanticscholar.org/paper/dfc040af4fff1813bfcb4b6df1389506d3cddfde",
            "venue": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)",
            "year": 2019
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "144227702",
                    "name": "Walter Lau Neto"
                },
                {
                    "authorId": "2058680948",
                    "name": "Max Austin"
                },
                {
                    "authorId": "2074521872",
                    "name": "Scott Temple"
                },
                {
                    "authorId": "1702556",
                    "name": "L. Amar\u00f9"
                },
                {
                    "authorId": "2109836956",
                    "name": "Xifan Tang"
                },
                {
                    "authorId": "1742289",
                    "name": "P. Gaillardon"
                }
            ],
            "doi": "10.1109/iccad45719.2019.8942145",
            "intent": [
                "background",
                "result",
                "methodology"
            ],
            "isInfluential": true,
            "paperId": "b80f0e32956a1f92b8b885884bcc06cfe089edb1",
            "title": "LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper",
            "url": "https://www.semanticscholar.org/paper/b80f0e32956a1f92b8b885884bcc06cfe089edb1",
            "venue": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)",
            "year": 2019
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "73268318",
                    "name": "Eleonora Testa"
                },
                {
                    "authorId": "1702131",
                    "name": "Mathias Soeken"
                },
                {
                    "authorId": "1702556",
                    "name": "L. Amar\u00f9"
                },
                {
                    "authorId": "144271464",
                    "name": "G. Micheli"
                }
            ],
            "doi": "10.1145/3316781.3317893",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "caec54d151ffee44847f77f10dc2bea7b0fd2a74",
            "title": "Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications",
            "url": "https://www.semanticscholar.org/paper/caec54d151ffee44847f77f10dc2bea7b0fd2a74",
            "venue": "2019 56th ACM/IEEE Design Automation Conference (DAC)",
            "year": 2019
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "144828136",
                    "name": "Mateus Foga\u00e7a"
                },
                {
                    "authorId": "1730778",
                    "name": "A. Kahng"
                },
                {
                    "authorId": "143766367",
                    "name": "R. Reis"
                },
                {
                    "authorId": "46659319",
                    "name": "Lutong Wang"
                }
            ],
            "doi": "10.1145/3287624.3287676",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "546088624f07ff6a275d2cc5e1525b2d50ea7eee",
            "title": "Finding placement-relevant clusters with fast modularity-based clustering",
            "url": "https://www.semanticscholar.org/paper/546088624f07ff6a275d2cc5e1525b2d50ea7eee",
            "venue": "ASP-DAC",
            "year": 2019
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "33561372",
                    "name": "J. Herrmann"
                },
                {
                    "authorId": "80514357",
                    "name": "M. \u00d6zkaya"
                },
                {
                    "authorId": "145674689",
                    "name": "B. U\u00e7ar"
                },
                {
                    "authorId": "69375712",
                    "name": "K. Kaya"
                },
                {
                    "authorId": "1710813",
                    "name": "\u00dcmit V. \u00c7ataly\u00fcrek"
                }
            ],
            "doi": "10.1137/18M1176865",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "e100d302ca8a668bfc6b3071fbbf133aec7f0661",
            "title": "Multilevel Algorithms for Acyclic Partitioning of Directed Acyclic Graphs",
            "url": "https://www.semanticscholar.org/paper/e100d302ca8a668bfc6b3071fbbf133aec7f0661",
            "venue": "SIAM J. Sci. Comput.",
            "year": 2019
        },
        {
            "arxivId": "1710.01968",
            "authors": [
                {
                    "authorId": "27624967",
                    "name": "Robin Andre"
                },
                {
                    "authorId": "1757618",
                    "name": "Sebastian Schlag"
                },
                {
                    "authorId": "40262967",
                    "name": "Christian Schulz"
                }
            ],
            "doi": "10.1145/3205455.3205475",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "be5069dc407b9f9b5ad1f9b8e50604d0af10be33",
            "title": "Memetic multilevel hypergraph partitioning",
            "url": "https://www.semanticscholar.org/paper/be5069dc407b9f9b5ad1f9b8e50604d0af10be33",
            "venue": "GECCO",
            "year": 2017
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "32909415",
                    "name": "L. Clark"
                },
                {
                    "authorId": "1867619",
                    "name": "V. Vashishtha"
                },
                {
                    "authorId": "1947138",
                    "name": "L. Shifren"
                },
                {
                    "authorId": "2078770735",
                    "name": "A. Gujja"
                },
                {
                    "authorId": "145524640",
                    "name": "S. Sinha"
                },
                {
                    "authorId": "143665804",
                    "name": "B. Cline"
                },
                {
                    "authorId": "2316773",
                    "name": "C. Ramamurthy"
                },
                {
                    "authorId": "2037439",
                    "name": "G. Yeric"
                }
            ],
            "doi": "10.1016/j.mejo.2016.04.006",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "930f8370e1eef4618c5460c9c9034bb78f0012fd",
            "title": "ASAP7: A 7-nm finFET predictive process design kit",
            "url": "https://www.semanticscholar.org/paper/930f8370e1eef4618c5460c9c9034bb78f0012fd",
            "venue": "Microelectron. J.",
            "year": 2016
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "1702556",
                    "name": "L. Amar\u00f9"
                },
                {
                    "authorId": "1742289",
                    "name": "P. Gaillardon"
                },
                {
                    "authorId": "144271464",
                    "name": "G. Micheli"
                }
            ],
            "doi": "10.1109/TCAD.2015.2488484",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "9c7346ecb7c9f31b249363070db93178b5933f15",
            "title": "Majority-Inverter Graph: A New Paradigm for Logic Optimization",
            "url": "https://www.semanticscholar.org/paper/9c7346ecb7c9f31b249363070db93178b5933f15",
            "venue": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
            "year": 2016
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "1737060",
                    "name": "R. Brayton"
                },
                {
                    "authorId": "145682557",
                    "name": "A. Mishchenko"
                }
            ],
            "doi": "10.1007/978-3-642-14295-6_5",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "1c1ee7b39616c52e96d91e243dc8996cfed11027",
            "title": "ABC: An Academic Industrial-Strength Verification Tool",
            "url": "https://www.semanticscholar.org/paper/1c1ee7b39616c52e96d91e243dc8996cfed11027",
            "venue": "CAV",
            "year": 2010
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "1699805",
                    "name": "Rupesh S. Shelar"
                }
            ],
            "doi": "10.1145/1231996.1232037",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "bbc20085546460f097904bc4d75256bc0bf37cc2",
            "title": "An efficent clustering algorithm for low power clock tree synthesis",
            "url": "https://www.semanticscholar.org/paper/bbc20085546460f097904bc4d75256bc0bf37cc2",
            "venue": "ISPD '07",
            "year": 2007
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "145408724",
                    "name": "Jarrod A. Roy"
                },
                {
                    "authorId": "145073156",
                    "name": "Saurabh N. Adya"
                },
                {
                    "authorId": "40262809",
                    "name": "D. Papa"
                },
                {
                    "authorId": "1698712",
                    "name": "I. Markov"
                }
            ],
            "doi": "10.1109/TCAD.2005.855969",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "7e014e2de4f25c4f7ff16370a5d7bfe1b1de74c7",
            "title": "Min-cut floorplacement",
            "url": "https://www.semanticscholar.org/paper/7e014e2de4f25c4f7ff16370a5d7bfe1b1de74c7",
            "venue": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
            "year": 2006
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2259796",
                    "name": "J. Cong"
                },
                {
                    "authorId": "1808602",
                    "name": "Yuzheng Ding"
                }
            ],
            "doi": "10.1145/157485.164675",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "cbdd9240ff90b03521aa309a939a173dea48372a",
            "title": "On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping",
            "url": "https://www.semanticscholar.org/paper/cbdd9240ff90b03521aa309a939a173dea48372a",
            "venue": "30th ACM/IEEE Design Automation Conference",
            "year": 1993
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2973236",
                    "name": "Kevin E. Murray"
                },
                {
                    "authorId": "2822484",
                    "name": "Oleg Petelin"
                }
            ],
            "doi": null,
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "ea15410c7da1e10bae6a91d6c719753beaf7ffdf",
            "title": "VTR 8: High Performance CAD and Customizable FPGA Architecture Modelling",
            "url": "https://www.semanticscholar.org/paper/ea15410c7da1e10bae6a91d6c719753beaf7ffdf",
            "venue": "",
            "year": 2020
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2515270",
                    "name": "K. Blutman"
                },
                {
                    "authorId": "40431071",
                    "name": "H. Fatemi"
                },
                {
                    "authorId": "1730778",
                    "name": "A. Kahng"
                },
                {
                    "authorId": "2053996785",
                    "name": "A. Kapoor"
                },
                {
                    "authorId": "2109044658",
                    "name": "Jiajia Li"
                },
                {
                    "authorId": "1775602",
                    "name": "J. P. D. Gyvez"
                }
            ],
            "doi": "10.1109/ASPDAC.2017.7858363",
            "intent": [
                "background"
            ],
            "isInfluential": false,
            "paperId": "dceb564177b8ef5084ecb7d785ad717f21f17af2",
            "title": "Floorplan and placement methodology for improved energy reduction in stacked power-domain design",
            "url": "https://www.semanticscholar.org/paper/dceb564177b8ef5084ecb7d785ad717f21f17af2",
            "venue": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)",
            "year": 2017
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "2540849",
                    "name": "Yaroslav Akhremtsev"
                },
                {
                    "authorId": "2066659845",
                    "name": "Tobias Heuer"
                },
                {
                    "authorId": "144376533",
                    "name": "P. Sanders"
                },
                {
                    "authorId": "1757618",
                    "name": "Sebastian Schlag"
                }
            ],
            "doi": "10.1137/1.9781611974768.3",
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "9f35c684c627c21fe8a13d4e50aec62d9621c0ef",
            "title": "Engineering a direct k-way Hypergraph Partitioning Algorithm",
            "url": "https://www.semanticscholar.org/paper/9f35c684c627c21fe8a13d4e50aec62d9621c0ef",
            "venue": "ALENEX",
            "year": 2017
        },
        {
            "arxivId": null,
            "authors": [
                {
                    "authorId": "1702556",
                    "name": "L. Amar\u00f9"
                },
                {
                    "authorId": "1742289",
                    "name": "P. Gaillardon"
                },
                {
                    "authorId": "144271464",
                    "name": "G. Micheli"
                }
            ],
            "doi": null,
            "intent": [
                "methodology"
            ],
            "isInfluential": false,
            "paperId": "ec262517821c6c8751ee28579c334ff6ee8b1e21",
            "title": "The EPFL Combinational Benchmark Suite",
            "url": "https://www.semanticscholar.org/paper/ec262517821c6c8751ee28579c334ff6ee8b1e21",
            "venue": "",
            "year": 2015
        }
    ],
    "s2FieldsOfStudy": [
        {
            "category": "Computer Science",
            "source": "external"
        },
        {
            "category": "Computer Science",
            "source": "s2-fos-model"
        }
    ],
    "title": "An Open-source End-to-End Logic Optimization Framework for Large-scale Boolean Network with Reinforcement Learning",
    "topics": [],
    "url": "https://www.semanticscholar.org/paper/d2fb923e61355016913985cf47074da4fccbdef2",
    "venue": "arXiv.org",
    "year": 2024
}