
Node 2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000082  00800200  000009f0  00000a84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  00800282  00800282  00000b06  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b06  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000268  00000000  00000000  00000b36  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000017f1  00000000  00000000  00000d9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ca7  00000000  00000000  0000258f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001151  00000000  00000000  00003236  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004dc  00000000  00000000  00004388  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000648  00000000  00000000  00004864  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000969  00000000  00000000  00004eac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001b8  00000000  00000000  00005815  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	ed c0       	rjmp	.+474    	; 0x1e8 <__vector_3>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	21 c2       	rjmp	.+1090   	; 0x494 <__vector_20>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	47 c4       	rjmp	.+2190   	; 0x8f8 <__vector_26>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	82 c3       	rjmp	.+1796   	; 0x7a2 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	ec 03       	fmulsu	r22, r20
  e6:	3e 04       	cpc	r3, r14
  e8:	3e 04       	cpc	r3, r14
  ea:	3e 04       	cpc	r3, r14
  ec:	3e 04       	cpc	r3, r14
  ee:	3e 04       	cpc	r3, r14
  f0:	3e 04       	cpc	r3, r14
  f2:	3e 04       	cpc	r3, r14
  f4:	ec 03       	fmulsu	r22, r20
  f6:	3e 04       	cpc	r3, r14
  f8:	3e 04       	cpc	r3, r14
  fa:	3e 04       	cpc	r3, r14
  fc:	3e 04       	cpc	r3, r14
  fe:	3e 04       	cpc	r3, r14
 100:	3e 04       	cpc	r3, r14
 102:	3e 04       	cpc	r3, r14
 104:	ee 03       	fmulsu	r22, r22
 106:	3e 04       	cpc	r3, r14
 108:	3e 04       	cpc	r3, r14
 10a:	3e 04       	cpc	r3, r14
 10c:	3e 04       	cpc	r3, r14
 10e:	3e 04       	cpc	r3, r14
 110:	3e 04       	cpc	r3, r14
 112:	3e 04       	cpc	r3, r14
 114:	3e 04       	cpc	r3, r14
 116:	3e 04       	cpc	r3, r14
 118:	3e 04       	cpc	r3, r14
 11a:	3e 04       	cpc	r3, r14
 11c:	3e 04       	cpc	r3, r14
 11e:	3e 04       	cpc	r3, r14
 120:	3e 04       	cpc	r3, r14
 122:	3e 04       	cpc	r3, r14
 124:	ee 03       	fmulsu	r22, r22
 126:	3e 04       	cpc	r3, r14
 128:	3e 04       	cpc	r3, r14
 12a:	3e 04       	cpc	r3, r14
 12c:	3e 04       	cpc	r3, r14
 12e:	3e 04       	cpc	r3, r14
 130:	3e 04       	cpc	r3, r14
 132:	3e 04       	cpc	r3, r14
 134:	3e 04       	cpc	r3, r14
 136:	3e 04       	cpc	r3, r14
 138:	3e 04       	cpc	r3, r14
 13a:	3e 04       	cpc	r3, r14
 13c:	3e 04       	cpc	r3, r14
 13e:	3e 04       	cpc	r3, r14
 140:	3e 04       	cpc	r3, r14
 142:	3e 04       	cpc	r3, r14
 144:	3a 04       	cpc	r3, r10
 146:	3e 04       	cpc	r3, r14
 148:	3e 04       	cpc	r3, r14
 14a:	3e 04       	cpc	r3, r14
 14c:	3e 04       	cpc	r3, r14
 14e:	3e 04       	cpc	r3, r14
 150:	3e 04       	cpc	r3, r14
 152:	3e 04       	cpc	r3, r14
 154:	17 04       	cpc	r1, r7
 156:	3e 04       	cpc	r3, r14
 158:	3e 04       	cpc	r3, r14
 15a:	3e 04       	cpc	r3, r14
 15c:	3e 04       	cpc	r3, r14
 15e:	3e 04       	cpc	r3, r14
 160:	3e 04       	cpc	r3, r14
 162:	3e 04       	cpc	r3, r14
 164:	3e 04       	cpc	r3, r14
 166:	3e 04       	cpc	r3, r14
 168:	3e 04       	cpc	r3, r14
 16a:	3e 04       	cpc	r3, r14
 16c:	3e 04       	cpc	r3, r14
 16e:	3e 04       	cpc	r3, r14
 170:	3e 04       	cpc	r3, r14
 172:	3e 04       	cpc	r3, r14
 174:	0b 04       	cpc	r0, r11
 176:	3e 04       	cpc	r3, r14
 178:	3e 04       	cpc	r3, r14
 17a:	3e 04       	cpc	r3, r14
 17c:	3e 04       	cpc	r3, r14
 17e:	3e 04       	cpc	r3, r14
 180:	3e 04       	cpc	r3, r14
 182:	3e 04       	cpc	r3, r14
 184:	29 04       	cpc	r2, r9

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e0 ef       	ldi	r30, 0xF0	; 240
 19e:	f9 e0       	ldi	r31, 0x09	; 9
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a2 38       	cpi	r26, 0x82	; 130
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a2 e8       	ldi	r26, 0x82	; 130
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ac 39       	cpi	r26, 0x9C	; 156
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	a1 d0       	rcall	.+322    	; 0x304 <main>
 1c2:	14 c4       	rjmp	.+2088   	; 0x9ec <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:
#include <util/delay.h>


void adc_init(void){
	//Use avcc as vref
	ADMUX |= (1<<REFS0);
 1c6:	ec e7       	ldi	r30, 0x7C	; 124
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	80 64       	ori	r24, 0x40	; 64
 1ce:	80 83       	st	Z, r24
	
	
	
	//Set prescaler to 128
	ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 1d0:	ea e7       	ldi	r30, 0x7A	; 122
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	87 60       	ori	r24, 0x07	; 7
 1d8:	80 83       	st	Z, r24
	
	//Set ADC auto triger mode
	ADCSRA |= (1<<ADATE);
 1da:	80 81       	ld	r24, Z
 1dc:	80 62       	ori	r24, 0x20	; 32
 1de:	80 83       	st	Z, r24
	
	
	//Turn on adc, start conversion
	ADCSRA |= (1<<ADEN) | (1<<ADSC);
 1e0:	80 81       	ld	r24, Z
 1e2:	80 6c       	ori	r24, 0xC0	; 192
 1e4:	80 83       	st	Z, r24
 1e6:	08 95       	ret

000001e8 <__vector_3>:
	}
	
	//Send request to send
	mcp2515_rts(1);
	
}
 1e8:	1f 92       	push	r1
 1ea:	0f 92       	push	r0
 1ec:	0f b6       	in	r0, 0x3f	; 63
 1ee:	0f 92       	push	r0
 1f0:	11 24       	eor	r1, r1
 1f2:	8f 93       	push	r24
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	80 93 82 02 	sts	0x0282, r24
 1fa:	8f 91       	pop	r24
 1fc:	0f 90       	pop	r0
 1fe:	0f be       	out	0x3f, r0	; 63
 200:	0f 90       	pop	r0
 202:	1f 90       	pop	r1
 204:	18 95       	reti

00000206 <can_message_available>:
 206:	80 91 82 02 	lds	r24, 0x0282
 20a:	08 95       	ret

0000020c <can_init>:
 20c:	ac d0       	rcall	.+344    	; 0x366 <mcp2515_init>
 20e:	de d0       	rcall	.+444    	; 0x3cc <mcp2515_reset>
 210:	60 e6       	ldi	r22, 0x60	; 96
 212:	80 e6       	ldi	r24, 0x60	; 96
 214:	b8 d0       	rcall	.+368    	; 0x386 <mcp2515_write>
 216:	63 e0       	ldi	r22, 0x03	; 3
 218:	8b e2       	ldi	r24, 0x2B	; 43
 21a:	b5 d0       	rcall	.+362    	; 0x386 <mcp2515_write>
 21c:	60 e0       	ldi	r22, 0x00	; 0
 21e:	8f e0       	ldi	r24, 0x0F	; 15
 220:	b2 d0       	rcall	.+356    	; 0x386 <mcp2515_write>
 222:	e9 e6       	ldi	r30, 0x69	; 105
 224:	f0 e0       	ldi	r31, 0x00	; 0
 226:	80 81       	ld	r24, Z
 228:	80 62       	ori	r24, 0x20	; 32
 22a:	80 83       	st	Z, r24
 22c:	ea 9a       	sbi	0x1d, 2	; 29
 22e:	08 95       	ret

00000230 <can_recive>:

void can_recive(can_message_t *message){
 230:	0f 93       	push	r16
 232:	1f 93       	push	r17
 234:	cf 93       	push	r28
 236:	df 93       	push	r29
 238:	ec 01       	movw	r28, r24
	//Read id
	message->id = mcp2515_read(RXB0SIDH) << 3;
 23a:	81 e6       	ldi	r24, 0x61	; 97
 23c:	96 d0       	rcall	.+300    	; 0x36a <mcp2515_read>
 23e:	98 e0       	ldi	r25, 0x08	; 8
 240:	89 9f       	mul	r24, r25
 242:	80 01       	movw	r16, r0
 244:	11 24       	eor	r1, r1
 246:	19 83       	std	Y+1, r17	; 0x01
 248:	08 83       	st	Y, r16
	message->id |= (7 & (mcp2515_read(RXB0SIDL) >> 5)) ;
 24a:	82 e6       	ldi	r24, 0x62	; 98
 24c:	8e d0       	rcall	.+284    	; 0x36a <mcp2515_read>
 24e:	82 95       	swap	r24
 250:	86 95       	lsr	r24
 252:	87 70       	andi	r24, 0x07	; 7
 254:	08 2b       	or	r16, r24
 256:	19 83       	std	Y+1, r17	; 0x01
 258:	08 83       	st	Y, r16

	
	//Read length
	message->length = 0x0f & mcp2515_read(RXB0DLC);
 25a:	85 e6       	ldi	r24, 0x65	; 101
 25c:	86 d0       	rcall	.+268    	; 0x36a <mcp2515_read>
 25e:	8f 70       	andi	r24, 0x0F	; 15
 260:	8a 83       	std	Y+2, r24	; 0x02
	
	//Read data
	for (uint8_t i = 0; i < message->length; i++){
 262:	88 23       	and	r24, r24
 264:	61 f0       	breq	.+24     	; 0x27e <can_recive+0x4e>
 266:	10 e0       	ldi	r17, 0x00	; 0
		message->data[i] = mcp2515_read(RXB0D0+i);
 268:	86 e6       	ldi	r24, 0x66	; 102
 26a:	81 0f       	add	r24, r17
 26c:	7e d0       	rcall	.+252    	; 0x36a <mcp2515_read>
 26e:	fe 01       	movw	r30, r28
 270:	e1 0f       	add	r30, r17
 272:	f1 1d       	adc	r31, r1
 274:	83 83       	std	Z+3, r24	; 0x03
	
	//Read length
	message->length = 0x0f & mcp2515_read(RXB0DLC);
	
	//Read data
	for (uint8_t i = 0; i < message->length; i++){
 276:	1f 5f       	subi	r17, 0xFF	; 255
 278:	8a 81       	ldd	r24, Y+2	; 0x02
 27a:	18 17       	cp	r17, r24
 27c:	a8 f3       	brcs	.-22     	; 0x268 <can_recive+0x38>
	}
	
	//Clear interrupt flags

	//Has to be written twise to work
	mcp2515_bit_modify(CANINTF, 0x01, 0x00);
 27e:	40 e0       	ldi	r20, 0x00	; 0
 280:	61 e0       	ldi	r22, 0x01	; 1
 282:	8c e2       	ldi	r24, 0x2C	; 44
 284:	8f d0       	rcall	.+286    	; 0x3a4 <mcp2515_bit_modify>
	mcp2515_bit_modify(CANINTF, 0x01, 0x00);
 286:	40 e0       	ldi	r20, 0x00	; 0
 288:	61 e0       	ldi	r22, 0x01	; 1
 28a:	8c e2       	ldi	r24, 0x2C	; 44
 28c:	8b d0       	rcall	.+278    	; 0x3a4 <mcp2515_bit_modify>
	//printf("Can interrupt flags = %02x | ", mcp2515_read(CANINTF));
	can_message_available_var = 0;	
 28e:	10 92 82 02 	sts	0x0282, r1
/*	return message;*/
	
	
 292:	df 91       	pop	r29
 294:	cf 91       	pop	r28
 296:	1f 91       	pop	r17
 298:	0f 91       	pop	r16
 29a:	08 95       	ret

0000029c <board_init>:
	
	else {
		return 0;
	}
	
}
 29c:	94 df       	rcall	.-216    	; 0x1c6 <adc_init>
 29e:	e1 e0       	ldi	r30, 0x01	; 1
 2a0:	f1 e0       	ldi	r31, 0x01	; 1
 2a2:	80 81       	ld	r24, Z
 2a4:	81 60       	ori	r24, 0x01	; 1
 2a6:	80 83       	st	Z, r24
 2a8:	e2 e0       	ldi	r30, 0x02	; 2
 2aa:	f1 e0       	ldi	r31, 0x01	; 1
 2ac:	80 81       	ld	r24, Z
 2ae:	81 60       	ori	r24, 0x01	; 1
 2b0:	80 83       	st	Z, r24
 2b2:	08 95       	ret

000002b4 <board_solenoid_trigger>:
void board_solenoid_trigger() {
	PORTH &= ~(1<<PH0);
 2b4:	e2 e0       	ldi	r30, 0x02	; 2
 2b6:	f1 e0       	ldi	r31, 0x01	; 1
 2b8:	80 81       	ld	r24, Z
 2ba:	8e 7f       	andi	r24, 0xFE	; 254
 2bc:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2be:	2f ef       	ldi	r18, 0xFF	; 255
 2c0:	83 ef       	ldi	r24, 0xF3	; 243
 2c2:	91 e0       	ldi	r25, 0x01	; 1
 2c4:	21 50       	subi	r18, 0x01	; 1
 2c6:	80 40       	sbci	r24, 0x00	; 0
 2c8:	90 40       	sbci	r25, 0x00	; 0
 2ca:	e1 f7       	brne	.-8      	; 0x2c4 <board_solenoid_trigger+0x10>
 2cc:	00 c0       	rjmp	.+0      	; 0x2ce <board_solenoid_trigger+0x1a>
 2ce:	00 00       	nop
	_delay_ms(40);
	PORTH |= (1<<PH0);
 2d0:	80 81       	ld	r24, Z
 2d2:	81 60       	ori	r24, 0x01	; 1
 2d4:	80 83       	st	Z, r24
 2d6:	08 95       	ret

000002d8 <dac_init>:
#include "TWI_Master.h"

#define ADC_I2C_ADDRESS_W 0x50 

void dac_init(){
	TWI_Master_Initialise();
 2d8:	38 c2       	rjmp	.+1136   	; 0x74a <TWI_Master_Initialise>
 2da:	08 95       	ret

000002dc <dac_write>:
}

void dac_write(uint8_t channel, uint8_t value){
 2dc:	cf 93       	push	r28
 2de:	df 93       	push	r29
 2e0:	00 d0       	rcall	.+0      	; 0x2e2 <dac_write+0x6>
 2e2:	cd b7       	in	r28, 0x3d	; 61
 2e4:	de b7       	in	r29, 0x3e	; 62
	uint8_t message [3];
	
	//Set address and read write bit, 
	//Read write bit is zero for write, and is LSB of address.
	message[0] = ADC_I2C_ADDRESS_W;
 2e6:	90 e5       	ldi	r25, 0x50	; 80
 2e8:	99 83       	std	Y+1, r25	; 0x01
	
	//Set command byte, RST = 0, PD = 0, A2 = 0, [A1 A0] = channel
	message[1] = 3 & channel;
 2ea:	83 70       	andi	r24, 0x03	; 3
 2ec:	8a 83       	std	Y+2, r24	; 0x02
	
	//Set value of output
	message[2] = value;
 2ee:	6b 83       	std	Y+3, r22	; 0x03
	
	//printf("Address = %d, command = %d, value = %d\n", message[0], message[1], message[2]);
	
	//Transmit data over I2C
	TWI_Start_Transceiver_With_Data(message , 3);
 2f0:	63 e0       	ldi	r22, 0x03	; 3
 2f2:	ce 01       	movw	r24, r28
 2f4:	01 96       	adiw	r24, 0x01	; 1
 2f6:	33 d2       	rcall	.+1126   	; 0x75e <TWI_Start_Transceiver_With_Data>
	
	
	
	
 2f8:	0f 90       	pop	r0
 2fa:	0f 90       	pop	r0
 2fc:	0f 90       	pop	r0
 2fe:	df 91       	pop	r29
 300:	cf 91       	pop	r28
 302:	08 95       	ret

00000304 <main>:
#include <avr/interrupt.h>



int main(void)
{
 304:	cf 93       	push	r28
 306:	df 93       	push	r29
 308:	cd b7       	in	r28, 0x3d	; 61
 30a:	de b7       	in	r29, 0x3e	; 62
 30c:	2b 97       	sbiw	r28, 0x0b	; 11
 30e:	0f b6       	in	r0, 0x3f	; 63
 310:	f8 94       	cli
 312:	de bf       	out	0x3e, r29	; 62
 314:	0f be       	out	0x3f, r0	; 63
 316:	cd bf       	out	0x3d, r28	; 61
	
	uart_init();
 318:	1f d3       	rcall	.+1598   	; 0x958 <uart_init>
	printf("Starting init\n");
 31a:	83 e5       	ldi	r24, 0x53	; 83
 31c:	92 e0       	ldi	r25, 0x02	; 2
 31e:	39 d3       	rcall	.+1650   	; 0x992 <puts>
	can_init();
 320:	75 df       	rcall	.-278    	; 0x20c <can_init>
	servo_init();
 322:	c9 d1       	rcall	.+914    	; 0x6b6 <servo_init>
	board_init();
 324:	bb df       	rcall	.-138    	; 0x29c <board_init>
	motor_init();
 326:	57 d0       	rcall	.+174    	; 0x3d6 <motor_init>

	sei();
 328:	78 94       	sei


	printf("Init done\n");
 32a:	81 e6       	ldi	r24, 0x61	; 97
 32c:	92 e0       	ldi	r25, 0x02	; 2
 32e:	31 d3       	rcall	.+1634   	; 0x992 <puts>
	
	can_message_t r;

	servo_set_pos(128);
 330:	80 e8       	ldi	r24, 0x80	; 128
 332:	d9 d1       	rcall	.+946    	; 0x6e6 <servo_set_pos>
	int16_t encoder_max = 0;
	int16_t encoder_min = 0;
	
	while(1){
		
	if(can_message_available()){
 334:	68 df       	rcall	.-304    	; 0x206 <can_message_available>
 336:	88 23       	and	r24, r24
 338:	e9 f3       	breq	.-6      	; 0x334 <main+0x30>
		printf("CAN message avilable \n");
 33a:	8b e6       	ldi	r24, 0x6B	; 107
 33c:	92 e0       	ldi	r25, 0x02	; 2
 33e:	29 d3       	rcall	.+1618   	; 0x992 <puts>
		can_recive(&r);
 340:	ce 01       	movw	r24, r28
 342:	01 96       	adiw	r24, 0x01	; 1
 344:	75 df       	rcall	.-278    	; 0x230 <can_recive>
		//printf("Received id = %d | ", r.id);
		//printf("Joystick pos = %d \n", (int8_t)r.data[0]);
		servo_set_pos(r.data[1]);
 346:	8d 81       	ldd	r24, Y+5	; 0x05
 348:	ce d1       	rcall	.+924    	; 0x6e6 <servo_set_pos>
		
		//int8_t xpos = (int8_t)r.data[0];
		int8_t xpos = (int8_t)r.data[2] + 128;
 34a:	1e 81       	ldd	r17, Y+6	; 0x06
 34c:	10 58       	subi	r17, 0x80	; 128
		
		//printf("xpos = %d\n", xpos);
		motor_enable(1);
 34e:	81 e0       	ldi	r24, 0x01	; 1
 350:	58 d0       	rcall	.+176    	; 0x402 <motor_enable>
		uint8_t button=r.data[3];
		if (button )
 352:	8f 81       	ldd	r24, Y+7	; 0x07
 354:	81 11       	cpse	r24, r1
		{
			board_solenoid_trigger() ;
 356:	ae df       	rcall	.-164    	; 0x2b4 <board_solenoid_trigger>
		}
		
		
		motor_set_pos(xpos);
 358:	81 2f       	mov	r24, r17
 35a:	a4 d1       	rcall	.+840    	; 0x6a4 <motor_set_pos>
 35c:	eb cf       	rjmp	.-42     	; 0x334 <main+0x30>

0000035e <mcp2515_disable>:
	mcp2515_enable();
	spi_transmit(0xa0);
	data = spi_transmit(0);
	mcp2515_disable();
	return data;
}
 35e:	2f 9a       	sbi	0x05, 7	; 5
 360:	08 95       	ret

00000362 <mcp2515_enable>:
 362:	2f 98       	cbi	0x05, 7	; 5
 364:	08 95       	ret

00000366 <mcp2515_init>:
 366:	dc c1       	rjmp	.+952    	; 0x720 <spi_init>
 368:	08 95       	ret

0000036a <mcp2515_read>:
 36a:	cf 93       	push	r28
 36c:	c8 2f       	mov	r28, r24
 36e:	f9 df       	rcall	.-14     	; 0x362 <mcp2515_enable>
 370:	83 e0       	ldi	r24, 0x03	; 3
 372:	e2 d1       	rcall	.+964    	; 0x738 <spi_transmit>
 374:	8c 2f       	mov	r24, r28
 376:	e0 d1       	rcall	.+960    	; 0x738 <spi_transmit>
 378:	80 e0       	ldi	r24, 0x00	; 0
 37a:	de d1       	rcall	.+956    	; 0x738 <spi_transmit>
 37c:	c8 2f       	mov	r28, r24
 37e:	ef df       	rcall	.-34     	; 0x35e <mcp2515_disable>
 380:	8c 2f       	mov	r24, r28
 382:	cf 91       	pop	r28
 384:	08 95       	ret

00000386 <mcp2515_write>:
 386:	cf 93       	push	r28
 388:	df 93       	push	r29
 38a:	d8 2f       	mov	r29, r24
 38c:	c6 2f       	mov	r28, r22
 38e:	e9 df       	rcall	.-46     	; 0x362 <mcp2515_enable>
 390:	82 e0       	ldi	r24, 0x02	; 2
 392:	d2 d1       	rcall	.+932    	; 0x738 <spi_transmit>
 394:	8d 2f       	mov	r24, r29
 396:	d0 d1       	rcall	.+928    	; 0x738 <spi_transmit>
 398:	8c 2f       	mov	r24, r28
 39a:	ce d1       	rcall	.+924    	; 0x738 <spi_transmit>
 39c:	e0 df       	rcall	.-64     	; 0x35e <mcp2515_disable>
 39e:	df 91       	pop	r29
 3a0:	cf 91       	pop	r28
 3a2:	08 95       	ret

000003a4 <mcp2515_bit_modify>:

//Allows the user to set or clear individual bits in a particular
//register. Note: Not all registers can be bit-modified with this
//command.
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
 3a4:	1f 93       	push	r17
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	18 2f       	mov	r17, r24
 3ac:	d6 2f       	mov	r29, r22
 3ae:	c4 2f       	mov	r28, r20
	mcp2515_enable();
 3b0:	d8 df       	rcall	.-80     	; 0x362 <mcp2515_enable>
	spi_transmit(0x05);
 3b2:	85 e0       	ldi	r24, 0x05	; 5
 3b4:	c1 d1       	rcall	.+898    	; 0x738 <spi_transmit>
	spi_transmit(address);
 3b6:	81 2f       	mov	r24, r17
 3b8:	bf d1       	rcall	.+894    	; 0x738 <spi_transmit>
	spi_transmit(mask);
 3ba:	8d 2f       	mov	r24, r29
 3bc:	bd d1       	rcall	.+890    	; 0x738 <spi_transmit>
	spi_transmit(data);
 3be:	8c 2f       	mov	r24, r28
 3c0:	bb d1       	rcall	.+886    	; 0x738 <spi_transmit>
	mcp2515_disable();
 3c2:	cd df       	rcall	.-102    	; 0x35e <mcp2515_disable>
}
 3c4:	df 91       	pop	r29
 3c6:	cf 91       	pop	r28
 3c8:	1f 91       	pop	r17
 3ca:	08 95       	ret

000003cc <mcp2515_reset>:

//Resets internal registers to default state,
void mcp2515_reset(){
	mcp2515_enable();
 3cc:	ca df       	rcall	.-108    	; 0x362 <mcp2515_enable>
	spi_transmit(0xc0);
 3ce:	80 ec       	ldi	r24, 0xC0	; 192
 3d0:	b3 d1       	rcall	.+870    	; 0x738 <spi_transmit>
	mcp2515_disable();
 3d2:	c5 cf       	rjmp	.-118    	; 0x35e <mcp2515_disable>
 3d4:	08 95       	ret

000003d6 <motor_init>:

}

void motor_init(){
	//Set EN and DIR as outputs
	MOTOR_CONTROLL_DDR |= (1<<MOTOR_EN_PIN) | (1<<MOTOR_DIR_PIN) | (1<<MOTOR_OE_PIN) | (1<<MOTOR_SEL_PIN) | (1<<MOTOR_RST_PIN);
 3d6:	e1 e0       	ldi	r30, 0x01	; 1
 3d8:	f1 e0       	ldi	r31, 0x01	; 1
 3da:	80 81       	ld	r24, Z
 3dc:	8a 67       	ori	r24, 0x7A	; 122
 3de:	80 83       	st	Z, r24
	
	//Set encoder port as input
	MOTOR_ENCODER_DDR = 0;
 3e0:	10 92 07 01 	sts	0x0107, r1
	
	//Set active low outputs high
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_OE_PIN);
 3e4:	e2 e0       	ldi	r30, 0x02	; 2
 3e6:	f1 e0       	ldi	r31, 0x01	; 1
 3e8:	80 81       	ld	r24, Z
 3ea:	80 62       	ori	r24, 0x20	; 32
 3ec:	80 83       	st	Z, r24
	
	//Set active high outputs low
	MOTOR_CONTROLL_PORT &= ~((1<<MOTOR_EN_PIN) | (1<<MOTOR_DIR_PIN) | (1<<MOTOR_RST_PIN));
 3ee:	80 81       	ld	r24, Z
 3f0:	8d 7a       	andi	r24, 0xAD	; 173
 3f2:	80 83       	st	Z, r24
	
	dac_init();
 3f4:	71 df       	rcall	.-286    	; 0x2d8 <dac_init>
	
	//Use timer 1, same as for servo. It runs at 50 Hz. Enable interupt on timer TOP
	TIMSK1 |= (1<<TOIE1);
 3f6:	ef e6       	ldi	r30, 0x6F	; 111
 3f8:	f0 e0       	ldi	r31, 0x00	; 0
 3fa:	80 81       	ld	r24, Z
 3fc:	81 60       	ori	r24, 0x01	; 1
 3fe:	80 83       	st	Z, r24
 400:	08 95       	ret

00000402 <motor_enable>:


}

void motor_enable(uint8_t enable){
		if(enable){
 402:	88 23       	and	r24, r24
 404:	31 f0       	breq	.+12     	; 0x412 <motor_enable+0x10>
			MOTOR_CONTROLL_PORT |= (1<<MOTOR_EN_PIN);
 406:	e2 e0       	ldi	r30, 0x02	; 2
 408:	f1 e0       	ldi	r31, 0x01	; 1
 40a:	80 81       	ld	r24, Z
 40c:	80 61       	ori	r24, 0x10	; 16
 40e:	80 83       	st	Z, r24
 410:	08 95       	ret
		}
		
		else {
			MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_EN_PIN);
 412:	e2 e0       	ldi	r30, 0x02	; 2
 414:	f1 e0       	ldi	r31, 0x01	; 1
 416:	80 81       	ld	r24, Z
 418:	8f 7e       	andi	r24, 0xEF	; 239
 41a:	80 83       	st	Z, r24
 41c:	08 95       	ret

0000041e <motor_set_speed>:
		}
}

void motor_set_speed(uint8_t speed){
	dac_write(0, speed);
 41e:	68 2f       	mov	r22, r24
 420:	80 e0       	ldi	r24, 0x00	; 0
 422:	5c cf       	rjmp	.-328    	; 0x2dc <dac_write>
 424:	08 95       	ret

00000426 <motor_set_direction>:
}

void motor_set_direction(uint8_t direction){
	if(direction != 0){
 426:	88 23       	and	r24, r24
 428:	31 f0       	breq	.+12     	; 0x436 <motor_set_direction+0x10>
		MOTOR_CONTROLL_PORT |= (1<<MOTOR_DIR_PIN);
 42a:	e2 e0       	ldi	r30, 0x02	; 2
 42c:	f1 e0       	ldi	r31, 0x01	; 1
 42e:	80 81       	ld	r24, Z
 430:	82 60       	ori	r24, 0x02	; 2
 432:	80 83       	st	Z, r24
 434:	08 95       	ret
	}
	
	else {
		MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_DIR_PIN);
 436:	e2 e0       	ldi	r30, 0x02	; 2
 438:	f1 e0       	ldi	r31, 0x01	; 1
 43a:	80 81       	ld	r24, Z
 43c:	8d 7f       	andi	r24, 0xFD	; 253
 43e:	80 83       	st	Z, r24
 440:	08 95       	ret

00000442 <motor_get_encoder>:


int16_t motor_get_encoder(void){
	int16_t encoder = 0;
	//Enable output form motor box
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_OE_PIN);
 442:	e2 e0       	ldi	r30, 0x02	; 2
 444:	f1 e0       	ldi	r31, 0x01	; 1
 446:	80 81       	ld	r24, Z
 448:	8f 7d       	andi	r24, 0xDF	; 223
 44a:	80 83       	st	Z, r24
	
	
	//Read upper 8 bits
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_SEL_PIN);
 44c:	80 81       	ld	r24, Z
 44e:	87 7f       	andi	r24, 0xF7	; 247
 450:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 452:	2a e6       	ldi	r18, 0x6A	; 106
 454:	2a 95       	dec	r18
 456:	f1 f7       	brne	.-4      	; 0x454 <motor_get_encoder+0x12>
 458:	00 c0       	rjmp	.+0      	; 0x45a <motor_get_encoder+0x18>
	_delay_us(20);
	encoder = 0xFF00 & (MOTOR_ENCODER_PIN << 8);
 45a:	80 91 06 01 	lds	r24, 0x0106
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	98 2f       	mov	r25, r24
 462:	88 27       	eor	r24, r24
	
	
	
	//Read lower 8 bits
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_SEL_PIN);
 464:	20 81       	ld	r18, Z
 466:	28 60       	ori	r18, 0x08	; 8
 468:	20 83       	st	Z, r18
 46a:	3a e6       	ldi	r19, 0x6A	; 106
 46c:	3a 95       	dec	r19
 46e:	f1 f7       	brne	.-4      	; 0x46c <motor_get_encoder+0x2a>
 470:	00 c0       	rjmp	.+0      	; 0x472 <motor_get_encoder+0x30>
	_delay_us(20);
	encoder |= 0x00FF & MOTOR_ENCODER_PIN;
 472:	20 91 06 01 	lds	r18, 0x0106
	
	//Reset encoder
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_RST_PIN);
 476:	30 81       	ld	r19, Z
 478:	3f 7b       	andi	r19, 0xBF	; 191
 47a:	30 83       	st	Z, r19
 47c:	3a e6       	ldi	r19, 0x6A	; 106
 47e:	3a 95       	dec	r19
 480:	f1 f7       	brne	.-4      	; 0x47e <motor_get_encoder+0x3c>
 482:	00 c0       	rjmp	.+0      	; 0x484 <motor_get_encoder+0x42>
	_delay_us(20);
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_RST_PIN);
 484:	30 81       	ld	r19, Z
 486:	30 64       	ori	r19, 0x40	; 64
 488:	30 83       	st	Z, r19
	
	
	//Disable output from motor box
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_OE_PIN);
 48a:	30 81       	ld	r19, Z
 48c:	30 62       	ori	r19, 0x20	; 32
 48e:	30 83       	st	Z, r19
	
	return encoder;
	
}
 490:	82 2b       	or	r24, r18
 492:	08 95       	ret

00000494 <__vector_20>:


volatile int16_t motor_pid_output = 0;

//Runs every 20ms. Uses same timer as the servo
ISR(TIMER1_OVF_vect){
 494:	1f 92       	push	r1
 496:	0f 92       	push	r0
 498:	0f b6       	in	r0, 0x3f	; 63
 49a:	0f 92       	push	r0
 49c:	11 24       	eor	r1, r1
 49e:	0b b6       	in	r0, 0x3b	; 59
 4a0:	0f 92       	push	r0
 4a2:	2f 93       	push	r18
 4a4:	3f 93       	push	r19
 4a6:	4f 93       	push	r20
 4a8:	5f 93       	push	r21
 4aa:	6f 93       	push	r22
 4ac:	7f 93       	push	r23
 4ae:	8f 93       	push	r24
 4b0:	9f 93       	push	r25
 4b2:	af 93       	push	r26
 4b4:	bf 93       	push	r27
 4b6:	cf 93       	push	r28
 4b8:	df 93       	push	r29
 4ba:	ef 93       	push	r30
 4bc:	ff 93       	push	r31
	// Range form about -4000 to +4000
	//Negative is left side of board. Encoder counts the other way.
	motor_pid_curr_pos += -motor_get_encoder();
 4be:	c0 91 89 02 	lds	r28, 0x0289
 4c2:	d0 91 8a 02 	lds	r29, 0x028A
 4c6:	bd df       	rcall	.-134    	; 0x442 <motor_get_encoder>
 4c8:	c8 1b       	sub	r28, r24
 4ca:	d9 0b       	sbc	r29, r25
 4cc:	d0 93 8a 02 	sts	0x028A, r29
 4d0:	c0 93 89 02 	sts	0x0289, r28
	
	//Limit values to allowable range
	if(motor_pid_curr_pos < - MOTOR_POS_MAX){
 4d4:	80 91 89 02 	lds	r24, 0x0289
 4d8:	90 91 8a 02 	lds	r25, 0x028A
 4dc:	80 36       	cpi	r24, 0x60	; 96
 4de:	90 4f       	sbci	r25, 0xF0	; 240
 4e0:	3c f4       	brge	.+14     	; 0x4f0 <__vector_20+0x5c>
		motor_pid_curr_pos = - MOTOR_POS_MAX;
 4e2:	80 e6       	ldi	r24, 0x60	; 96
 4e4:	90 ef       	ldi	r25, 0xF0	; 240
 4e6:	90 93 8a 02 	sts	0x028A, r25
 4ea:	80 93 89 02 	sts	0x0289, r24
 4ee:	0d c0       	rjmp	.+26     	; 0x50a <__vector_20+0x76>
	}
	
	else if(motor_pid_curr_pos > MOTOR_POS_MAX){
 4f0:	80 91 89 02 	lds	r24, 0x0289
 4f4:	90 91 8a 02 	lds	r25, 0x028A
 4f8:	81 3a       	cpi	r24, 0xA1	; 161
 4fa:	9f 40       	sbci	r25, 0x0F	; 15
 4fc:	34 f0       	brlt	.+12     	; 0x50a <__vector_20+0x76>
		motor_pid_curr_pos = MOTOR_POS_MAX;
 4fe:	80 ea       	ldi	r24, 0xA0	; 160
 500:	9f e0       	ldi	r25, 0x0F	; 15
 502:	90 93 8a 02 	sts	0x028A, r25
 506:	80 93 89 02 	sts	0x0289, r24
	}
	
	motor_pid_error = motor_pid_setpoint - motor_pid_curr_pos;
 50a:	80 91 8b 02 	lds	r24, 0x028B
 50e:	90 91 8c 02 	lds	r25, 0x028C
 512:	20 91 89 02 	lds	r18, 0x0289
 516:	30 91 8a 02 	lds	r19, 0x028A
 51a:	82 1b       	sub	r24, r18
 51c:	93 0b       	sbc	r25, r19
 51e:	90 93 86 02 	sts	0x0286, r25
 522:	80 93 85 02 	sts	0x0285, r24
	
	//Reduce gain on the I by a factor of 32
	motor_pid_errorsum += (motor_pid_error / 32);
 526:	20 91 85 02 	lds	r18, 0x0285
 52a:	30 91 86 02 	lds	r19, 0x0286
 52e:	40 91 87 02 	lds	r20, 0x0287
 532:	50 91 88 02 	lds	r21, 0x0288
 536:	c9 01       	movw	r24, r18
 538:	99 23       	and	r25, r25
 53a:	0c f4       	brge	.+2      	; 0x53e <__vector_20+0xaa>
 53c:	4f 96       	adiw	r24, 0x1f	; 31
 53e:	95 95       	asr	r25
 540:	87 95       	ror	r24
 542:	95 95       	asr	r25
 544:	87 95       	ror	r24
 546:	95 95       	asr	r25
 548:	87 95       	ror	r24
 54a:	95 95       	asr	r25
 54c:	87 95       	ror	r24
 54e:	95 95       	asr	r25
 550:	87 95       	ror	r24
 552:	84 0f       	add	r24, r20
 554:	95 1f       	adc	r25, r21
 556:	90 93 88 02 	sts	0x0288, r25
 55a:	80 93 87 02 	sts	0x0287, r24
	
	//Limit values to allowable range
	if(motor_pid_errorsum < - MOTOR_POS_MAX ){
 55e:	80 91 87 02 	lds	r24, 0x0287
 562:	90 91 88 02 	lds	r25, 0x0288
 566:	80 36       	cpi	r24, 0x60	; 96
 568:	90 4f       	sbci	r25, 0xF0	; 240
 56a:	3c f4       	brge	.+14     	; 0x57a <__vector_20+0xe6>
		motor_pid_curr_pos = - MOTOR_POS_MAX;
 56c:	80 e6       	ldi	r24, 0x60	; 96
 56e:	90 ef       	ldi	r25, 0xF0	; 240
 570:	90 93 8a 02 	sts	0x028A, r25
 574:	80 93 89 02 	sts	0x0289, r24
 578:	0d c0       	rjmp	.+26     	; 0x594 <__vector_20+0x100>
	}
	
	else if(motor_pid_errorsum > MOTOR_POS_MAX){
 57a:	80 91 87 02 	lds	r24, 0x0287
 57e:	90 91 88 02 	lds	r25, 0x0288
 582:	81 3a       	cpi	r24, 0xA1	; 161
 584:	9f 40       	sbci	r25, 0x0F	; 15
 586:	34 f0       	brlt	.+12     	; 0x594 <__vector_20+0x100>
		motor_pid_errorsum = MOTOR_POS_MAX;
 588:	80 ea       	ldi	r24, 0xA0	; 160
 58a:	9f e0       	ldi	r25, 0x0F	; 15
 58c:	90 93 88 02 	sts	0x0288, r25
 590:	80 93 87 02 	sts	0x0287, r24
	}
	
	motor_pid_output = (motor_pid_kp * motor_pid_error) + (motor_pid_ki * motor_pid_errorsum);
 594:	40 91 02 02 	lds	r20, 0x0202
 598:	50 91 03 02 	lds	r21, 0x0203
 59c:	60 91 85 02 	lds	r22, 0x0285
 5a0:	70 91 86 02 	lds	r23, 0x0286
 5a4:	80 91 00 02 	lds	r24, 0x0200
 5a8:	90 91 01 02 	lds	r25, 0x0201
 5ac:	e0 91 87 02 	lds	r30, 0x0287
 5b0:	f0 91 88 02 	lds	r31, 0x0288
 5b4:	e8 9f       	mul	r30, r24
 5b6:	90 01       	movw	r18, r0
 5b8:	e9 9f       	mul	r30, r25
 5ba:	30 0d       	add	r19, r0
 5bc:	f8 9f       	mul	r31, r24
 5be:	30 0d       	add	r19, r0
 5c0:	11 24       	eor	r1, r1
 5c2:	64 9f       	mul	r22, r20
 5c4:	c0 01       	movw	r24, r0
 5c6:	65 9f       	mul	r22, r21
 5c8:	90 0d       	add	r25, r0
 5ca:	74 9f       	mul	r23, r20
 5cc:	90 0d       	add	r25, r0
 5ce:	11 24       	eor	r1, r1
 5d0:	82 0f       	add	r24, r18
 5d2:	93 1f       	adc	r25, r19
 5d4:	90 93 84 02 	sts	0x0284, r25
 5d8:	80 93 83 02 	sts	0x0283, r24
	
	motor_pid_output = motor_pid_output / 64;
 5dc:	80 91 83 02 	lds	r24, 0x0283
 5e0:	90 91 84 02 	lds	r25, 0x0284
 5e4:	99 23       	and	r25, r25
 5e6:	0c f4       	brge	.+2      	; 0x5ea <__vector_20+0x156>
 5e8:	cf 96       	adiw	r24, 0x3f	; 63
 5ea:	08 2e       	mov	r0, r24
 5ec:	89 2f       	mov	r24, r25
 5ee:	00 0c       	add	r0, r0
 5f0:	88 1f       	adc	r24, r24
 5f2:	99 0b       	sbc	r25, r25
 5f4:	00 0c       	add	r0, r0
 5f6:	88 1f       	adc	r24, r24
 5f8:	99 1f       	adc	r25, r25
 5fa:	90 93 84 02 	sts	0x0284, r25
 5fe:	80 93 83 02 	sts	0x0283, r24
	
	
	
	if(motor_pid_output < 0){
 602:	80 91 83 02 	lds	r24, 0x0283
 606:	90 91 84 02 	lds	r25, 0x0284
 60a:	99 23       	and	r25, r25
 60c:	0c f5       	brge	.+66     	; 0x650 <__vector_20+0x1bc>
 		motor_set_direction(0);
 60e:	80 e0       	ldi	r24, 0x00	; 0
 610:	0a df       	rcall	.-492    	; 0x426 <motor_set_direction>
		 //Invert output so it is always positive
		 motor_pid_output = -motor_pid_output;
 612:	80 91 83 02 	lds	r24, 0x0283
 616:	90 91 84 02 	lds	r25, 0x0284
 61a:	91 95       	neg	r25
 61c:	81 95       	neg	r24
 61e:	91 09       	sbc	r25, r1
 620:	90 93 84 02 	sts	0x0284, r25
 624:	80 93 83 02 	sts	0x0283, r24
		 
		 //Limit output to max adc output
		 if (motor_pid_output >  255){
 628:	80 91 83 02 	lds	r24, 0x0283
 62c:	90 91 84 02 	lds	r25, 0x0284
 630:	8f 3f       	cpi	r24, 0xFF	; 255
 632:	91 05       	cpc	r25, r1
 634:	39 f0       	breq	.+14     	; 0x644 <__vector_20+0x1b0>
 636:	34 f0       	brlt	.+12     	; 0x644 <__vector_20+0x1b0>
			 motor_pid_output = 255;
 638:	8f ef       	ldi	r24, 0xFF	; 255
 63a:	90 e0       	ldi	r25, 0x00	; 0
 63c:	90 93 84 02 	sts	0x0284, r25
 640:	80 93 83 02 	sts	0x0283, r24
		 }
		uint16_t output = motor_pid_output; 
 644:	80 91 83 02 	lds	r24, 0x0283
 648:	90 91 84 02 	lds	r25, 0x0284
		motor_set_speed(output);
 64c:	e8 de       	rcall	.-560    	; 0x41e <motor_set_speed>
 64e:	15 c0       	rjmp	.+42     	; 0x67a <__vector_20+0x1e6>
		
	}
	
	else {
		motor_set_direction(1);
 650:	81 e0       	ldi	r24, 0x01	; 1
 652:	e9 de       	rcall	.-558    	; 0x426 <motor_set_direction>
		//Limit output to max adc output
		if (motor_pid_output >  255){
 654:	80 91 83 02 	lds	r24, 0x0283
 658:	90 91 84 02 	lds	r25, 0x0284
 65c:	8f 3f       	cpi	r24, 0xFF	; 255
 65e:	91 05       	cpc	r25, r1
 660:	39 f0       	breq	.+14     	; 0x670 <__vector_20+0x1dc>
 662:	34 f0       	brlt	.+12     	; 0x670 <__vector_20+0x1dc>
			motor_pid_output = 255;
 664:	8f ef       	ldi	r24, 0xFF	; 255
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	90 93 84 02 	sts	0x0284, r25
 66c:	80 93 83 02 	sts	0x0283, r24
		}
		uint16_t output = motor_pid_output;
 670:	80 91 83 02 	lds	r24, 0x0283
 674:	90 91 84 02 	lds	r25, 0x0284
		motor_set_speed(output);
 678:	d2 de       	rcall	.-604    	; 0x41e <motor_set_speed>
	}

		

}
 67a:	ff 91       	pop	r31
 67c:	ef 91       	pop	r30
 67e:	df 91       	pop	r29
 680:	cf 91       	pop	r28
 682:	bf 91       	pop	r27
 684:	af 91       	pop	r26
 686:	9f 91       	pop	r25
 688:	8f 91       	pop	r24
 68a:	7f 91       	pop	r23
 68c:	6f 91       	pop	r22
 68e:	5f 91       	pop	r21
 690:	4f 91       	pop	r20
 692:	3f 91       	pop	r19
 694:	2f 91       	pop	r18
 696:	0f 90       	pop	r0
 698:	0b be       	out	0x3b, r0	; 59
 69a:	0f 90       	pop	r0
 69c:	0f be       	out	0x3f, r0	; 63
 69e:	0f 90       	pop	r0
 6a0:	1f 90       	pop	r1
 6a2:	18 95       	reti

000006a4 <motor_set_pos>:
	return encoder;
	
}

void motor_set_pos(int8_t pos){
	motor_pid_setpoint = pos * 32;
 6a4:	20 e2       	ldi	r18, 0x20	; 32
 6a6:	82 02       	muls	r24, r18
 6a8:	c0 01       	movw	r24, r0
 6aa:	11 24       	eor	r1, r1
 6ac:	90 93 8c 02 	sts	0x028C, r25
 6b0:	80 93 8b 02 	sts	0x028B, r24
 6b4:	08 95       	ret

000006b6 <servo_init>:


void servo_init(){
	//Use timer 1 and output OC1A PB5, pin 11 on arduino, for the pwm signal
	//Set pin as output
	DDRB |= (1<<PB5);
 6b6:	25 9a       	sbi	0x04, 5	; 4
	
	//Enable output on OC1A, noninverted mode. Output is set at bottom, and cleared on timer reset
	TCCR1A |= (1<<COM1A1) ;	
 6b8:	e0 e8       	ldi	r30, 0x80	; 128
 6ba:	f0 e0       	ldi	r31, 0x00	; 0
 6bc:	80 81       	ld	r24, Z
 6be:	80 68       	ori	r24, 0x80	; 128
 6c0:	80 83       	st	Z, r24
	
	//Fast pwm mode
	//Set it to mode 14, table 17-2, counts to ICRn then resets to 0
	TCCR1A |= (1<<WGM11);
 6c2:	80 81       	ld	r24, Z
 6c4:	82 60       	ori	r24, 0x02	; 2
 6c6:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13) | (1<<WGM12);
 6c8:	e1 e8       	ldi	r30, 0x81	; 129
 6ca:	f0 e0       	ldi	r31, 0x00	; 0
 6cc:	80 81       	ld	r24, Z
 6ce:	88 61       	ori	r24, 0x18	; 24
 6d0:	80 83       	st	Z, r24
	
	//Set counter frequency to 50Hz
	//Set top counter value
	ICR1 = SERVO_TIMER_TOP;
 6d2:	8f e3       	ldi	r24, 0x3F	; 63
 6d4:	9c e9       	ldi	r25, 0x9C	; 156
 6d6:	90 93 87 00 	sts	0x0087, r25
 6da:	80 93 86 00 	sts	0x0086, r24
	//Set prescaler to 8 and start the timer
	TCCR1B |= (1<<CS11);
 6de:	80 81       	ld	r24, Z
 6e0:	82 60       	ori	r24, 0x02	; 2
 6e2:	80 83       	st	Z, r24
 6e4:	08 95       	ret

000006e6 <servo_set_pos>:

}


void servo_set_pos(uint8_t pos){
	uint16_t val = pos * SERVO_8BIT_TO_TIMER + SERVO_TIMER_MIN;
 6e6:	90 e0       	ldi	r25, 0x00	; 0
 6e8:	9c 01       	movw	r18, r24
 6ea:	22 0f       	add	r18, r18
 6ec:	33 1f       	adc	r19, r19
 6ee:	22 0f       	add	r18, r18
 6f0:	33 1f       	adc	r19, r19
 6f2:	22 0f       	add	r18, r18
 6f4:	33 1f       	adc	r19, r19
 6f6:	82 0f       	add	r24, r18
 6f8:	93 1f       	adc	r25, r19
 6fa:	89 5f       	subi	r24, 0xF9	; 249
 6fc:	98 4f       	sbci	r25, 0xF8	; 248
	
	if(val < SERVO_TIMER_MIN){
 6fe:	87 30       	cpi	r24, 0x07	; 7
 700:	27 e0       	ldi	r18, 0x07	; 7
 702:	92 07       	cpc	r25, r18
 704:	10 f4       	brcc	.+4      	; 0x70a <servo_set_pos+0x24>
		val = SERVO_TIMER_MIN;
 706:	87 e0       	ldi	r24, 0x07	; 7
 708:	97 e0       	ldi	r25, 0x07	; 7
 70a:	88 36       	cpi	r24, 0x68	; 104
 70c:	20 e1       	ldi	r18, 0x10	; 16
 70e:	92 07       	cpc	r25, r18
 710:	10 f0       	brcs	.+4      	; 0x716 <servo_set_pos+0x30>
 712:	87 e6       	ldi	r24, 0x67	; 103
 714:	90 e1       	ldi	r25, 0x10	; 16
	
	if(val > SERVO_TIMER_MAX){
		val = SERVO_TIMER_MAX;
	}
	
	OCR1A = val;
 716:	90 93 89 00 	sts	0x0089, r25
 71a:	80 93 88 00 	sts	0x0088, r24
 71e:	08 95       	ret

00000720 <spi_init>:

#include "spi.h"

void spi_init(void){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<PB1)|(1<<PB2);
 720:	84 b1       	in	r24, 0x04	; 4
 722:	86 60       	ori	r24, 0x06	; 6
 724:	84 b9       	out	0x04, r24	; 4
	
	//Set SS as output
	DDRB |= (1<<PB7);
 726:	27 9a       	sbi	0x04, 7	; 4
	
	//Set SS input as output, as it will set spi mode to slave if it is not done
	DDRB |= (1<<PB0);
 728:	20 9a       	sbi	0x04, 0	; 4
	
	//Set MISO as input
	DDRB &= ~(1<<PB3);
 72a:	23 98       	cbi	0x04, 3	; 4
	
	//Set spi clk to fosc/2
	SPSR |= (1<<SPI2X);
 72c:	8d b5       	in	r24, 0x2d	; 45
 72e:	81 60       	ori	r24, 0x01	; 1
 730:	8d bd       	out	0x2d, r24	; 45
	/* Enable SPI, Master */
	SPCR = (1<<SPE)|(1<<MSTR);
 732:	80 e5       	ldi	r24, 0x50	; 80
 734:	8c bd       	out	0x2c, r24	; 44
 736:	08 95       	ret

00000738 <spi_transmit>:
}

uint8_t spi_transmit(uint8_t data){
	/* Start transmission */
	SPDR = data;
 738:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 73a:	0d b4       	in	r0, 0x2d	; 45
 73c:	07 fc       	sbrc	r0, 7
 73e:	04 c0       	rjmp	.+8      	; 0x748 <spi_transmit+0x10>
	
	data = SPDR;
 740:	8e b5       	in	r24, 0x2e	; 46

uint8_t spi_transmit(uint8_t data){
	/* Start transmission */
	SPDR = data;
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 742:	0d b4       	in	r0, 0x2d	; 45
 744:	07 fe       	sbrs	r0, 7
 746:	fc cf       	rjmp	.-8      	; 0x740 <spi_transmit+0x8>
	
	data = SPDR;

	return data;
 748:	08 95       	ret

0000074a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 74a:	8c e0       	ldi	r24, 0x0C	; 12
 74c:	80 93 b8 00 	sts	0x00B8, r24
 750:	8f ef       	ldi	r24, 0xFF	; 255
 752:	80 93 bb 00 	sts	0x00BB, r24
 756:	84 e0       	ldi	r24, 0x04	; 4
 758:	80 93 bc 00 	sts	0x00BC, r24
 75c:	08 95       	ret

0000075e <TWI_Start_Transceiver_With_Data>:
 75e:	ec eb       	ldi	r30, 0xBC	; 188
 760:	f0 e0       	ldi	r31, 0x00	; 0
 762:	20 81       	ld	r18, Z
 764:	20 fd       	sbrc	r18, 0
 766:	fd cf       	rjmp	.-6      	; 0x762 <TWI_Start_Transceiver_With_Data+0x4>
 768:	60 93 8f 02 	sts	0x028F, r22
 76c:	fc 01       	movw	r30, r24
 76e:	20 81       	ld	r18, Z
 770:	20 93 90 02 	sts	0x0290, r18
 774:	20 fd       	sbrc	r18, 0
 776:	0c c0       	rjmp	.+24     	; 0x790 <TWI_Start_Transceiver_With_Data+0x32>
 778:	62 30       	cpi	r22, 0x02	; 2
 77a:	50 f0       	brcs	.+20     	; 0x790 <TWI_Start_Transceiver_With_Data+0x32>
 77c:	dc 01       	movw	r26, r24
 77e:	11 96       	adiw	r26, 0x01	; 1
 780:	e1 e9       	ldi	r30, 0x91	; 145
 782:	f2 e0       	ldi	r31, 0x02	; 2
 784:	81 e0       	ldi	r24, 0x01	; 1
 786:	9d 91       	ld	r25, X+
 788:	91 93       	st	Z+, r25
 78a:	8f 5f       	subi	r24, 0xFF	; 255
 78c:	86 13       	cpse	r24, r22
 78e:	fb cf       	rjmp	.-10     	; 0x786 <TWI_Start_Transceiver_With_Data+0x28>
 790:	10 92 8e 02 	sts	0x028E, r1
 794:	88 ef       	ldi	r24, 0xF8	; 248
 796:	80 93 04 02 	sts	0x0204, r24
 79a:	85 ea       	ldi	r24, 0xA5	; 165
 79c:	80 93 bc 00 	sts	0x00BC, r24
 7a0:	08 95       	ret

000007a2 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 7a2:	1f 92       	push	r1
 7a4:	0f 92       	push	r0
 7a6:	0f b6       	in	r0, 0x3f	; 63
 7a8:	0f 92       	push	r0
 7aa:	11 24       	eor	r1, r1
 7ac:	0b b6       	in	r0, 0x3b	; 59
 7ae:	0f 92       	push	r0
 7b0:	2f 93       	push	r18
 7b2:	3f 93       	push	r19
 7b4:	8f 93       	push	r24
 7b6:	9f 93       	push	r25
 7b8:	af 93       	push	r26
 7ba:	bf 93       	push	r27
 7bc:	ef 93       	push	r30
 7be:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 7c0:	80 91 b9 00 	lds	r24, 0x00B9
 7c4:	90 e0       	ldi	r25, 0x00	; 0
 7c6:	fc 01       	movw	r30, r24
 7c8:	38 97       	sbiw	r30, 0x08	; 8
 7ca:	e1 35       	cpi	r30, 0x51	; 81
 7cc:	f1 05       	cpc	r31, r1
 7ce:	08 f0       	brcs	.+2      	; 0x7d2 <__vector_39+0x30>
 7d0:	55 c0       	rjmp	.+170    	; 0x87c <__vector_39+0xda>
 7d2:	ee 58       	subi	r30, 0x8E	; 142
 7d4:	ff 4f       	sbci	r31, 0xFF	; 255
 7d6:	d7 c0       	rjmp	.+430    	; 0x986 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 7d8:	10 92 8d 02 	sts	0x028D, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 7dc:	e0 91 8d 02 	lds	r30, 0x028D
 7e0:	80 91 8f 02 	lds	r24, 0x028F
 7e4:	e8 17       	cp	r30, r24
 7e6:	70 f4       	brcc	.+28     	; 0x804 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 7e8:	81 e0       	ldi	r24, 0x01	; 1
 7ea:	8e 0f       	add	r24, r30
 7ec:	80 93 8d 02 	sts	0x028D, r24
 7f0:	f0 e0       	ldi	r31, 0x00	; 0
 7f2:	e0 57       	subi	r30, 0x70	; 112
 7f4:	fd 4f       	sbci	r31, 0xFD	; 253
 7f6:	80 81       	ld	r24, Z
 7f8:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7fc:	85 e8       	ldi	r24, 0x85	; 133
 7fe:	80 93 bc 00 	sts	0x00BC, r24
 802:	43 c0       	rjmp	.+134    	; 0x88a <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 804:	80 91 8e 02 	lds	r24, 0x028E
 808:	81 60       	ori	r24, 0x01	; 1
 80a:	80 93 8e 02 	sts	0x028E, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 80e:	84 e9       	ldi	r24, 0x94	; 148
 810:	80 93 bc 00 	sts	0x00BC, r24
 814:	3a c0       	rjmp	.+116    	; 0x88a <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 816:	e0 91 8d 02 	lds	r30, 0x028D
 81a:	81 e0       	ldi	r24, 0x01	; 1
 81c:	8e 0f       	add	r24, r30
 81e:	80 93 8d 02 	sts	0x028D, r24
 822:	80 91 bb 00 	lds	r24, 0x00BB
 826:	f0 e0       	ldi	r31, 0x00	; 0
 828:	e0 57       	subi	r30, 0x70	; 112
 82a:	fd 4f       	sbci	r31, 0xFD	; 253
 82c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 82e:	20 91 8d 02 	lds	r18, 0x028D
 832:	30 e0       	ldi	r19, 0x00	; 0
 834:	80 91 8f 02 	lds	r24, 0x028F
 838:	90 e0       	ldi	r25, 0x00	; 0
 83a:	01 97       	sbiw	r24, 0x01	; 1
 83c:	28 17       	cp	r18, r24
 83e:	39 07       	cpc	r19, r25
 840:	24 f4       	brge	.+8      	; 0x84a <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 842:	85 ec       	ldi	r24, 0xC5	; 197
 844:	80 93 bc 00 	sts	0x00BC, r24
 848:	20 c0       	rjmp	.+64     	; 0x88a <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 84a:	85 e8       	ldi	r24, 0x85	; 133
 84c:	80 93 bc 00 	sts	0x00BC, r24
 850:	1c c0       	rjmp	.+56     	; 0x88a <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 852:	80 91 bb 00 	lds	r24, 0x00BB
 856:	e0 91 8d 02 	lds	r30, 0x028D
 85a:	f0 e0       	ldi	r31, 0x00	; 0
 85c:	e0 57       	subi	r30, 0x70	; 112
 85e:	fd 4f       	sbci	r31, 0xFD	; 253
 860:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 862:	80 91 8e 02 	lds	r24, 0x028E
 866:	81 60       	ori	r24, 0x01	; 1
 868:	80 93 8e 02 	sts	0x028E, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 86c:	84 e9       	ldi	r24, 0x94	; 148
 86e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 872:	0b c0       	rjmp	.+22     	; 0x88a <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 874:	85 ea       	ldi	r24, 0xA5	; 165
 876:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 87a:	07 c0       	rjmp	.+14     	; 0x88a <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 87c:	80 91 b9 00 	lds	r24, 0x00B9
 880:	80 93 04 02 	sts	0x0204, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 884:	84 e0       	ldi	r24, 0x04	; 4
 886:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 88a:	ff 91       	pop	r31
 88c:	ef 91       	pop	r30
 88e:	bf 91       	pop	r27
 890:	af 91       	pop	r26
 892:	9f 91       	pop	r25
 894:	8f 91       	pop	r24
 896:	3f 91       	pop	r19
 898:	2f 91       	pop	r18
 89a:	0f 90       	pop	r0
 89c:	0b be       	out	0x3b, r0	; 59
 89e:	0f 90       	pop	r0
 8a0:	0f be       	out	0x3f, r0	; 63
 8a2:	0f 90       	pop	r0
 8a4:	1f 90       	pop	r1
 8a6:	18 95       	reti

000008a8 <uart_transmit>:
	
}

uint8_t uart_transmit(unsigned char data, FILE* stream){
	//Wait for buffer to not be full
	while (buffer_tail == ((buffer_head + 1) & UART_TX_BUFFER_MASK)){
 8a8:	40 91 95 02 	lds	r20, 0x0295
 8ac:	20 91 94 02 	lds	r18, 0x0294
 8b0:	50 e0       	ldi	r21, 0x00	; 0
 8b2:	30 e0       	ldi	r19, 0x00	; 0
 8b4:	2f 5f       	subi	r18, 0xFF	; 255
 8b6:	3f 4f       	sbci	r19, 0xFF	; 255
 8b8:	2f 73       	andi	r18, 0x3F	; 63
 8ba:	33 27       	eor	r19, r19
 8bc:	42 17       	cp	r20, r18
 8be:	53 07       	cpc	r21, r19
 8c0:	99 f3       	breq	.-26     	; 0x8a8 <uart_transmit>
	}
	

	//Write data to head of buffer
	BUFFER[buffer_head] = data;
 8c2:	e0 91 94 02 	lds	r30, 0x0294
 8c6:	f0 e0       	ldi	r31, 0x00	; 0
 8c8:	eb 5f       	subi	r30, 0xFB	; 251
 8ca:	fd 4f       	sbci	r31, 0xFD	; 253
 8cc:	80 83       	st	Z, r24
	buffer_head = (buffer_head +1) & UART_TX_BUFFER_MASK;
 8ce:	80 91 94 02 	lds	r24, 0x0294
 8d2:	8f 5f       	subi	r24, 0xFF	; 255
 8d4:	8f 73       	andi	r24, 0x3F	; 63
 8d6:	80 93 94 02 	sts	0x0294, r24
	
	//Enable interrupt on empty uart buffer
	UCSR0B |= (1<<UDRIE0);
 8da:	e1 ec       	ldi	r30, 0xC1	; 193
 8dc:	f0 e0       	ldi	r31, 0x00	; 0
 8de:	80 81       	ld	r24, Z
 8e0:	80 62       	ori	r24, 0x20	; 32
 8e2:	80 83       	st	Z, r24

	return 0;
}
 8e4:	80 e0       	ldi	r24, 0x00	; 0
 8e6:	08 95       	ret

000008e8 <uart_receive>:

//Function to receive data
unsigned char uart_receive(FILE* stream){
	while (!(UCSR0A & (1<<RXC0)));
 8e8:	e0 ec       	ldi	r30, 0xC0	; 192
 8ea:	f0 e0       	ldi	r31, 0x00	; 0
 8ec:	80 81       	ld	r24, Z
 8ee:	88 23       	and	r24, r24
 8f0:	ec f7       	brge	.-6      	; 0x8ec <uart_receive+0x4>
	return UDR0;
 8f2:	80 91 c6 00 	lds	r24, 0x00C6
}
 8f6:	08 95       	ret

000008f8 <__vector_26>:
volatile static char BUFFER[UART_TX_BUFFER_SIZE] = {'a'};
volatile static uint8_t buffer_tail = 0;
volatile static uint8_t buffer_head = 0;

//Runs when buffer is empty
ISR(USART0_UDRE_vect){
 8f8:	1f 92       	push	r1
 8fa:	0f 92       	push	r0
 8fc:	0f b6       	in	r0, 0x3f	; 63
 8fe:	0f 92       	push	r0
 900:	11 24       	eor	r1, r1
 902:	0b b6       	in	r0, 0x3b	; 59
 904:	0f 92       	push	r0
 906:	8f 93       	push	r24
 908:	9f 93       	push	r25
 90a:	ef 93       	push	r30
 90c:	ff 93       	push	r31

	
	//When head and tail are equal the buffer is empty
	if(buffer_head != buffer_tail){
 90e:	90 91 94 02 	lds	r25, 0x0294
 912:	80 91 95 02 	lds	r24, 0x0295
 916:	98 17       	cp	r25, r24
 918:	79 f0       	breq	.+30     	; 0x938 <__vector_26+0x40>

		UDR0 = BUFFER[buffer_tail];
 91a:	e0 91 95 02 	lds	r30, 0x0295
 91e:	f0 e0       	ldi	r31, 0x00	; 0
 920:	eb 5f       	subi	r30, 0xFB	; 251
 922:	fd 4f       	sbci	r31, 0xFD	; 253
 924:	80 81       	ld	r24, Z
 926:	80 93 c6 00 	sts	0x00C6, r24

		buffer_tail = ((buffer_tail +1) & UART_TX_BUFFER_MASK);
 92a:	80 91 95 02 	lds	r24, 0x0295
 92e:	8f 5f       	subi	r24, 0xFF	; 255
 930:	8f 73       	andi	r24, 0x3F	; 63
 932:	80 93 95 02 	sts	0x0295, r24
 936:	05 c0       	rjmp	.+10     	; 0x942 <__vector_26+0x4a>
	}
	
	else {
		//disable interrupt when buffer is empty
		UCSR0B &= ~(1<<UDRIE0);
 938:	e1 ec       	ldi	r30, 0xC1	; 193
 93a:	f0 e0       	ldi	r31, 0x00	; 0
 93c:	80 81       	ld	r24, Z
 93e:	8f 7d       	andi	r24, 0xDF	; 223
 940:	80 83       	st	Z, r24
	}
	
}
 942:	ff 91       	pop	r31
 944:	ef 91       	pop	r30
 946:	9f 91       	pop	r25
 948:	8f 91       	pop	r24
 94a:	0f 90       	pop	r0
 94c:	0b be       	out	0x3b, r0	; 59
 94e:	0f 90       	pop	r0
 950:	0f be       	out	0x3f, r0	; 63
 952:	0f 90       	pop	r0
 954:	1f 90       	pop	r1
 956:	18 95       	reti

00000958 <uart_init>:

void uart_init(){

	// Set baudrate to 9600

	UBRR0H |= (BAUD_PRESCALE >> 8);
 958:	e5 ec       	ldi	r30, 0xC5	; 197
 95a:	f0 e0       	ldi	r31, 0x00	; 0
 95c:	80 81       	ld	r24, Z
 95e:	80 83       	st	Z, r24
	UBRR0L |= BAUD_PRESCALE;
 960:	e4 ec       	ldi	r30, 0xC4	; 196
 962:	f0 e0       	ldi	r31, 0x00	; 0
 964:	80 81       	ld	r24, Z
 966:	87 66       	ori	r24, 0x67	; 103
 968:	80 83       	st	Z, r24
	// Enable TX rx
	UCSR0B = (1<<TXEN0)|(1<<RXEN0);
 96a:	88 e1       	ldi	r24, 0x18	; 24
 96c:	80 93 c1 00 	sts	0x00C1, r24
	

	
	//uart_str = fdevopen(uart_transmit, uart_receive);
	stdout = stdin = &uart_str;
 970:	85 e4       	ldi	r24, 0x45	; 69
 972:	92 e0       	ldi	r25, 0x02	; 2
 974:	90 93 97 02 	sts	0x0297, r25
 978:	80 93 96 02 	sts	0x0296, r24
 97c:	90 93 99 02 	sts	0x0299, r25
 980:	80 93 98 02 	sts	0x0298, r24
 984:	08 95       	ret

00000986 <__tablejump2__>:
 986:	ee 0f       	add	r30, r30
 988:	ff 1f       	adc	r31, r31

0000098a <__tablejump__>:
 98a:	05 90       	lpm	r0, Z+
 98c:	f4 91       	lpm	r31, Z
 98e:	e0 2d       	mov	r30, r0
 990:	19 94       	eijmp

00000992 <puts>:
 992:	0f 93       	push	r16
 994:	1f 93       	push	r17
 996:	cf 93       	push	r28
 998:	df 93       	push	r29
 99a:	e0 91 98 02 	lds	r30, 0x0298
 99e:	f0 91 99 02 	lds	r31, 0x0299
 9a2:	23 81       	ldd	r18, Z+3	; 0x03
 9a4:	21 ff       	sbrs	r18, 1
 9a6:	1b c0       	rjmp	.+54     	; 0x9de <puts+0x4c>
 9a8:	ec 01       	movw	r28, r24
 9aa:	00 e0       	ldi	r16, 0x00	; 0
 9ac:	10 e0       	ldi	r17, 0x00	; 0
 9ae:	89 91       	ld	r24, Y+
 9b0:	60 91 98 02 	lds	r22, 0x0298
 9b4:	70 91 99 02 	lds	r23, 0x0299
 9b8:	db 01       	movw	r26, r22
 9ba:	18 96       	adiw	r26, 0x08	; 8
 9bc:	ed 91       	ld	r30, X+
 9be:	fc 91       	ld	r31, X
 9c0:	19 97       	sbiw	r26, 0x09	; 9
 9c2:	88 23       	and	r24, r24
 9c4:	31 f0       	breq	.+12     	; 0x9d2 <puts+0x40>
 9c6:	19 95       	eicall
 9c8:	89 2b       	or	r24, r25
 9ca:	89 f3       	breq	.-30     	; 0x9ae <puts+0x1c>
 9cc:	0f ef       	ldi	r16, 0xFF	; 255
 9ce:	1f ef       	ldi	r17, 0xFF	; 255
 9d0:	ee cf       	rjmp	.-36     	; 0x9ae <puts+0x1c>
 9d2:	8a e0       	ldi	r24, 0x0A	; 10
 9d4:	19 95       	eicall
 9d6:	89 2b       	or	r24, r25
 9d8:	11 f4       	brne	.+4      	; 0x9de <puts+0x4c>
 9da:	c8 01       	movw	r24, r16
 9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <puts+0x50>
 9de:	8f ef       	ldi	r24, 0xFF	; 255
 9e0:	9f ef       	ldi	r25, 0xFF	; 255
 9e2:	df 91       	pop	r29
 9e4:	cf 91       	pop	r28
 9e6:	1f 91       	pop	r17
 9e8:	0f 91       	pop	r16
 9ea:	08 95       	ret

000009ec <_exit>:
 9ec:	f8 94       	cli

000009ee <__stop_program>:
 9ee:	ff cf       	rjmp	.-2      	; 0x9ee <__stop_program>
