// Seed: 336339623
module module_0 (
    input tri id_0
);
  id_2(
      id_0
  );
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd20,
    parameter id_6 = 32'd89
) (
    output supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    input wire _id_3,
    output tri0 id_4,
    input wor id_5,
    input tri _id_6
);
  assign id_2 = {id_5, -1};
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
  initial assign id_4[id_6-id_3 : 1] = id_6;
  logic id_8 = id_5;
endmodule
