// Seed: 1649872519
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
endmodule
`timescale 1ps / 1 ps `celldefine `timescale 1ps / 1ps
