strict digraph "" {
	node [label="\N"];
	"1953:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb6690>",
		fillcolor=springgreen,
		label="1953:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1953:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb66d0>",
		fillcolor=turquoise,
		label="1953:BL
length_register <= TX_DATA_REG[47:32];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb6710>]",
		style=filled,
		typ=Block];
	"1953:IF" -> "1953:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER == 8)",
		lineno=1953];
	"1949:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb6cd0>",
		fillcolor=turquoise,
		label="1949:BL
length_register <= TX_DATA_REG[15:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb6a90>]",
		style=filled,
		typ=Block];
	"Leaf_1944:AL"	 [def_var="['length_register']",
		label="Leaf_1944:AL"];
	"1949:BL" -> "Leaf_1944:AL"	 [cond="[]",
		lineno=None];
	"1946:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb6ed0>",
		fillcolor=turquoise,
		label="1946:BL
length_register <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb6d50>]",
		style=filled,
		typ=Block];
	"1946:BL" -> "Leaf_1944:AL"	 [cond="[]",
		lineno=None];
	"1944:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12fb6fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1944:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_int', 'TX_DATA_REG', 'BYTE_COUNTER', 'vlan_enabled_int']"];
	"1945:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb8190>",
		fillcolor=turquoise,
		label="1945:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1944:AL" -> "1945:BL"	 [cond="[]",
		lineno=None];
	"1952:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb8250>",
		fillcolor=turquoise,
		label="1952:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1952:BL" -> "1953:IF"	 [cond="[]",
		lineno=None];
	"1946:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb81d0>",
		fillcolor=springgreen,
		label="1946:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1946:IF" -> "1946:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1946];
	"1949:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb8210>",
		fillcolor=springgreen,
		label="1949:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1946:IF" -> "1949:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1946];
	"1949:IF" -> "1949:BL"	 [cond="['vlan_enabled_int', 'BYTE_COUNTER']",
		label="(vlan_enabled_int & (BYTE_COUNTER == 16))",
		lineno=1949];
	"1949:IF" -> "1952:BL"	 [cond="['vlan_enabled_int', 'BYTE_COUNTER']",
		label="!((vlan_enabled_int & (BYTE_COUNTER == 16)))",
		lineno=1949];
	"1945:BL" -> "1946:IF"	 [cond="[]",
		lineno=None];
	"1953:BL" -> "Leaf_1944:AL"	 [cond="[]",
		lineno=None];
}
