
12. Printing statistics.

=== top_module ===

   Number of wires:                 20
   Number of wire bits:             20
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     INV_X1                          5
     NAND2_X1                        9
     XNOR2_X1                        2

   Chip area for module '\top_module': 13.034000
     of which used for sequential elements: 0.000000 (0.00%)

