

================================================================
== Vivado HLS Report for 'PE'
================================================================
* Date:           Sun Mar 22 14:27:13 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.170 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      109|      109| 0.545 us | 0.545 us |  109|  109|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      108|      108|        27|          -|          -|     4|    no    |
        | + Loop 1.1  |        4|        4|         1|          1|          1|     4|    yes   |
        | + Loop 1.2  |       18|       18|         4|          1|          1|    16|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str252, i32 0, i32 0, [1 x i8]* @p_str253, [1 x i8]* @p_str254, [1 x i8]* @p_str255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str256, [1 x i8]* @p_str257)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str245, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str249, [1 x i8]* @p_str250)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str214, [1 x i8]* @p_str215)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_C = alloca [4 x i32], align 4" [src/kernel_xilinx.cpp:433]   --->   Operation 15 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %.preheader223" [src/kernel_xilinx.cpp:435]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i3 [ 0, %0 ], [ %add_ln435, %.preheader223.loopexit ]" [src/kernel_xilinx.cpp:435]   --->   Operation 17 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln435 = icmp eq i3 %indvar_flatten53, -4" [src/kernel_xilinx.cpp:435]   --->   Operation 18 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.26ns)   --->   "%add_ln435 = add i3 %indvar_flatten53, 1" [src/kernel_xilinx.cpp:435]   --->   Operation 19 'add' 'add_ln435' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln435, label %2, label %.preheader223.preheader" [src/kernel_xilinx.cpp:435]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.60ns)   --->   "br label %.preheader221" [src/kernel_xilinx.cpp:440]   --->   Operation 22 'br' <Predicate = (!icmp_ln435)> <Delay = 0.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:497]   --->   Operation 23 'ret' <Predicate = (icmp_ln435)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %.preheader223.preheader ], [ %add_ln440, %hls_label_12 ]" [src/kernel_xilinx.cpp:440]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c6_0 = phi i2 [ 0, %.preheader223.preheader ], [ %select_ln446_4, %hls_label_12 ]" [src/kernel_xilinx.cpp:446]   --->   Operation 25 'phi' 'c6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c7_0 = phi i2 [ 0, %.preheader223.preheader ], [ %c7, %hls_label_12 ]"   --->   Operation 26 'phi' 'c7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln440 = icmp eq i3 %indvar_flatten, -4" [src/kernel_xilinx.cpp:440]   --->   Operation 27 'icmp' 'icmp_ln440' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.26ns)   --->   "%add_ln440 = add i3 %indvar_flatten, 1" [src/kernel_xilinx.cpp:440]   --->   Operation 28 'add' 'add_ln440' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln440, label %.preheader217.preheader, label %hls_label_12" [src/kernel_xilinx.cpp:440]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.23ns)   --->   "%c6 = add i2 %c6_0, 1" [src/kernel_xilinx.cpp:440]   --->   Operation 30 'add' 'c6' <Predicate = (!icmp_ln440)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln442 = icmp eq i2 %c7_0, -2" [src/kernel_xilinx.cpp:442]   --->   Operation 32 'icmp' 'icmp_ln442' <Predicate = (!icmp_ln440)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln446 = select i1 %icmp_ln442, i2 0, i2 %c7_0" [src/kernel_xilinx.cpp:446]   --->   Operation 33 'select' 'select_ln446' <Predicate = (!icmp_ln440)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln446_4 = select i1 %icmp_ln442, i2 %c6, i2 %c6_0" [src/kernel_xilinx.cpp:446]   --->   Operation 34 'select' 'select_ln446_4' <Predicate = (!icmp_ln440)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln442 = zext i2 %select_ln446_4 to i4" [src/kernel_xilinx.cpp:442]   --->   Operation 35 'zext' 'zext_ln442' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [src/kernel_xilinx.cpp:442]   --->   Operation 36 'specregionbegin' 'tmp' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:443]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln446, i1 false)" [src/kernel_xilinx.cpp:446]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln446 = zext i3 %tmp_2 to i4" [src/kernel_xilinx.cpp:446]   --->   Operation 39 'zext' 'zext_ln446' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.26ns)   --->   "%add_ln446 = add i4 %zext_ln442, %zext_ln446" [src/kernel_xilinx.cpp:446]   --->   Operation 40 'add' 'add_ln446' <Predicate = (!icmp_ln440)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln446_4 = zext i4 %add_ln446 to i64" [src/kernel_xilinx.cpp:446]   --->   Operation 41 'zext' 'zext_ln446_4' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr [4 x i32]* %local_C, i64 0, i64 %zext_ln446_4" [src/kernel_xilinx.cpp:446]   --->   Operation 42 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.59ns)   --->   "store i32 0, i32* %local_C_addr, align 4" [src/kernel_xilinx.cpp:446]   --->   Operation 43 'store' <Predicate = (!icmp_ln440)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp)" [src/kernel_xilinx.cpp:447]   --->   Operation 44 'specregionend' 'empty_86' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.23ns)   --->   "%c7 = add i2 %select_ln446, 1" [src/kernel_xilinx.cpp:442]   --->   Operation 45 'add' 'c7' <Predicate = (!icmp_ln440)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader221" [src/kernel_xilinx.cpp:442]   --->   Operation 46 'br' <Predicate = (!icmp_ln440)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 47 [1/1] (0.60ns)   --->   "br label %.preheader217" [src/kernel_xilinx.cpp:480]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten46 = phi i5 [ %add_ln449, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:449]   --->   Operation 48 'phi' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%c2_0 = phi i2 [ %select_ln449, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:449]   --->   Operation 49 'phi' 'c2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i5 [ %select_ln452_4, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:452]   --->   Operation 50 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%c5_0 = phi i2 [ %select_ln452, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:452]   --->   Operation 51 'phi' 'c5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i4 [ %select_ln454, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:454]   --->   Operation 52 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%c61_0 = phi i2 [ %select_ln479_4, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:479]   --->   Operation 53 'phi' 'c61_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c72_0 = phi i2 [ %c7_4, %hls_label_13_end ], [ 0, %.preheader217.preheader ]"   --->   Operation 54 'phi' 'c72_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.34ns)   --->   "%icmp_ln480 = icmp eq i2 %c2_0, 1" [src/kernel_xilinx.cpp:480]   --->   Operation 55 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.34ns)   --->   "%icmp_ln480_1 = icmp eq i2 %c5_0, 1" [src/kernel_xilinx.cpp:480]   --->   Operation 56 'icmp' 'icmp_ln480_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln480 = and i1 %icmp_ln480, %icmp_ln480_1" [src/kernel_xilinx.cpp:480]   --->   Operation 57 'and' 'and_ln480' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.63ns)   --->   "%icmp_ln449 = icmp eq i5 %indvar_flatten46, -16" [src/kernel_xilinx.cpp:449]   --->   Operation 58 'icmp' 'icmp_ln449' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.34ns)   --->   "%add_ln449 = add i5 %indvar_flatten46, 1" [src/kernel_xilinx.cpp:449]   --->   Operation 59 'add' 'add_ln449' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln449, label %.preheader223.loopexit, label %hls_label_13_begin" [src/kernel_xilinx.cpp:449]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.23ns)   --->   "%c2 = add i2 1, %c2_0" [src/kernel_xilinx.cpp:449]   --->   Operation 61 'add' 'c2' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.63ns)   --->   "%icmp_ln452 = icmp eq i5 %indvar_flatten20, 8" [src/kernel_xilinx.cpp:452]   --->   Operation 62 'icmp' 'icmp_ln452' <Predicate = (!icmp_ln449)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.27ns)   --->   "%select_ln480 = select i1 %icmp_ln452, i2 0, i2 %c5_0" [src/kernel_xilinx.cpp:480]   --->   Operation 63 'select' 'select_ln480' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.34ns)   --->   "%icmp_ln480_8 = icmp eq i2 %c2_0, 0" [src/kernel_xilinx.cpp:480]   --->   Operation 64 'icmp' 'icmp_ln480_8' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_19)   --->   "%select_ln480_10 = select i1 %icmp_ln452, i1 %icmp_ln480_8, i1 %icmp_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 65 'select' 'select_ln480_10' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.12ns)   --->   "%xor_ln480 = xor i1 %icmp_ln452, true" [src/kernel_xilinx.cpp:480]   --->   Operation 66 'xor' 'xor_ln480' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln480_12)   --->   "%and_ln480_16 = and i1 %and_ln480, %xor_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 67 'and' 'and_ln480_16' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.34ns)   --->   "%icmp_ln456 = icmp eq i2 %c72_0, -2" [src/kernel_xilinx.cpp:456]   --->   Operation 68 'icmp' 'icmp_ln456' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_20)   --->   "%and_ln480_17 = and i1 %icmp_ln456, %xor_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 69 'and' 'and_ln480_17' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.65ns)   --->   "%icmp_ln454 = icmp eq i4 %indvar_flatten6, 4" [src/kernel_xilinx.cpp:454]   --->   Operation 70 'icmp' 'icmp_ln454' <Predicate = (!icmp_ln449)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln480_18 = and i1 %icmp_ln454, %xor_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 71 'and' 'and_ln480_18' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln449 = select i1 %icmp_ln452, i2 %c2, i2 %c2_0" [src/kernel_xilinx.cpp:449]   --->   Operation 72 'select' 'select_ln449' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.23ns)   --->   "%c5 = add i2 1, %select_ln480" [src/kernel_xilinx.cpp:452]   --->   Operation 73 'add' 'c5' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.12ns)   --->   "%or_ln480 = or i1 %and_ln480_18, %icmp_ln452" [src/kernel_xilinx.cpp:480]   --->   Operation 74 'or' 'or_ln480' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln480_11 = select i1 %or_ln480, i2 0, i2 %c61_0" [src/kernel_xilinx.cpp:480]   --->   Operation 75 'select' 'select_ln480_11' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.34ns)   --->   "%icmp_ln480_9 = icmp eq i2 %select_ln480, 0" [src/kernel_xilinx.cpp:480]   --->   Operation 76 'icmp' 'icmp_ln480_9' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln480_19 = and i1 %select_ln480_10, %icmp_ln480_9" [src/kernel_xilinx.cpp:480]   --->   Operation 77 'and' 'and_ln480_19' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln480_12 = select i1 %and_ln480_18, i1 %and_ln480_19, i1 %and_ln480_16" [src/kernel_xilinx.cpp:480]   --->   Operation 78 'select' 'select_ln480_12' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_20)   --->   "%xor_ln480_4 = xor i1 %icmp_ln454, true" [src/kernel_xilinx.cpp:480]   --->   Operation 79 'xor' 'xor_ln480_4' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_20)   --->   "%or_ln480_4 = or i1 %icmp_ln452, %xor_ln480_4" [src/kernel_xilinx.cpp:480]   --->   Operation 80 'or' 'or_ln480_4' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln480_20 = and i1 %and_ln480_17, %or_ln480_4" [src/kernel_xilinx.cpp:480]   --->   Operation 81 'and' 'and_ln480_20' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln452 = select i1 %and_ln480_18, i2 %c5, i2 %select_ln480" [src/kernel_xilinx.cpp:452]   --->   Operation 82 'select' 'select_ln452' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.23ns)   --->   "%c6_6 = add i2 1, %select_ln480_11" [src/kernel_xilinx.cpp:454]   --->   Operation 83 'add' 'c6_6' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln479)   --->   "%or_ln479 = or i1 %and_ln480_20, %and_ln480_18" [src/kernel_xilinx.cpp:479]   --->   Operation 84 'or' 'or_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln479)   --->   "%or_ln479_4 = or i1 %or_ln479, %icmp_ln452" [src/kernel_xilinx.cpp:479]   --->   Operation 85 'or' 'or_ln479_4' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln479 = select i1 %or_ln479_4, i2 0, i2 %c72_0" [src/kernel_xilinx.cpp:479]   --->   Operation 86 'select' 'select_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.27ns)   --->   "%select_ln479_4 = select i1 %and_ln480_20, i2 %c6_6, i2 %select_ln480_11" [src/kernel_xilinx.cpp:479]   --->   Operation 87 'select' 'select_ln479_4' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %select_ln480_12, label %1, label %hls_label_13_end" [src/kernel_xilinx.cpp:480]   --->   Operation 88 'br' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.23ns)   --->   "%c7_4 = add i2 %select_ln479, 1" [src/kernel_xilinx.cpp:456]   --->   Operation 89 'add' 'c7_4' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.33ns)   --->   "%add_ln454_4 = add i4 %indvar_flatten6, 1" [src/kernel_xilinx.cpp:454]   --->   Operation 90 'add' 'add_ln454_4' <Predicate = (!icmp_ln449)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.35ns)   --->   "%select_ln454 = select i1 %or_ln480, i4 1, i4 %add_ln454_4" [src/kernel_xilinx.cpp:454]   --->   Operation 91 'select' 'select_ln454' <Predicate = (!icmp_ln449)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.34ns)   --->   "%add_ln452_4 = add i5 %indvar_flatten20, 1" [src/kernel_xilinx.cpp:452]   --->   Operation 92 'add' 'add_ln452_4' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln452_4 = select i1 %icmp_ln452, i5 1, i5 %add_ln452_4" [src/kernel_xilinx.cpp:452]   --->   Operation 93 'select' 'select_ln452_4' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i2 %select_ln479_4 to i4" [src/kernel_xilinx.cpp:479]   --->   Operation 94 'zext' 'zext_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.45ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:460]   --->   Operation 95 'read' 'p_Result_4' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_Repl2_11 = trunc i64 %p_Result_4 to i32" [src/kernel_xilinx.cpp:463]   --->   Operation 96 'trunc' 'p_Repl2_11' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_Repl2_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Result_4, i32 32, i32 63)" [src/kernel_xilinx.cpp:463]   --->   Operation 97 'partselect' 'p_Repl2_12' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.45ns)   --->   "%p_Result_s = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_B_in_V_V)" [src/kernel_xilinx.cpp:469]   --->   Operation 98 'read' 'p_Result_s' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Result_s to i32" [src/kernel_xilinx.cpp:472]   --->   Operation 99 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_Repl2_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Result_s, i32 32, i32 63)" [src/kernel_xilinx.cpp:472]   --->   Operation 100 'partselect' 'p_Repl2_10' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln479, i1 false)" [src/kernel_xilinx.cpp:479]   --->   Operation 101 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln479_7 = zext i3 %tmp_3 to i4" [src/kernel_xilinx.cpp:479]   --->   Operation 102 'zext' 'zext_ln479_7' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.26ns)   --->   "%add_ln479_7 = add i4 %zext_ln479_7, %zext_ln479" [src/kernel_xilinx.cpp:479]   --->   Operation 103 'add' 'add_ln479_7' <Predicate = (!icmp_ln449)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln479_8 = zext i4 %add_ln479_7 to i64" [src/kernel_xilinx.cpp:479]   --->   Operation 104 'zext' 'zext_ln479_8' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%local_C_addr_4 = getelementptr [4 x i32]* %local_C, i64 0, i64 %zext_ln479_8" [src/kernel_xilinx.cpp:479]   --->   Operation 105 'getelementptr' 'local_C_addr_4' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_B_out_V_V, i64 %p_Result_s)" [src/kernel_xilinx.cpp:485]   --->   Operation 106 'write' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 107 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_A_out_V_V, i64 %p_Result_4)" [src/kernel_xilinx.cpp:490]   --->   Operation 107 'write' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 108 [2/2] (0.59ns)   --->   "%local_C_load = load i32* %local_C_addr_4, align 4" [src/kernel_xilinx.cpp:479]   --->   Operation 108 'load' 'local_C_load' <Predicate = (!icmp_ln449)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (3.17ns)   --->   "%mul_ln479 = mul nsw i32 %p_Repl2_11, %p_Repl2_s" [src/kernel_xilinx.cpp:479]   --->   Operation 109 'mul' 'mul_ln479' <Predicate = (!icmp_ln449)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (3.17ns)   --->   "%mul_ln479_1 = mul nsw i32 %p_Repl2_12, %p_Repl2_10" [src/kernel_xilinx.cpp:479]   --->   Operation 110 'mul' 'mul_ln479_1' <Predicate = (!icmp_ln449)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 111 'speclooptripcount' 'empty_88' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [src/kernel_xilinx.cpp:456]   --->   Operation 112 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:457]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (0.59ns)   --->   "%local_C_load = load i32* %local_C_addr_4, align 4" [src/kernel_xilinx.cpp:479]   --->   Operation 114 'load' 'local_C_load' <Predicate = (!icmp_ln449)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln479 = add i32 %mul_ln479_1, %mul_ln479" [src/kernel_xilinx.cpp:479]   --->   Operation 115 'add' 'add_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_5 = add nsw i32 %local_C_load, %add_ln479" [src/kernel_xilinx.cpp:479]   --->   Operation 116 'add' 'tmp_5' <Predicate = (!icmp_ln449)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.59ns)   --->   "store i32 %tmp_5, i32* %local_C_addr_4, align 4" [src/kernel_xilinx.cpp:479]   --->   Operation 117 'store' <Predicate = (!icmp_ln449)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 118 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %fifo_C_drain_out_V, i32 %tmp_5)" [src/kernel_xilinx.cpp:481]   --->   Operation 118 'write' <Predicate = (select_ln480_12)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br label %hls_label_13_end" [src/kernel_xilinx.cpp:481]   --->   Operation 119 'br' <Predicate = (select_ln480_12)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_s)" [src/kernel_xilinx.cpp:492]   --->   Operation 120 'specregionend' 'empty_87' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader217" [src/kernel_xilinx.cpp:456]   --->   Operation 121 'br' <Predicate = (!icmp_ln449)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader223"   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten53', src/kernel_xilinx.cpp:435) with incoming values : ('add_ln435', src/kernel_xilinx.cpp:435) [14]  (0.603 ns)

 <State 2>: 0.622ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln435', src/kernel_xilinx.cpp:435) [15]  (0.5 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 1.48ns
The critical path consists of the following:
	'phi' operation ('c7') with incoming values : ('c7', src/kernel_xilinx.cpp:442) [24]  (0 ns)
	'icmp' operation ('icmp_ln442', src/kernel_xilinx.cpp:442) [31]  (0.343 ns)
	'select' operation ('select_ln446_4', src/kernel_xilinx.cpp:446) [33]  (0.278 ns)
	'add' operation ('add_ln446', src/kernel_xilinx.cpp:446) [39]  (0.261 ns)
	'getelementptr' operation ('local_C_addr', src/kernel_xilinx.cpp:446) [41]  (0 ns)
	'store' operation ('store_ln446', src/kernel_xilinx.cpp:446) of constant 0 on array 'local_C', src/kernel_xilinx.cpp:433 [42]  (0.594 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten46', src/kernel_xilinx.cpp:449) with incoming values : ('add_ln449', src/kernel_xilinx.cpp:449) [49]  (0.603 ns)

 <State 5>: 1.81ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten20', src/kernel_xilinx.cpp:452) with incoming values : ('select_ln452_4', src/kernel_xilinx.cpp:452) [51]  (0 ns)
	'icmp' operation ('icmp_ln452', src/kernel_xilinx.cpp:452) [65]  (0.637 ns)
	'select' operation ('select_ln480', src/kernel_xilinx.cpp:480) [66]  (0.278 ns)
	'icmp' operation ('icmp_ln480_9', src/kernel_xilinx.cpp:480) [79]  (0.343 ns)
	'and' operation ('and_ln480_19', src/kernel_xilinx.cpp:480) [80]  (0.278 ns)
	'select' operation ('select_ln480_12', src/kernel_xilinx.cpp:480) [81]  (0.278 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	fifo read on port 'fifo_A_in_V_V' (src/kernel_xilinx.cpp:460) [94]  (1.46 ns)
	fifo write on port 'fifo_A_out_V_V' (src/kernel_xilinx.cpp:490) [117]  (1.46 ns)

 <State 7>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln479', src/kernel_xilinx.cpp:479) [106]  (3.17 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'load' operation ('local_C_load', src/kernel_xilinx.cpp:479) on array 'local_C', src/kernel_xilinx.cpp:433 [105]  (0.594 ns)
	'add' operation ('tmp', src/kernel_xilinx.cpp:479) [109]  (0.731 ns)
	fifo write on port 'fifo_C_drain_out_V' (src/kernel_xilinx.cpp:481) [113]  (1.46 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
