// Seed: 3126877923
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  ;
  logic id_4;
  ;
  assign module_1.id_0 = 0;
  wire id_5;
  assign id_4 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input supply0 id_12,
    output tri0 id_13
);
  module_0 modCall_1 ();
endmodule
