

================================================================
== Vivado HLS Report for 'reverseEndian64'
================================================================
* Date:           Thu May  3 09:57:41 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        reverseEndian64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      72|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     189|
|Register             |        -|      -|      320|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      320|     261|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |stream_in_V_data_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_tkeep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_tkeep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_tkeep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_tkeep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_tkeep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_tkeep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  72|          24|          18|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |stream_in_TDATA_blk_n            |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out    |   9|          2|   64|        128|
    |stream_in_V_data_V_0_state       |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out    |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state       |  15|          3|    2|          6|
    |stream_in_V_tkeep_V_0_data_out   |   9|          2|    8|         16|
    |stream_in_V_tkeep_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out   |   9|          2|   64|        128|
    |stream_out_V_data_V_1_state      |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out   |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state      |  15|          3|    2|          6|
    |stream_out_V_tkeep_V_1_data_out  |   9|          2|    8|         16|
    |stream_out_V_tkeep_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 189|         39|  161|        337|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |stream_in_V_data_V_0_payload_A    |  64|   0|   64|          0|
    |stream_in_V_data_V_0_payload_B    |  64|   0|   64|          0|
    |stream_in_V_data_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A    |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B    |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_tkeep_V_0_payload_A   |   8|   0|    8|          0|
    |stream_in_V_tkeep_V_0_payload_B   |   8|   0|    8|          0|
    |stream_in_V_tkeep_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_tkeep_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_tkeep_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A   |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B   |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_tkeep_V_1_payload_A  |   8|   0|    8|          0|
    |stream_out_V_tkeep_V_1_payload_B  |   8|   0|    8|          0|
    |stream_out_V_tkeep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_tkeep_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_tkeep_V_1_state      |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 320|   0|  320|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+-------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |    reverseEndian64   | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |    reverseEndian64   | return value |
|stream_in_TDATA    |  in |   64|     axis     |  stream_in_V_data_V  |    pointer   |
|stream_in_TVALID   |  in |    1|     axis     |  stream_in_V_tkeep_V |    pointer   |
|stream_in_TREADY   | out |    1|     axis     |  stream_in_V_tkeep_V |    pointer   |
|stream_in_TKEEP    |  in |    8|     axis     |  stream_in_V_tkeep_V |    pointer   |
|stream_in_TLAST    |  in |    1|     axis     |  stream_in_V_last_V  |    pointer   |
|stream_out_TDATA   | out |   64|     axis     |  stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|     axis     | stream_out_V_tkeep_V |    pointer   |
|stream_out_TREADY  |  in |    1|     axis     | stream_out_V_tkeep_V |    pointer   |
|stream_out_TKEEP   | out |    8|     axis     | stream_out_V_tkeep_V |    pointer   |
|stream_out_TLAST   | out |    1|     axis     |  stream_out_V_last_V |    pointer   |
+-------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !74"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !78"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_in_V_tkeep_V), !map !82"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !86"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !90"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_tkeep_V), !map !94"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @reverseEndian64_str) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/reverseEndian64.cpp:34]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_tkeep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/reverseEndian64.cpp:34]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, i8* %stream_in_V_tkeep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/reverseEndian64.cpp:34]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/reverseEndian64.cpp:47]

 <State 2> : 0.00ns
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, i8* %stream_in_V_tkeep_V)" [../hlsSources/srcs/reverseEndian64.cpp:49]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, i8* %stream_in_V_tkeep_V)" [../hlsSources/srcs/reverseEndian64.cpp:49]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i64, i1, i8 } %empty, 0" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_tkeep_V = extractvalue { i64, i1, i8 } %empty, 2" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %tmp_data_V_1 to i8" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 8, i32 15)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 24, i32 31)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 40, i32 47)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 16, i32 23)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 39)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)" [../hlsSources/srcs/reverseEndian64.cpp:49]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp, i8 %tmp_2, i8 %tmp_5, i8 %tmp_3, i8 %tmp_6, i8 %tmp_4, i8 %tmp_7, i8 %tmp_1)" [../hlsSources/srcs/reverseEndian64.cpp:24->../hlsSources/srcs/reverseEndian64.cpp:50]
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_tkeep_V, i64 %x_V, i1 %tmp_last_V, i8 %tmp_tkeep_V)" [../hlsSources/srcs/reverseEndian64.cpp:53]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_tkeep_V, i64 %x_V, i1 %tmp_last_V, i8 %tmp_tkeep_V)" [../hlsSources/srcs/reverseEndian64.cpp:53]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/reverseEndian64.cpp:55]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_tkeep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_tkeep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (specbitsmap   ) [ 00000]
StgValue_6   (specbitsmap   ) [ 00000]
StgValue_7   (specbitsmap   ) [ 00000]
StgValue_8   (specbitsmap   ) [ 00000]
StgValue_9   (specbitsmap   ) [ 00000]
StgValue_10  (specbitsmap   ) [ 00000]
StgValue_11  (spectopmodule ) [ 00000]
StgValue_12  (specinterface ) [ 00000]
StgValue_13  (specinterface ) [ 00000]
StgValue_14  (specinterface ) [ 00000]
StgValue_15  (br            ) [ 00000]
empty        (read          ) [ 00000]
tmp_data_V_1 (extractvalue  ) [ 00000]
tmp_last_V   (extractvalue  ) [ 00001]
tmp_tkeep_V  (extractvalue  ) [ 00001]
tmp          (trunc         ) [ 00000]
tmp_1        (partselect    ) [ 00000]
tmp_2        (partselect    ) [ 00000]
tmp_3        (partselect    ) [ 00000]
tmp_4        (partselect    ) [ 00000]
tmp_5        (partselect    ) [ 00000]
tmp_6        (partselect    ) [ 00000]
tmp_7        (partselect    ) [ 00000]
x_V          (bitconcatenate) [ 00001]
StgValue_31  (write         ) [ 00000]
StgValue_32  (br            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_tkeep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_tkeep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_tkeep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_tkeep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseEndian64_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="73" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="8" slack="0"/>
<pin id="73" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="0" index="4" bw="64" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="8" slack="0"/>
<pin id="86" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_data_V_1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="73" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_last_V_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="73" slack="0"/>
<pin id="97" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_tkeep_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="73" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_tkeep_V/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="0" index="3" bw="7" slack="0"/>
<pin id="114" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="0" index="3" bw="5" slack="0"/>
<pin id="124" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="6" slack="0"/>
<pin id="134" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="0" index="3" bw="7" slack="0"/>
<pin id="144" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_5_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_6_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="7" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_7_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="0" index="3" bw="7" slack="0"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="x_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="0" index="3" bw="8" slack="0"/>
<pin id="184" dir="0" index="4" bw="8" slack="0"/>
<pin id="185" dir="0" index="5" bw="8" slack="0"/>
<pin id="186" dir="0" index="6" bw="8" slack="0"/>
<pin id="187" dir="0" index="7" bw="8" slack="0"/>
<pin id="188" dir="0" index="8" bw="8" slack="0"/>
<pin id="189" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_V/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_last_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_tkeep_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tkeep_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="x_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="87"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="94"><net_src comp="68" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="68" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="103"><net_src comp="68" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="108"><net_src comp="91" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="91" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="91" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="91" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="91" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="91" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="91" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="91" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="105" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="119" pin="4"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="149" pin="4"/><net_sink comp="179" pin=3"/></net>

<net id="194"><net_src comp="129" pin="4"/><net_sink comp="179" pin=4"/></net>

<net id="195"><net_src comp="159" pin="4"/><net_sink comp="179" pin=5"/></net>

<net id="196"><net_src comp="139" pin="4"/><net_sink comp="179" pin=6"/></net>

<net id="197"><net_src comp="169" pin="4"/><net_sink comp="179" pin=7"/></net>

<net id="198"><net_src comp="109" pin="4"/><net_sink comp="179" pin=8"/></net>

<net id="199"><net_src comp="179" pin="9"/><net_sink comp="78" pin=4"/></net>

<net id="203"><net_src comp="95" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="208"><net_src comp="100" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="213"><net_src comp="179" pin="9"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="78" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {4 }
	Port: stream_out_V_last_V | {4 }
	Port: stream_out_V_tkeep_V | {4 }
 - Input state : 
	Port: reverseEndian64 : stream_in_V_data_V | {2 }
	Port: reverseEndian64 : stream_in_V_last_V | {2 }
	Port: reverseEndian64 : stream_in_V_tkeep_V | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		x_V : 2
		StgValue_30 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|
| Operation|   Functional Unit  |
|----------|--------------------|
|   read   |   grp_read_fu_68   |
|----------|--------------------|
|   write  |   grp_write_fu_78  |
|----------|--------------------|
|          | tmp_data_V_1_fu_91 |
|extractvalue|  tmp_last_V_fu_95  |
|          | tmp_tkeep_V_fu_100 |
|----------|--------------------|
|   trunc  |     tmp_fu_105     |
|----------|--------------------|
|          |    tmp_1_fu_109    |
|          |    tmp_2_fu_119    |
|          |    tmp_3_fu_129    |
|partselect|    tmp_4_fu_139    |
|          |    tmp_5_fu_149    |
|          |    tmp_6_fu_159    |
|          |    tmp_7_fu_169    |
|----------|--------------------|
|bitconcatenate|     x_V_fu_179     |
|----------|--------------------|
|   Total  |                    |
|----------|--------------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| tmp_last_V_reg_200|    1   |
|tmp_tkeep_V_reg_205|    8   |
|    x_V_reg_210    |   64   |
+-------------------+--------+
|       Total       |   73   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_78 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_78 |  p5  |   2  |   1  |    2   ||    9    |
| grp_write_fu_78 |  p6  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   146  ||  2.505  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   73   |   27   |
+-----------+--------+--------+--------+
