INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.srcs/sources_1/new/ha_bh_no_0002.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha_bh_no_0002
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.srcs/sim_1/new/ha_bh_tb_no_0002.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha_bh_tb_no_0002
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
