INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/centos/workspace/project_kernels/Emulation-HW/build/reports/mean_shift_accel
	Log files: /home/centos/workspace/project_kernels/Emulation-HW/build/logs/mean_shift_accel
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel.xo.compile_summary, at Fri Jan 28 10:01:39 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan 28 10:01:39 2022
INFO: [v++ 60-895]   Target platform: /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'mean_shift_accel'

===>The following messages were generated while  performing high-level synthesis for kernel: mean_shift_accel Log file: /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
WARNING: [v++ 200-885] The II Violation in module 'MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to schedule bus request operation ('gmem2_load_1_req', /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_mean_shift.hpp:50) on port 'gmem2' (/home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_mean_shift.hpp:50) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 74, loop 'VITIS_LOOP_44_1'
INFO: [v++ 204-61] Pipelining loop 'loop_blockread_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop_blockread_inner'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_3039_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_3039_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_3053_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_3053_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_3067_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_3067_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_3081_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_3081_4'
INFO: [v++ 204-61] Pipelining loop 'loop_hist_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_hist_init'
INFO: [v++ 204-61] Pipelining loop 'loop_hist_width'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'loop_hist_width'
INFO: [v++ 204-61] Pipelining loop 'loop_hist_accumulate'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_hist_accumulate'
INFO: [v++ 204-61] Pipelining loop 'loop_weight_width'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'loop_weight_width'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
WARNING: [v++ 200-885] The II Violation in module 'MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_61_2'): Unable to schedule bus request operation ('gmem3_addr_3_req', /home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_mean_shift.hpp:67) on port 'gmem3' (/home/centos/workspace/project_kernels/libs/xf_opencv/L1/include/imgproc/xf_mean_shift.hpp:67) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_61_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/workspace/project_kernels/Emulation-HW/build/reports/mean_shift_accel/system_estimate_mean_shift_accel.xtxt
INFO: [v++ 60-586] Created build/mean_shift_accel.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 35s
INFO: [v++ 60-1653] Closing dispatch client.
