# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ps_hello.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps_hello.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../ps_hello.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "F:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ps_hello.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../ps_hello.ip_user_files/bd/design_1/ipshared/4e5c/hdl/parameterRead_v1_0_S00_AXI.v" \
"../../../../ps_hello.ip_user_files/bd/design_1/ipshared/4e5c/hdl/parameterRead_v1_0.v" \
"../../../../ps_hello.ip_user_files/bd/design_1/ip/design_1_parameterRead_0_2/sim/design_1_parameterRead_0_2.v" \
"../../../../ps_hello.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../ps_hello.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../ps_hello.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
