

================================================================
== Vivado HLS Report for 'load_feature'
================================================================
* Date:           Wed Apr 24 21:45:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  100|  100|  100|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   98|   98|        10|          1|          1|    90|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     24|       0|   1829|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    168|
|Register         |        0|      -|     907|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|     907|   2061|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |bound4_fu_370_p2                   |     *    |      3|  0|   47|          32|          64|
    |bound_fu_356_p2                    |     *    |      3|  0|   20|          32|          32|
    |tmp5_mid2_fu_644_p2                |     *    |      3|  0|   20|          32|          32|
    |tmp_14_fu_318_p2                   |     *    |      3|  0|   24|          31|          31|
    |tmp_15_fu_324_p2                   |     *    |      3|  0|   20|          31|          32|
    |tmp_17_fu_336_p2                   |     *    |      3|  0|   20|          31|          32|
    |tmp_19_fu_410_p2                   |     *    |      3|  0|   20|          32|          31|
    |tmp_22_mid1_fu_519_p2              |     *    |      3|  0|   20|          31|          32|
    |c_s_fu_475_p2                      |     +    |      0|  0|   38|          31|           1|
    |i_2_fu_583_p2                      |     +    |      0|  0|   38|          31|           1|
    |index_s_fu_485_p2                  |     +    |      0|  0|   39|          32|          32|
    |indvar_flatten_next2_fu_469_p2     |     +    |      0|  0|  103|          96|           1|
    |indvar_flatten_op_fu_780_p2        |     +    |      0|  0|   71|          64|           1|
    |j_op_fu_758_p2                     |     +    |      0|  0|   38|          31|           1|
    |sum_fu_737_p2                      |     +    |      0|  0|   40|          33|          33|
    |tmp_24_dup_fu_589_p2               |     +    |      0|  0|   39|          32|          32|
    |tmp_26_fu_727_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_30_fu_752_p2                   |     +    |      0|  0|   39|          32|           1|
    |tmp_fu_443_p2                      |     +    |      0|  0|   39|          32|          32|
    |tmp_mid1_fu_630_p2                 |     +    |      0|  0|   39|          32|          32|
    |tmp_mid_fu_532_p2                  |     +    |      0|  0|   39|          32|          32|
    |xi_fu_691_p2                       |     +    |      0|  0|   39|          32|          32|
    |yi_fu_419_p2                       |     +    |      0|  0|   39|          32|          32|
    |yi_mid1_fu_606_p2                  |     +    |      0|  0|   39|          32|          32|
    |tmp_16_fu_330_p2                   |     -    |      0|  0|   39|          32|          32|
    |tmp_18_fu_342_p2                   |     -    |      0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|    2|           1|           1|
    |ap_condition_733                   |    and   |      0|  0|    2|           1|           1|
    |or_cond4_fu_721_p2                 |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_715_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_449_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp2_mid1_fu_649_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp2_mid_fu_396_p2                 |    and   |      0|  0|    2|           1|           1|
    |exitcond_flatten2_fu_464_p2        |   icmp   |      0|  0|   50|          96|          96|
    |exitcond_flatten_fu_490_p2         |   icmp   |      0|  0|   29|          64|          64|
    |tmp_13_fu_296_p2                   |   icmp   |      0|  0|   18|          32|           1|
    |tmp_21_fu_438_p2                   |   icmp   |      0|  0|   18|          32|          32|
    |tmp_22_fu_459_p2                   |   icmp   |      0|  0|   18|          32|          32|
    |tmp_25_fu_710_p2                   |   icmp   |      0|  0|   18|          32|          32|
    |tmp_26_mid1_fu_625_p2              |   icmp   |      0|  0|   18|          32|          32|
    |tmp_26_mid_fu_390_p2               |   icmp   |      0|  0|   18|          32|          32|
    |tmp_s_fu_274_p2                    |   icmp   |      0|  0|   18|          32|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|    2|           1|           1|
    |c_mid2_fu_575_p3                   |  select  |      0|  0|   31|           1|          31|
    |i_mid2_fu_683_p3                   |  select  |      0|  0|   31|           1|          31|
    |i_mid_fu_503_p3                    |  select  |      0|  0|   31|           1|           1|
    |index_1_mid2_fu_675_p3             |  select  |      0|  0|   32|           1|          32|
    |index_1_mid_fu_495_p3              |  select  |      0|  0|   32|           1|          32|
    |index_2_mid2_fu_598_p3             |  select  |      0|  0|   32|           1|          32|
    |index_2_mid_fu_511_p3              |  select  |      0|  0|   32|           1|          32|
    |index_mid2_fu_567_p3               |  select  |      0|  0|   32|           1|          32|
    |indvar_flatten_next_fu_786_p3      |  select  |      0|  0|   64|           1|           1|
    |j_2_fu_772_p3                      |  select  |      0|  0|   31|           1|          31|
    |j_cast_mid2_fu_663_p3              |  select  |      0|  0|   31|           1|          31|
    |j_cast_mid_fu_552_p3               |  select  |      0|  0|   31|           1|           1|
    |j_mid211_op_fu_764_p3              |  select  |      0|  0|   31|           1|           1|
    |smax1_fu_306_p3                    |  select  |      0|  0|   31|           1|          31|
    |smax_fu_284_p3                     |  select  |      0|  0|   31|           1|          31|
    |tmp2_mid2_fu_655_p3                |  select  |      0|  0|    2|           1|           1|
    |tmp2_mid3_fu_545_p3                |  select  |      0|  0|    2|           1|           1|
    |tmp5_mid227_v_fu_537_p3            |  select  |      0|  0|   32|           1|          32|
    |tmp5_mid2_v_fu_636_p3              |  select  |      0|  0|   32|           1|          32|
    |tmp_22_mid2_fu_524_p3              |  select  |      0|  0|   32|           1|          32|
    |tmp_27_mid_fu_560_p3               |  select  |      0|  0|    2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|    2|           2|           1|
    |rev1_fu_432_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev2_fu_619_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev3_fu_704_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_384_p2                      |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |     24|  0| 1829|        1344|        1469|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_feature_in_ARREADY  |   9|          2|    1|          2|
    |c_reg_200                                |   9|          2|   31|         62|
    |feature_buffer_address0                  |  15|          3|   15|         45|
    |feature_buffer_d0                        |  15|          3|   32|         96|
    |feature_in_blk_n_AR                      |   9|          2|    1|          2|
    |feature_in_blk_n_R                       |   9|          2|    1|          2|
    |i_reg_233                                |   9|          2|   31|         62|
    |index_1_reg_222                          |   9|          2|   32|         64|
    |index_2_reg_244                          |   9|          2|   32|         64|
    |index_reg_189                            |   9|          2|   32|         64|
    |indvar_flatten2_reg_178                  |   9|          2|   96|        192|
    |indvar_flatten_reg_211                   |   9|          2|   64|        128|
    |j_reg_255                                |   9|          2|   31|         62|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 168|         36|  402|        853|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_feature_in_ARREADY  |   1|   0|    1|          0|
    |bound4_reg_853                           |  96|   0|   96|          0|
    |bound_reg_848                            |  64|   0|   64|          0|
    |c_reg_200                                |  31|   0|   31|          0|
    |feature_in_addr_read_reg_928             |  32|   0|   32|          0|
    |feature_in_addr_reg_907                  |  32|   0|   32|          0|
    |i_reg_233                                |  31|   0|   31|          0|
    |index_1_reg_222                          |  32|   0|   32|          0|
    |index_2_mid2_reg_887                     |  32|   0|   32|          0|
    |index_2_reg_244                          |  32|   0|   32|          0|
    |index_reg_189                            |  32|   0|   32|          0|
    |indvar_flatten2_reg_178                  |  96|   0|   96|          0|
    |indvar_flatten_reg_211                   |  64|   0|   64|          0|
    |j_reg_255                                |  31|   0|   31|          0|
    |or_cond4_reg_903                         |   1|   0|    1|          0|
    |sext_cast_reg_863                        |  30|   0|   33|          3|
    |smax_cast_reg_826                        |  31|   0|   32|          1|
    |tmp2_mid_reg_858                         |   1|   0|    1|          0|
    |tmp_14_reg_831                           |  32|   0|   32|          0|
    |tmp_16_reg_836                           |  32|   0|   32|          0|
    |tmp_18_reg_841                           |  32|   0|   32|          0|
    |tmp_s_reg_821                            |   1|   0|    1|          0|
    |index_2_mid2_reg_887                     |  64|  32|   32|          0|
    |or_cond4_reg_903                         |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 907|  64|  816|          4|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    load_feature   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    load_feature   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    load_feature   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    load_feature   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    load_feature   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    load_feature   | return value |
|m_axi_feature_in_AWVALID   | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWREADY   |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWADDR    | out |   32|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWID      | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWLEN     | out |   32|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWSIZE    | out |    3|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWBURST   | out |    2|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWLOCK    | out |    2|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWCACHE   | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWPROT    | out |    3|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWQOS     | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWREGION  | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_AWUSER    | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WVALID    | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WREADY    |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WDATA     | out |   32|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WSTRB     | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WLAST     | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WID       | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_WUSER     | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARVALID   | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARREADY   |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARADDR    | out |   32|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARID      | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARLEN     | out |   32|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARSIZE    | out |    3|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARBURST   | out |    2|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARLOCK    | out |    2|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARCACHE   | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARPROT    | out |    3|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARQOS     | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARREGION  | out |    4|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_ARUSER    | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RVALID    |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RREADY    | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RDATA     |  in |   32|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RLAST     |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RID       |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RUSER     |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_RRESP     |  in |    2|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_BVALID    |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_BREADY    | out |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_BRESP     |  in |    2|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_BID       |  in |    1|    m_axi   |     feature_in    |    pointer   |
|m_axi_feature_in_BUSER     |  in |    1|    m_axi   |     feature_in    |    pointer   |
|feature_in_offset          |  in |   30|   ap_none  | feature_in_offset |    scalar    |
|feature_buffer_address0    | out |   15|  ap_memory |   feature_buffer  |     array    |
|feature_buffer_ce0         | out |    1|  ap_memory |   feature_buffer  |     array    |
|feature_buffer_we0         | out |    1|  ap_memory |   feature_buffer  |     array    |
|feature_buffer_d0          | out |   32|  ap_memory |   feature_buffer  |     array    |
|chin                       |  in |   32|   ap_none  |        chin       |    scalar    |
|kx                         |  in |   32|   ap_none  |         kx        |    scalar    |
|ky                         |  in |   32|   ap_none  |         ky        |    scalar    |
|win                        |  in |   32|   ap_none  |        win        |    scalar    |
|hin                        |  in |   32|   ap_none  |        hin        |    scalar    |
|stride                     |  in |   32|   ap_none  |       stride      |    scalar    |
|padding                    |  in |   32|   ap_none  |      padding      |    scalar    |
|x                          |  in |   31|   ap_none  |         x         |    scalar    |
|y                          |  in |   31|   ap_none  |         y         |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 20.8>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %y)"   --->   Operation 13 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %x)"   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %padding)"   --->   Operation 15 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stride)"   --->   Operation 16 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hin)"   --->   Operation 17 'read' 'hin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %win)"   --->   Operation 18 'read' 'win_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ky_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ky)"   --->   Operation 19 'read' 'ky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kx)"   --->   Operation 20 'read' 'kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%chin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chin)"   --->   Operation 21 'read' 'chin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%feature_in_offset_re = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %feature_in_offset)"   --->   Operation 22 'read' 'feature_in_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y_cast = zext i31 %y_read to i32"   --->   Operation 23 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_cast = zext i31 %x_read to i32"   --->   Operation 24 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %feature_in, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [5 x i8]* @p_str10, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %kx_read, 0"   --->   Operation 26 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %kx_read to i31"   --->   Operation 27 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.73ns)   --->   "%smax = select i1 %tmp_s, i31 %tmp_20, i31 0"   --->   Operation 28 'select' 'smax' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax to i32"   --->   Operation 29 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.47ns)   --->   "%tmp_13 = icmp sgt i32 %ky_read, 0"   --->   Operation 30 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %ky_read to i31"   --->   Operation 31 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%smax1 = select i1 %tmp_13, i31 %tmp_24, i31 0"   --->   Operation 32 'select' 'smax1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1 to i32"   --->   Operation 33 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (8.24ns)   --->   "%tmp_14 = mul i32 %smax_cast, %smax1_cast" [current_conv/current_conv.cpp:23]   --->   Operation 34 'mul' 'tmp_14' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (8.51ns)   --->   "%tmp_15 = mul nsw i32 %x_cast, %stride_read" [current_conv/current_conv.cpp:34]   --->   Operation 35 'mul' 'tmp_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%tmp_16 = sub i32 %tmp_15, %padding_read" [current_conv/current_conv.cpp:34]   --->   Operation 36 'sub' 'tmp_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (8.51ns)   --->   "%tmp_17 = mul nsw i32 %y_cast, %stride_read" [current_conv/current_conv.cpp:35]   --->   Operation 37 'mul' 'tmp_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%tmp_18 = sub i32 %tmp_17, %padding_read" [current_conv/current_conv.cpp:35]   --->   Operation 38 'sub' 'tmp_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cast = zext i32 %ky_read to i64"   --->   Operation 39 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %kx_read to i64"   --->   Operation 40 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast, %cast1"   --->   Operation 41 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %chin_read to i96"   --->   Operation 42 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96"   --->   Operation 43 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (12.3ns)   --->   "%bound4 = mul i96 %cast2, %cast3"   --->   Operation 44 'mul' 'bound4' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 45 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid)   --->   "%rev = xor i1 %tmp_27, true" [current_conv/current_conv.cpp:37]   --->   Operation 46 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.47ns)   --->   "%tmp_26_mid = icmp slt i32 %tmp_18, %hin_read" [current_conv/current_conv.cpp:37]   --->   Operation 47 'icmp' 'tmp_26_mid' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_mid = and i1 %tmp_26_mid, %rev" [current_conv/current_conv.cpp:37]   --->   Operation 48 'and' 'tmp2_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %feature_in_offset_re to i33" [current_conv/current_conv.cpp:23]   --->   Operation 49 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [current_conv/current_conv.cpp:23]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 27.8>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i96 [ 0, %0 ], [ %indvar_flatten_next2, %4 ]"   --->   Operation 51 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%index = phi i32 [ 0, %0 ], [ %index_mid2, %4 ]" [current_conv/current_conv.cpp:42]   --->   Operation 52 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c = phi i31 [ 0, %0 ], [ %c_mid2, %4 ]" [current_conv/current_conv.cpp:23]   --->   Operation 53 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %4 ]"   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%index_1 = phi i32 [ 0, %0 ], [ %index_1_mid2, %4 ]" [current_conv/current_conv.cpp:29]   --->   Operation 55 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_mid2, %4 ]" [current_conv/current_conv.cpp:29]   --->   Operation 56 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%index_2 = phi i32 [ 0, %0 ], [ %tmp_30, %4 ]" [current_conv/current_conv.cpp:42]   --->   Operation 57 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_2, %4 ]"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%c_cast_mid1 = zext i31 %c to i32" [current_conv/current_conv.cpp:23]   --->   Operation 59 'zext' 'c_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (8.51ns)   --->   "%tmp_19 = mul i32 %hin_read, %c_cast_mid1" [current_conv/current_conv.cpp:38]   --->   Operation 60 'mul' 'tmp_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i31 %i to i32" [current_conv/current_conv.cpp:26]   --->   Operation 61 'zext' 'i_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%yi = add i32 %tmp_18, %i_cast_mid1" [current_conv/current_conv.cpp:35]   --->   Operation 62 'add' 'yi' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %yi, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 63 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%rev1 = xor i1 %tmp_31, true" [current_conv/current_conv.cpp:37]   --->   Operation 64 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %yi, %hin_read" [current_conv/current_conv.cpp:37]   --->   Operation 65 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_19, %yi" [current_conv/current_conv.cpp:38]   --->   Operation 66 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2 = and i1 %tmp_21, %rev1" [current_conv/current_conv.cpp:37]   --->   Operation 67 'and' 'tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [current_conv/current_conv.cpp:29]   --->   Operation 68 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_22 = icmp slt i32 %j_cast, %kx_read" [current_conv/current_conv.cpp:29]   --->   Operation 69 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.12ns)   --->   "%exitcond_flatten2 = icmp eq i96 %indvar_flatten2, %bound4"   --->   Operation 70 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (4.43ns)   --->   "%indvar_flatten_next2 = add i96 %indvar_flatten2, 1"   --->   Operation 71 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %5, label %.reset7"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.52ns)   --->   "%c_s = add i31 %c, 1" [current_conv/current_conv.cpp:23]   --->   Operation 73 'add' 'c_s' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c_cast = zext i31 %c_s to i32" [current_conv/current_conv.cpp:23]   --->   Operation 74 'zext' 'c_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%index_s = add i32 %tmp_14, %index" [current_conv/current_conv.cpp:42]   --->   Operation 75 'add' 'index_s' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 76 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%index_1_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_1" [current_conv/current_conv.cpp:42]   --->   Operation 77 'select' 'index_1_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.73ns)   --->   "%i_mid = select i1 %exitcond_flatten, i31 0, i31 %i" [current_conv/current_conv.cpp:29]   --->   Operation 78 'select' 'i_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node index_2_mid2)   --->   "%index_2_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_2" [current_conv/current_conv.cpp:42]   --->   Operation 79 'select' 'index_2_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (8.51ns)   --->   "%tmp_22_mid1 = mul i32 %c_cast, %hin_read" [current_conv/current_conv.cpp:38]   --->   Operation 80 'mul' 'tmp_22_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%tmp_22_mid2 = select i1 %exitcond_flatten, i32 %tmp_22_mid1, i32 %tmp_19" [current_conv/current_conv.cpp:38]   --->   Operation 81 'select' 'tmp_22_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_mid = add i32 %tmp_18, %tmp_22_mid1" [current_conv/current_conv.cpp:35]   --->   Operation 82 'add' 'tmp_mid' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp5_mid2_v)   --->   "%tmp5_mid227_v = select i1 %exitcond_flatten, i32 %tmp_mid, i32 %tmp" [current_conv/current_conv.cpp:35]   --->   Operation 83 'select' 'tmp5_mid227_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%tmp2_mid3 = select i1 %exitcond_flatten, i1 %tmp2_mid, i1 %tmp2" [current_conv/current_conv.cpp:37]   --->   Operation 84 'select' 'tmp2_mid3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xi)   --->   "%j_cast_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [current_conv/current_conv.cpp:29]   --->   Operation 85 'select' 'j_cast_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns)   --->   "%tmp_27_mid = select i1 %exitcond_flatten, i1 %tmp_s, i1 %tmp_22" [current_conv/current_conv.cpp:29]   --->   Operation 86 'select' 'tmp_27_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%index_mid2 = select i1 %exitcond_flatten, i32 %index_s, i32 %index" [current_conv/current_conv.cpp:42]   --->   Operation 87 'select' 'index_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.73ns)   --->   "%c_mid2 = select i1 %exitcond_flatten, i31 %c_s, i31 %c" [current_conv/current_conv.cpp:23]   --->   Operation 88 'select' 'c_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i_mid, 1" [current_conv/current_conv.cpp:26]   --->   Operation 89 'add' 'i_2' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%tmp_24_dup = add i32 %smax_cast, %index_1_mid" [current_conv/current_conv.cpp:42]   --->   Operation 90 'add' 'tmp_24_dup' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_2 to i32" [current_conv/current_conv.cpp:26]   --->   Operation 91 'zext' 'i_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.69ns) (out node of the LUT)   --->   "%index_2_mid2 = select i1 %tmp_27_mid, i32 %index_2_mid, i32 %tmp_24_dup" [current_conv/current_conv.cpp:29]   --->   Operation 92 'select' 'index_2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (2.55ns)   --->   "%yi_mid1 = add i32 %i_cast, %tmp_18" [current_conv/current_conv.cpp:35]   --->   Operation 93 'add' 'yi_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %yi_mid1, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 94 'bitselect' 'tmp_32' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%rev2 = xor i1 %tmp_32, true" [current_conv/current_conv.cpp:37]   --->   Operation 95 'xor' 'rev2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.47ns)   --->   "%tmp_26_mid1 = icmp slt i32 %yi_mid1, %hin_read" [current_conv/current_conv.cpp:37]   --->   Operation 96 'icmp' 'tmp_26_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_mid1 = add i32 %yi_mid1, %tmp_22_mid2" [current_conv/current_conv.cpp:35]   --->   Operation 97 'add' 'tmp_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp5_mid2_v = select i1 %tmp_27_mid, i32 %tmp5_mid227_v, i32 %tmp_mid1" [current_conv/current_conv.cpp:29]   --->   Operation 98 'select' 'tmp5_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (8.51ns)   --->   "%tmp5_mid2 = mul i32 %tmp5_mid2_v, %win_read" [current_conv/current_conv.cpp:29]   --->   Operation 99 'mul' 'tmp5_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%tmp2_mid1 = and i1 %tmp_26_mid1, %rev2" [current_conv/current_conv.cpp:37]   --->   Operation 100 'and' 'tmp2_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp2_mid2 = select i1 %tmp_27_mid, i1 %tmp2_mid3, i1 %tmp2_mid1" [current_conv/current_conv.cpp:37]   --->   Operation 101 'select' 'tmp2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xi)   --->   "%j_cast_mid2 = select i1 %tmp_27_mid, i31 %j_cast_mid, i31 0" [current_conv/current_conv.cpp:29]   --->   Operation 102 'select' 'j_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xi)   --->   "%j_cast_mid2_cast = zext i31 %j_cast_mid2 to i32" [current_conv/current_conv.cpp:29]   --->   Operation 103 'zext' 'j_cast_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.69ns)   --->   "%index_1_mid2 = select i1 %tmp_27_mid, i32 %index_1_mid, i32 %tmp_24_dup" [current_conv/current_conv.cpp:29]   --->   Operation 104 'select' 'index_1_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.73ns)   --->   "%i_mid2 = select i1 %tmp_27_mid, i31 %i_mid, i31 %i_2" [current_conv/current_conv.cpp:29]   --->   Operation 105 'select' 'i_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (2.55ns) (out node of the LUT)   --->   "%xi = add i32 %j_cast_mid2_cast, %tmp_16" [current_conv/current_conv.cpp:34]   --->   Operation 106 'add' 'xi' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xi, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 107 'bitselect' 'tmp_33' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%rev3 = xor i1 %tmp_33, true" [current_conv/current_conv.cpp:37]   --->   Operation 108 'xor' 'rev3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (2.47ns)   --->   "%tmp_25 = icmp slt i32 %xi, %win_read" [current_conv/current_conv.cpp:37]   --->   Operation 109 'icmp' 'tmp_25' <Predicate = (!exitcond_flatten2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%tmp1 = and i1 %tmp_25, %rev3" [current_conv/current_conv.cpp:37]   --->   Operation 110 'and' 'tmp1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond4 = and i1 %tmp2_mid2, %tmp1" [current_conv/current_conv.cpp:37]   --->   Operation 111 'and' 'or_cond4' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %2, label %3" [current_conv/current_conv.cpp:37]   --->   Operation 112 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.55ns)   --->   "%tmp_26 = add nsw i32 %tmp5_mid2, %xi" [current_conv/current_conv.cpp:38]   --->   Operation 113 'add' 'tmp_26' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i32 %tmp_26 to i33" [current_conv/current_conv.cpp:38]   --->   Operation 114 'sext' 'tmp_27_cast' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.55ns)   --->   "%sum = add i33 %sext_cast, %tmp_27_cast" [current_conv/current_conv.cpp:38]   --->   Operation 115 'add' 'sum' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i64" [current_conv/current_conv.cpp:38]   --->   Operation 116 'sext' 'sum_cast' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%feature_in_addr = getelementptr float* %feature_in, i64 %sum_cast" [current_conv/current_conv.cpp:38]   --->   Operation 117 'getelementptr' 'feature_in_addr' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.55ns)   --->   "%tmp_30 = add nsw i32 %index_2_mid2, 1" [current_conv/current_conv.cpp:42]   --->   Operation 118 'add' 'tmp_30' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (2.52ns)   --->   "%j_op = add i31 %j, 1" [current_conv/current_conv.cpp:29]   --->   Operation 119 'add' 'j_op' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node j_2)   --->   "%j_mid211_op = select i1 %exitcond_flatten, i31 1, i31 %j_op" [current_conv/current_conv.cpp:29]   --->   Operation 120 'select' 'j_mid211_op' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.73ns) (out node of the LUT)   --->   "%j_2 = select i1 %tmp_27_mid, i31 %j_mid211_op, i31 1" [current_conv/current_conv.cpp:29]   --->   Operation 121 'select' 'j_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (3.52ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Operation 122 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op"   --->   Operation 123 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 43.7>
ST_3 : Operation 124 [7/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 124 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 43.7>
ST_4 : Operation 125 [6/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 125 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 43.7>
ST_5 : Operation 126 [5/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 126 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 43.7>
ST_6 : Operation 127 [4/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 127 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 43.7>
ST_7 : Operation 128 [3/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 128 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 43.7>
ST_8 : Operation 129 [2/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 129 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 43.7>
ST_9 : Operation 130 [1/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 130 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 43.7>
ST_10 : Operation 131 [1/1] (43.7ns)   --->   "%feature_in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %feature_in_addr)" [current_conv/current_conv.cpp:38]   --->   Operation 131 'read' 'feature_in_addr_read' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 90, i64 90, i64 90)"   --->   Operation 132 'speclooptripcount' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [current_conv/current_conv.cpp:29]   --->   Operation 133 'specregionbegin' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:31]   --->   Operation 134 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_29 = sext i32 %index_2_mid2 to i64" [current_conv/current_conv.cpp:40]   --->   Operation 135 'sext' 'tmp_29' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%feature_buffer_addr_1 = getelementptr [25600 x float]* %feature_buffer, i64 0, i64 %tmp_29" [current_conv/current_conv.cpp:40]   --->   Operation 136 'getelementptr' 'feature_buffer_addr_1' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %feature_buffer_addr_1, align 4" [current_conv/current_conv.cpp:40]   --->   Operation 137 'store' <Predicate = (!or_cond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 138 'br' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_28 = sext i32 %index_2_mid2 to i64" [current_conv/current_conv.cpp:38]   --->   Operation 139 'sext' 'tmp_28' <Predicate = (or_cond4)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%feature_buffer_addr = getelementptr [25600 x float]* %feature_buffer, i64 0, i64 %tmp_28" [current_conv/current_conv.cpp:38]   --->   Operation 140 'getelementptr' 'feature_buffer_addr' <Predicate = (or_cond4)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (3.25ns)   --->   "store float %feature_in_addr_read, float* %feature_buffer_addr, align 4" [current_conv/current_conv.cpp:38]   --->   Operation 141 'store' <Predicate = (or_cond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br label %4" [current_conv/current_conv.cpp:39]   --->   Operation 142 'br' <Predicate = (or_cond4)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_23)" [current_conv/current_conv.cpp:43]   --->   Operation 143 'specregionend' 'empty' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %1" [current_conv/current_conv.cpp:29]   --->   Operation 144 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [current_conv/current_conv.cpp:57]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ feature_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ chin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ win]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read                (read             ) [ 0000000000000]
x_read                (read             ) [ 0000000000000]
padding_read          (read             ) [ 0000000000000]
stride_read           (read             ) [ 0000000000000]
hin_read              (read             ) [ 0011111111110]
win_read              (read             ) [ 0011111111110]
ky_read               (read             ) [ 0000000000000]
kx_read               (read             ) [ 0011111111110]
chin_read             (read             ) [ 0000000000000]
feature_in_offset_re  (read             ) [ 0000000000000]
y_cast                (zext             ) [ 0000000000000]
x_cast                (zext             ) [ 0000000000000]
StgValue_25           (specinterface    ) [ 0000000000000]
tmp_s                 (icmp             ) [ 0011111111110]
tmp_20                (trunc            ) [ 0000000000000]
smax                  (select           ) [ 0000000000000]
smax_cast             (zext             ) [ 0011111111110]
tmp_13                (icmp             ) [ 0000000000000]
tmp_24                (trunc            ) [ 0000000000000]
smax1                 (select           ) [ 0000000000000]
smax1_cast            (zext             ) [ 0000000000000]
tmp_14                (mul              ) [ 0011111111110]
tmp_15                (mul              ) [ 0000000000000]
tmp_16                (sub              ) [ 0011111111110]
tmp_17                (mul              ) [ 0000000000000]
tmp_18                (sub              ) [ 0011111111110]
cast                  (zext             ) [ 0000000000000]
cast1                 (zext             ) [ 0000000000000]
bound                 (mul              ) [ 0011111111110]
cast2                 (zext             ) [ 0000000000000]
cast3                 (zext             ) [ 0000000000000]
bound4                (mul              ) [ 0011111111110]
tmp_27                (bitselect        ) [ 0000000000000]
rev                   (xor              ) [ 0000000000000]
tmp_26_mid            (icmp             ) [ 0000000000000]
tmp2_mid              (and              ) [ 0011111111110]
sext_cast             (zext             ) [ 0011111111110]
StgValue_50           (br               ) [ 0111111111110]
indvar_flatten2       (phi              ) [ 0010000000000]
index                 (phi              ) [ 0010000000000]
c                     (phi              ) [ 0010000000000]
indvar_flatten        (phi              ) [ 0010000000000]
index_1               (phi              ) [ 0010000000000]
i                     (phi              ) [ 0010000000000]
index_2               (phi              ) [ 0010000000000]
j                     (phi              ) [ 0010000000000]
c_cast_mid1           (zext             ) [ 0000000000000]
tmp_19                (mul              ) [ 0000000000000]
i_cast_mid1           (zext             ) [ 0000000000000]
yi                    (add              ) [ 0000000000000]
tmp_31                (bitselect        ) [ 0000000000000]
rev1                  (xor              ) [ 0000000000000]
tmp_21                (icmp             ) [ 0000000000000]
tmp                   (add              ) [ 0000000000000]
tmp2                  (and              ) [ 0000000000000]
j_cast                (zext             ) [ 0000000000000]
tmp_22                (icmp             ) [ 0000000000000]
exitcond_flatten2     (icmp             ) [ 0011111111110]
indvar_flatten_next2  (add              ) [ 0111111111110]
StgValue_72           (br               ) [ 0000000000000]
c_s                   (add              ) [ 0000000000000]
c_cast                (zext             ) [ 0000000000000]
index_s               (add              ) [ 0000000000000]
exitcond_flatten      (icmp             ) [ 0000000000000]
index_1_mid           (select           ) [ 0000000000000]
i_mid                 (select           ) [ 0000000000000]
index_2_mid           (select           ) [ 0000000000000]
tmp_22_mid1           (mul              ) [ 0000000000000]
tmp_22_mid2           (select           ) [ 0000000000000]
tmp_mid               (add              ) [ 0000000000000]
tmp5_mid227_v         (select           ) [ 0000000000000]
tmp2_mid3             (select           ) [ 0000000000000]
j_cast_mid            (select           ) [ 0000000000000]
tmp_27_mid            (select           ) [ 0000000000000]
index_mid2            (select           ) [ 0111111111110]
c_mid2                (select           ) [ 0111111111110]
i_2                   (add              ) [ 0000000000000]
tmp_24_dup            (add              ) [ 0000000000000]
i_cast                (zext             ) [ 0000000000000]
index_2_mid2          (select           ) [ 0011111111110]
yi_mid1               (add              ) [ 0000000000000]
tmp_32                (bitselect        ) [ 0000000000000]
rev2                  (xor              ) [ 0000000000000]
tmp_26_mid1           (icmp             ) [ 0000000000000]
tmp_mid1              (add              ) [ 0000000000000]
tmp5_mid2_v           (select           ) [ 0000000000000]
tmp5_mid2             (mul              ) [ 0000000000000]
tmp2_mid1             (and              ) [ 0000000000000]
tmp2_mid2             (select           ) [ 0000000000000]
j_cast_mid2           (select           ) [ 0000000000000]
j_cast_mid2_cast      (zext             ) [ 0000000000000]
index_1_mid2          (select           ) [ 0111111111110]
i_mid2                (select           ) [ 0111111111110]
xi                    (add              ) [ 0000000000000]
tmp_33                (bitselect        ) [ 0000000000000]
rev3                  (xor              ) [ 0000000000000]
tmp_25                (icmp             ) [ 0000000000000]
tmp1                  (and              ) [ 0000000000000]
or_cond4              (and              ) [ 0011111111110]
StgValue_112          (br               ) [ 0000000000000]
tmp_26                (add              ) [ 0000000000000]
tmp_27_cast           (sext             ) [ 0000000000000]
sum                   (add              ) [ 0000000000000]
sum_cast              (sext             ) [ 0000000000000]
feature_in_addr       (getelementptr    ) [ 0011111111100]
tmp_30                (add              ) [ 0111111111110]
j_op                  (add              ) [ 0000000000000]
j_mid211_op           (select           ) [ 0000000000000]
j_2                   (select           ) [ 0111111111110]
indvar_flatten_op     (add              ) [ 0000000000000]
indvar_flatten_next   (select           ) [ 0111111111110]
feature_in_load_req   (readreq          ) [ 0000000000000]
feature_in_addr_read  (read             ) [ 0010000000010]
StgValue_132          (speclooptripcount) [ 0000000000000]
tmp_23                (specregionbegin  ) [ 0000000000000]
StgValue_134          (specpipeline     ) [ 0000000000000]
tmp_29                (sext             ) [ 0000000000000]
feature_buffer_addr_1 (getelementptr    ) [ 0000000000000]
StgValue_137          (store            ) [ 0000000000000]
StgValue_138          (br               ) [ 0000000000000]
tmp_28                (sext             ) [ 0000000000000]
feature_buffer_addr   (getelementptr    ) [ 0000000000000]
StgValue_141          (store            ) [ 0000000000000]
StgValue_142          (br               ) [ 0000000000000]
empty                 (specregionend    ) [ 0000000000000]
StgValue_144          (br               ) [ 0111111111110]
StgValue_145          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature_in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feature_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="chin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ky">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ky"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="win">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="win"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="hin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stride">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="padding">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="y_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="padding_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="stride_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="hin_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hin_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="win_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="win_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ky_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ky_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kx_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kx_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="chin_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chin_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="feature_in_offset_re_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="30" slack="0"/>
<pin id="140" dir="0" index="1" bw="30" slack="0"/>
<pin id="141" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_offset_re/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="feature_in_load_req/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="feature_in_addr_read_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="8"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_addr_read/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="feature_buffer_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_buffer_addr_1/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/11 StgValue_141/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="feature_buffer_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_buffer_addr/11 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="96" slack="1"/>
<pin id="180" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="96" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="index_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="index_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="c_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="1"/>
<pin id="202" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="c_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="31" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="64" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="index_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="index_1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="1"/>
<pin id="235" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="31" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="index_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_2 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="index_2_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_2/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="1"/>
<pin id="257" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="31" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="y_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="x_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_20_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="smax_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="31" slack="0"/>
<pin id="287" dir="0" index="2" bw="31" slack="0"/>
<pin id="288" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="smax_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_13_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_24_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="smax1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="31" slack="0"/>
<pin id="309" dir="0" index="2" bw="31" slack="0"/>
<pin id="310" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="smax1_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax1_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_14_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="31" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_16_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_17_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_18_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="cast1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bound_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="cast2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="cast3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="bound4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_27_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="rev_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_26_mid_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_mid/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp2_mid_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2_mid/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="30" slack="0"/>
<pin id="404" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="c_cast_mid1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast_mid1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_19_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="31" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_cast_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="yi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="31" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_31_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="rev1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_21_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="j_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_22_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="exitcond_flatten2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="96" slack="0"/>
<pin id="466" dir="0" index="1" bw="96" slack="1"/>
<pin id="467" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="indvar_flatten_next2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="96" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="c_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_s/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="c_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="index_s_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_s/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond_flatten_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="index_1_mid_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1_mid/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="i_mid_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="31" slack="0"/>
<pin id="506" dir="0" index="2" bw="31" slack="0"/>
<pin id="507" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="index_2_mid_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2_mid/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_22_mid1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_22_mid1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_22_mid2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_mid2/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_mid_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp5_mid227_v_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_mid227_v/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp2_mid3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="1"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_mid3/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="j_cast_mid_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="31" slack="0"/>
<pin id="555" dir="0" index="2" bw="31" slack="0"/>
<pin id="556" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_27_mid_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="1"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27_mid/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="index_mid2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_mid2/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="c_mid2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="31" slack="0"/>
<pin id="578" dir="0" index="2" bw="31" slack="0"/>
<pin id="579" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="31" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_24_dup_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="31" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24_dup/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="i_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="index_2_mid2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2_mid2/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="yi_mid1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_mid1/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_32_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="rev2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_26_mid1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="1"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_mid1/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_mid1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp5_mid2_v_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="32" slack="0"/>
<pin id="640" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_mid2_v/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp5_mid2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_mid2/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp2_mid1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2_mid1/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp2_mid2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_mid2/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="j_cast_mid2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="31" slack="0"/>
<pin id="666" dir="0" index="2" bw="31" slack="0"/>
<pin id="667" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid2/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="j_cast_mid2_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="31" slack="0"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="index_1_mid2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="32" slack="0"/>
<pin id="679" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1_mid2/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="i_mid2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="31" slack="0"/>
<pin id="686" dir="0" index="2" bw="31" slack="0"/>
<pin id="687" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="31" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="1"/>
<pin id="694" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_33_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="6" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="rev3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_25_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="or_cond4_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond4/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_26_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_27_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sum_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="30" slack="1"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sum_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="33" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="feature_in_addr_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_in_addr/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_30_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="j_op_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="31" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_op/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="j_mid211_op_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="31" slack="0"/>
<pin id="767" dir="0" index="2" bw="31" slack="0"/>
<pin id="768" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid211_op/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="j_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="31" slack="0"/>
<pin id="775" dir="0" index="2" bw="31" slack="0"/>
<pin id="776" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="indvar_flatten_op_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="indvar_flatten_next_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="0"/>
<pin id="789" dir="0" index="2" bw="64" slack="0"/>
<pin id="790" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_29_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="9"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_28_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="9"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="802" class="1005" name="hin_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hin_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="win_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="win_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="kx_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kx_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_s_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="826" class="1005" name="smax_cast_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smax_cast "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_14_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_16_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_18_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="848" class="1005" name="bound_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="853" class="1005" name="bound4_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="96" slack="1"/>
<pin id="855" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp2_mid_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_mid "/>
</bind>
</comp>

<comp id="863" class="1005" name="sext_cast_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="33" slack="1"/>
<pin id="865" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="868" class="1005" name="exitcond_flatten2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="9"/>
<pin id="870" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="indvar_flatten_next2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="96" slack="0"/>
<pin id="874" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="index_mid2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index_mid2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="c_mid2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="31" slack="0"/>
<pin id="884" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="index_2_mid2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="9"/>
<pin id="889" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="index_2_mid2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="index_1_mid2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index_1_mid2 "/>
</bind>
</comp>

<comp id="898" class="1005" name="i_mid2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="31" slack="0"/>
<pin id="900" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="or_cond4_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="feature_in_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_in_addr "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_30_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="918" class="1005" name="j_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="31" slack="0"/>
<pin id="920" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="indvar_flatten_next_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="928" class="1005" name="feature_in_addr_read_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="84" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="90" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="126" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="126" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="274" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="120" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="120" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="296" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="292" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="270" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="102" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="96" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="266" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="102" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="96" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="120" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="126" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="132" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="342" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="342" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="108" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="384" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="138" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="204" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="237" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="419" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="410" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="419" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="438" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="432" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="259" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="182" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="182" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="204" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="193" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="215" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="226" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="490" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="46" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="237" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="490" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="485" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="248" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="481" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="490" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="410" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="519" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="490" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="443" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="490" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="449" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="490" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="46" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="259" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="490" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="459" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="490" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="485" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="193" pin="4"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="490" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="475" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="204" pin="4"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="503" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="60" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="495" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="583" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="560" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="511" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="594" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="48" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="52" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="606" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="606" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="524" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="560" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="537" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="625" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="619" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="560" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="545" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="668"><net_src comp="560" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="552" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="46" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="663" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="560" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="495" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="589" pin="2"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="560" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="503" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="583" pin="2"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="671" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="52" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="691" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="704" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="655" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="644" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="691" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="0" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="598" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="62" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="259" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="60" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="490" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="60" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="560" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="764" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="60" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="215" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="64" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="490" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="64" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="780" pin="2"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="801"><net_src comp="798" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="805"><net_src comp="108" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="813"><net_src comp="114" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="819"><net_src comp="126" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="824"><net_src comp="274" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="829"><net_src comp="292" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="834"><net_src comp="318" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="839"><net_src comp="330" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="844"><net_src comp="342" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="851"><net_src comp="356" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="856"><net_src comp="370" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="861"><net_src comp="396" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="866"><net_src comp="402" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="871"><net_src comp="464" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="469" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="880"><net_src comp="567" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="885"><net_src comp="575" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="890"><net_src comp="598" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="896"><net_src comp="675" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="901"><net_src comp="683" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="906"><net_src comp="721" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="746" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="916"><net_src comp="752" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="921"><net_src comp="772" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="926"><net_src comp="786" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="931"><net_src comp="151" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="163" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: feature_in | {}
	Port: feature_buffer | {11 }
 - Input state : 
	Port: load_feature : feature_in | {3 4 5 6 7 8 9 10 }
	Port: load_feature : feature_in_offset | {1 }
	Port: load_feature : chin | {1 }
	Port: load_feature : kx | {1 }
	Port: load_feature : ky | {1 }
	Port: load_feature : win | {1 }
	Port: load_feature : hin | {1 }
	Port: load_feature : stride | {1 }
	Port: load_feature : padding | {1 }
	Port: load_feature : x | {1 }
	Port: load_feature : y | {1 }
  - Chain level:
	State 1
		smax : 1
		smax_cast : 2
		smax1 : 1
		smax1_cast : 2
		tmp_14 : 3
		tmp_15 : 1
		tmp_16 : 2
		tmp_17 : 1
		tmp_18 : 2
		bound : 1
		cast3 : 2
		bound4 : 3
		tmp_27 : 3
		rev : 4
		tmp_26_mid : 3
		tmp2_mid : 4
	State 2
		c_cast_mid1 : 1
		tmp_19 : 2
		i_cast_mid1 : 1
		yi : 2
		tmp_31 : 3
		rev1 : 4
		tmp_21 : 3
		tmp : 3
		tmp2 : 4
		j_cast : 1
		tmp_22 : 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_72 : 2
		c_s : 1
		c_cast : 2
		index_s : 1
		exitcond_flatten : 1
		index_1_mid : 2
		i_mid : 2
		index_2_mid : 2
		tmp_22_mid1 : 3
		tmp_22_mid2 : 4
		tmp_mid : 4
		tmp5_mid227_v : 5
		tmp2_mid3 : 4
		j_cast_mid : 2
		tmp_27_mid : 3
		index_mid2 : 2
		c_mid2 : 2
		i_2 : 3
		tmp_24_dup : 3
		i_cast : 4
		index_2_mid2 : 4
		yi_mid1 : 5
		tmp_32 : 6
		rev2 : 7
		tmp_26_mid1 : 6
		tmp_mid1 : 6
		tmp5_mid2_v : 7
		tmp5_mid2 : 8
		tmp2_mid1 : 7
		tmp2_mid2 : 7
		j_cast_mid2 : 4
		j_cast_mid2_cast : 5
		index_1_mid2 : 4
		i_mid2 : 4
		xi : 6
		tmp_33 : 7
		rev3 : 8
		tmp_25 : 7
		tmp1 : 8
		or_cond4 : 8
		StgValue_112 : 8
		tmp_26 : 9
		tmp_27_cast : 10
		sum : 11
		sum_cast : 12
		feature_in_addr : 13
		tmp_30 : 5
		j_op : 1
		j_mid211_op : 2
		j_2 : 4
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		feature_buffer_addr_1 : 1
		StgValue_137 : 2
		feature_buffer_addr : 1
		StgValue_141 : 2
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |             yi_fu_419            |    0    |    0    |    39   |
|          |            tmp_fu_443            |    0    |    0    |    39   |
|          |    indvar_flatten_next2_fu_469   |    0    |    0    |   103   |
|          |            c_s_fu_475            |    0    |    0    |    38   |
|          |          index_s_fu_485          |    0    |    0    |    39   |
|          |          tmp_mid_fu_532          |    0    |    0    |    39   |
|          |            i_2_fu_583            |    0    |    0    |    38   |
|    add   |         tmp_24_dup_fu_589        |    0    |    0    |    39   |
|          |          yi_mid1_fu_606          |    0    |    0    |    39   |
|          |          tmp_mid1_fu_630         |    0    |    0    |    39   |
|          |             xi_fu_691            |    0    |    0    |    39   |
|          |           tmp_26_fu_727          |    0    |    0    |    39   |
|          |            sum_fu_737            |    0    |    0    |    39   |
|          |           tmp_30_fu_752          |    0    |    0    |    39   |
|          |            j_op_fu_758           |    0    |    0    |    38   |
|          |     indvar_flatten_op_fu_780     |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|          |            smax_fu_284           |    0    |    0    |    31   |
|          |           smax1_fu_306           |    0    |    0    |    31   |
|          |        index_1_mid_fu_495        |    0    |    0    |    32   |
|          |           i_mid_fu_503           |    0    |    0    |    31   |
|          |        index_2_mid_fu_511        |    0    |    0    |    32   |
|          |        tmp_22_mid2_fu_524        |    0    |    0    |    32   |
|          |       tmp5_mid227_v_fu_537       |    0    |    0    |    32   |
|          |         tmp2_mid3_fu_545         |    0    |    0    |    2    |
|          |         j_cast_mid_fu_552        |    0    |    0    |    31   |
|          |         tmp_27_mid_fu_560        |    0    |    0    |    2    |
|  select  |         index_mid2_fu_567        |    0    |    0    |    32   |
|          |           c_mid2_fu_575          |    0    |    0    |    31   |
|          |        index_2_mid2_fu_598       |    0    |    0    |    32   |
|          |        tmp5_mid2_v_fu_636        |    0    |    0    |    32   |
|          |         tmp2_mid2_fu_655         |    0    |    0    |    2    |
|          |        j_cast_mid2_fu_663        |    0    |    0    |    31   |
|          |        index_1_mid2_fu_675       |    0    |    0    |    32   |
|          |           i_mid2_fu_683          |    0    |    0    |    31   |
|          |        j_mid211_op_fu_764        |    0    |    0    |    31   |
|          |            j_2_fu_772            |    0    |    0    |    31   |
|          |    indvar_flatten_next_fu_786    |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_14_fu_318          |    3    |    0    |    24   |
|          |           tmp_15_fu_324          |    3    |    0    |    20   |
|          |           tmp_17_fu_336          |    3    |    0    |    20   |
|    mul   |           bound_fu_356           |    3    |    0    |    20   |
|          |           bound4_fu_370          |    3    |    0    |    47   |
|          |           tmp_19_fu_410          |    3    |    0    |    20   |
|          |        tmp_22_mid1_fu_519        |    3    |    0    |    20   |
|          |         tmp5_mid2_fu_644         |    3    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_274           |    0    |    0    |    18   |
|          |           tmp_13_fu_296          |    0    |    0    |    18   |
|          |         tmp_26_mid_fu_390        |    0    |    0    |    18   |
|          |           tmp_21_fu_438          |    0    |    0    |    18   |
|   icmp   |           tmp_22_fu_459          |    0    |    0    |    18   |
|          |     exitcond_flatten2_fu_464     |    0    |    0    |    50   |
|          |      exitcond_flatten_fu_490     |    0    |    0    |    29   |
|          |        tmp_26_mid1_fu_625        |    0    |    0    |    18   |
|          |           tmp_25_fu_710          |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |           tmp_16_fu_330          |    0    |    0    |    39   |
|          |           tmp_18_fu_342          |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp2_mid_fu_396         |    0    |    0    |    2    |
|          |            tmp2_fu_449           |    0    |    0    |    2    |
|    and   |         tmp2_mid1_fu_649         |    0    |    0    |    2    |
|          |            tmp1_fu_715           |    0    |    0    |    2    |
|          |          or_cond4_fu_721         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            rev_fu_384            |    0    |    0    |    2    |
|    xor   |            rev1_fu_432           |    0    |    0    |    2    |
|          |            rev2_fu_619           |    0    |    0    |    2    |
|          |            rev3_fu_704           |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         y_read_read_fu_84        |    0    |    0    |    0    |
|          |         x_read_read_fu_90        |    0    |    0    |    0    |
|          |      padding_read_read_fu_96     |    0    |    0    |    0    |
|          |      stride_read_read_fu_102     |    0    |    0    |    0    |
|          |       hin_read_read_fu_108       |    0    |    0    |    0    |
|   read   |       win_read_read_fu_114       |    0    |    0    |    0    |
|          |        ky_read_read_fu_120       |    0    |    0    |    0    |
|          |        kx_read_read_fu_126       |    0    |    0    |    0    |
|          |       chin_read_read_fu_132      |    0    |    0    |    0    |
|          | feature_in_offset_re_read_fu_138 |    0    |    0    |    0    |
|          | feature_in_addr_read_read_fu_151 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_144        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           y_cast_fu_266          |    0    |    0    |    0    |
|          |           x_cast_fu_270          |    0    |    0    |    0    |
|          |         smax_cast_fu_292         |    0    |    0    |    0    |
|          |         smax1_cast_fu_314        |    0    |    0    |    0    |
|          |            cast_fu_348           |    0    |    0    |    0    |
|          |           cast1_fu_352           |    0    |    0    |    0    |
|          |           cast2_fu_362           |    0    |    0    |    0    |
|   zext   |           cast3_fu_366           |    0    |    0    |    0    |
|          |         sext_cast_fu_402         |    0    |    0    |    0    |
|          |        c_cast_mid1_fu_406        |    0    |    0    |    0    |
|          |        i_cast_mid1_fu_415        |    0    |    0    |    0    |
|          |           j_cast_fu_455          |    0    |    0    |    0    |
|          |           c_cast_fu_481          |    0    |    0    |    0    |
|          |           i_cast_fu_594          |    0    |    0    |    0    |
|          |      j_cast_mid2_cast_fu_671     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           tmp_20_fu_280          |    0    |    0    |    0    |
|          |           tmp_24_fu_302          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_27_fu_376          |    0    |    0    |    0    |
| bitselect|           tmp_31_fu_424          |    0    |    0    |    0    |
|          |           tmp_32_fu_611          |    0    |    0    |    0    |
|          |           tmp_33_fu_696          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_27_cast_fu_733        |    0    |    0    |    0    |
|   sext   |          sum_cast_fu_742         |    0    |    0    |    0    |
|          |           tmp_29_fu_794          |    0    |    0    |    0    |
|          |           tmp_28_fu_798          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    24   |    0    |   1814  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       bound4_reg_853       |   96   |
|        bound_reg_848       |   64   |
|       c_mid2_reg_882       |   31   |
|          c_reg_200         |   31   |
|  exitcond_flatten2_reg_868 |    1   |
|feature_in_addr_read_reg_928|   32   |
|   feature_in_addr_reg_907  |   32   |
|      hin_read_reg_802      |   32   |
|       i_mid2_reg_898       |   31   |
|          i_reg_233         |   31   |
|    index_1_mid2_reg_893    |   32   |
|       index_1_reg_222      |   32   |
|    index_2_mid2_reg_887    |   32   |
|       index_2_reg_244      |   32   |
|     index_mid2_reg_877     |   32   |
|        index_reg_189       |   32   |
|   indvar_flatten2_reg_178  |   96   |
|indvar_flatten_next2_reg_872|   96   |
| indvar_flatten_next_reg_923|   64   |
|   indvar_flatten_reg_211   |   64   |
|         j_2_reg_918        |   31   |
|          j_reg_255         |   31   |
|       kx_read_reg_816      |   32   |
|      or_cond4_reg_903      |    1   |
|      sext_cast_reg_863     |   33   |
|      smax_cast_reg_826     |   32   |
|      tmp2_mid_reg_858      |    1   |
|       tmp_14_reg_831       |   32   |
|       tmp_16_reg_836       |   32   |
|       tmp_18_reg_841       |   32   |
|       tmp_30_reg_913       |   32   |
|        tmp_s_reg_821       |    1   |
|      win_read_reg_810      |   32   |
+----------------------------+--------+
|            Total           |  1215  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_163 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |  1814  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |  1215  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    3   |  1215  |  1832  |
+-----------+--------+--------+--------+--------+
