

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.045 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       35|       36|  0.700 us|  0.720 us|   34|   34|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       35|       35|         3|          1|          1|    34|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln231 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void"   --->   Operation 9 'phi' 't17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%t = add i6 %t17, i6 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void %.critedge254" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_2_load = load i1 %delay_line_stall_2" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_2_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln281 = br i1 %delay_line_stall_2_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%fftOutData_local_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'fftOutData_local_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_s' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_2' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%control_count_V_2_load = load i1 %control_count_V_2" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 27 'load' 'control_count_V_2_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln241 = store i1 %control_count_V_2_load, i1 %control_bits_V_2" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 28 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.28ns)   --->   "%xor_ln251 = xor i1 %control_count_V_2_load, i1 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:251]   --->   Operation 29 'xor' 'xor_ln251' <Predicate = (fifo_has_next_sample)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln252 = store i1 %xor_ln251, i1 %control_count_V_2" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 30 'store' 'store_ln252' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_2_load = load i5 %sample_in_read_count_V_2"   --->   Operation 31 'load' 'sample_in_read_count_V_2_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln870 = add i5 %sample_in_read_count_V_2_load, i5 1"   --->   Operation 32 'add' 'add_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.75ns)   --->   "%icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_2_load, i5 31" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 33 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln870 = store i5 %add_ln870, i5 %sample_in_read_count_V_2"   --->   Operation 34 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_2" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 35 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln281 = br void %.critedge255._crit_edge5" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 36 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln310 = br void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 37 'br' 'br_ln310' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%icmp_ln231 = icmp_eq  i6 %t17, i6 33" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 38 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 39 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 40 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%arrayidx_0_01_load_0_i365 = phi i27 %trunc_ln145_1, void %.critedge254, i27 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'phi' 'arrayidx_0_01_load_0_i365' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%arrayidx_0_11_load_0_i364 = phi i27 %trunc_ln145_2, void %.critedge254, i27 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'phi' 'arrayidx_0_11_load_0_i364' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge254, i1 0, void %.critedge255"   --->   Operation 43 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i27 %trunc_ln145, void %.critedge254, i27 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i27 %trunc_ln145_s, void %.critedge254, i27 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i1.i27.i27, i1 %temp_tagged_mux_chain_input_valid_0, i27 %arrayidx_0_11_load_0_i364, i27 %arrayidx_0_01_load_0_i365"   --->   Operation 46 'bitconcatenate' 'p_s' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.71ns)   --->   "%p_5 = memshiftread i55 @_ssdm_op_MemShiftRead.[1 x i55]P0A, i55 0, i55 %p_s, i1 1"   --->   Operation 47 'memshiftread' 'p_5' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 55> <Depth = 1> <ShiftMem>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i55 %p_5"   --->   Operation 48 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i55.i32.i32, i55 %p_5, i32 27, i32 53"   --->   Operation 49 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %p_5, i32 54"   --->   Operation 50 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%control_bits_V_2_load = load i1 %control_bits_V_2" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 51 'load' 'control_bits_V_2_load' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i1 %control_bits_V_2_load" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 52 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.71ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66, i1 1"   --->   Operation 53 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 54 [1/1] (0.32ns)   --->   "%select_ln68 = select i1 %control_bits_V_2_load, i27 %temp_tagged_mux_chain_input_sample_M_real_V_1, i27 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 54 'select' 'select_ln68' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.32ns)   --->   "%select_ln68_1 = select i1 %control_bits_V_2_load, i27 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i27 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 55 'select' 'select_ln68_1' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.17ns)   --->   "%select_ln68_2 = select i1 %control_bits_V_2_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 56 'select' 'select_ln68_2' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 57 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.32ns)   --->   "%select_ln79 = select i1 %trunc_ln79, i27 %temp_tagged_mux_chain_input_sample_M_real_V_1, i27 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 58 'select' 'select_ln79' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.32ns)   --->   "%select_ln79_1 = select i1 %trunc_ln79, i27 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i27 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 59 'select' 'select_ln79_1' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%select_ln79_2 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 60 'select' 'select_ln79_2' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i1.i27.i27, i1 %select_ln68_2, i27 %select_ln68_1, i27 %select_ln68"   --->   Operation 61 'bitconcatenate' 'p_6' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.71ns)   --->   "%p_0 = memshiftread i55 @_ssdm_op_MemShiftRead.[1 x i55]P0A, i55 0, i55 %p_6, i1 1"   --->   Operation 62 'memshiftread' 'p_0' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 55> <Depth = 1> <ShiftMem>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i55 %p_0"   --->   Operation 63 'trunc' 'trunc_ln130' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln130_s = partselect i27 @_ssdm_op_PartSelect.i27.i55.i32.i32, i55 %p_0, i32 27, i32 53"   --->   Operation 64 'partselect' 'lshr_ln130_s' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %p_0, i32 54"   --->   Operation 65 'bitselect' 'valid_flag' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln297 = and i1 %select_ln79_2, i1 %valid_flag" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 66 'and' 'and_ln297' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297, void %.critedge257, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 67 'br' 'br_ln297' <Predicate = (!delay_line_stall_2_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i27 %lshr_ln130_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_2_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i27.i5.i27.i32.i5.i27, i27 %select_ln79_1, i5 0, i27 %select_ln79, i32 %zext_ln174, i5 0, i27 %trunc_ln130" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_2_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i123 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'zext' 'zext_ln174_1' <Predicate = (!delay_line_stall_2_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2, i128 %zext_ln174_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!delay_line_stall_2_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge257" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 72 'br' 'br_ln309' <Predicate = (!delay_line_stall_2_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 73 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ control_bits_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
br_ln231                                      (br               ) [ 01111]
do_init                                       (phi              ) [ 00111]
t17                                           (phi              ) [ 00111]
br_ln0                                        (br               ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
br_ln231                                      (br               ) [ 00000]
empty                                         (speclooptripcount) [ 00000]
specpipeline_ln0                              (specpipeline     ) [ 00000]
specloopname_ln0                              (specloopname     ) [ 00000]
fifo_has_next_sample                          (nbreadreq        ) [ 00111]
t                                             (add              ) [ 01111]
br_ln237                                      (br               ) [ 00000]
delay_line_stall_2_load                       (load             ) [ 00111]
br_ln281                                      (br               ) [ 00111]
fftOutData_local_read                         (read             ) [ 00000]
trunc_ln145                                   (trunc            ) [ 00111]
trunc_ln145_s                                 (partselect       ) [ 00111]
trunc_ln145_1                                 (partselect       ) [ 00111]
trunc_ln145_2                                 (partselect       ) [ 00111]
control_count_V_2_load                        (load             ) [ 00000]
store_ln241                                   (store            ) [ 00000]
xor_ln251                                     (xor              ) [ 00000]
store_ln252                                   (store            ) [ 00000]
sample_in_read_count_V_2_load                 (load             ) [ 00000]
add_ln870                                     (add              ) [ 00000]
icmp_ln256                                    (icmp             ) [ 00000]
store_ln870                                   (store            ) [ 00000]
store_ln258                                   (store            ) [ 00000]
br_ln281                                      (br               ) [ 00111]
br_ln310                                      (br               ) [ 00000]
icmp_ln231                                    (icmp             ) [ 00111]
br_ln231                                      (br               ) [ 01111]
br_ln316                                      (br               ) [ 01111]
arrayidx_0_01_load_0_i365                     (phi              ) [ 00110]
arrayidx_0_11_load_0_i364                     (phi              ) [ 00110]
temp_tagged_mux_chain_input_valid_0           (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_real_V_0 (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_imag_V_0 (phi              ) [ 00110]
p_s                                           (bitconcatenate   ) [ 00000]
p_5                                           (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_1 (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_1 (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_1           (bitselect        ) [ 00000]
control_bits_V_2_load                         (load             ) [ 00000]
zext_ln66                                     (zext             ) [ 00000]
DataOut                                       (memshiftread     ) [ 00000]
select_ln68                                   (select           ) [ 00000]
select_ln68_1                                 (select           ) [ 00000]
select_ln68_2                                 (select           ) [ 00000]
trunc_ln79                                    (trunc            ) [ 00000]
select_ln79                                   (select           ) [ 00101]
select_ln79_1                                 (select           ) [ 00101]
select_ln79_2                                 (select           ) [ 00000]
p_6                                           (bitconcatenate   ) [ 00000]
p_0                                           (memshiftread     ) [ 00000]
trunc_ln130                                   (trunc            ) [ 00101]
lshr_ln130_s                                  (partselect       ) [ 00101]
valid_flag                                    (bitselect        ) [ 00000]
and_ln297                                     (and              ) [ 00101]
br_ln297                                      (br               ) [ 00000]
zext_ln174                                    (zext             ) [ 00000]
tmp                                           (bitconcatenate   ) [ 00000]
zext_ln174_1                                  (zext             ) [ 00000]
write_ln174                                   (write            ) [ 00000]
br_ln309                                      (br               ) [ 00000]
return_ln316                                  (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_in_read_count_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_stall_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delayline_Array_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="control_delayline_Array_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delayline_Array_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i55.i1.i27.i27"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[1 x i55]P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[1 x i32]P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i123.i27.i5.i27.i32.i5.i27"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="fifo_has_next_sample_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="fifo_has_next_sample/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="fftOutData_local_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln174_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="123" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="do_init_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="do_init_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="4" bw="1" slack="0"/>
<pin id="139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="t17_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t17 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="t17_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t17/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="arrayidx_0_01_load_0_i365_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="27" slack="1"/>
<pin id="160" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_01_load_0_i365 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="arrayidx_0_01_load_0_i365_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="27" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_01_load_0_i365/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="arrayidx_0_11_load_0_i364_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="27" slack="1"/>
<pin id="171" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_11_load_0_i364 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="arrayidx_0_11_load_0_i364_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="27" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_11_load_0_i364/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="temp_tagged_mux_chain_input_valid_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_valid_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="temp_tagged_mux_chain_input_valid_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_valid_0/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="temp_tagged_mux_chain_input_sample_M_real_V_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="27" slack="1"/>
<pin id="195" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="27" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="27" slack="1"/>
<pin id="206" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="27" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="t_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="delay_line_stall_2_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_stall_2_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln145_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="128" slack="0"/>
<pin id="227" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln145_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="27" slack="0"/>
<pin id="231" dir="0" index="1" bw="128" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln145_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="27" slack="0"/>
<pin id="241" dir="0" index="1" bw="128" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="0" index="3" bw="8" slack="0"/>
<pin id="244" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln145_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="27" slack="0"/>
<pin id="251" dir="0" index="1" bw="128" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="0" index="3" bw="8" slack="0"/>
<pin id="254" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="control_count_V_2_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_count_V_2_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln241_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln251_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln252_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sample_in_read_count_V_2_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_in_read_count_V_2_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln870_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln256_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln870_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln258_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln231_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="55" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="27" slack="0"/>
<pin id="319" dir="0" index="3" bw="27" slack="0"/>
<pin id="320" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="55" slack="0"/>
<pin id="327" dir="0" index="1" bw="55" slack="0"/>
<pin id="328" dir="0" index="2" bw="55" slack="0"/>
<pin id="329" dir="0" index="3" bw="1" slack="0"/>
<pin id="330" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="55" slack="0"/>
<pin id="337" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="27" slack="0"/>
<pin id="341" dir="0" index="1" bw="55" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="temp_tagged_mux_chain_input_valid_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="55" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="control_bits_V_2_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_bits_V_2_load/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln66_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="DataOut_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="0" index="3" bw="1" slack="0"/>
<pin id="370" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln68_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="27" slack="0"/>
<pin id="378" dir="0" index="2" bw="27" slack="0"/>
<pin id="379" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln68_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="27" slack="0"/>
<pin id="386" dir="0" index="2" bw="27" slack="0"/>
<pin id="387" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln68_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln79_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln79_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="27" slack="0"/>
<pin id="406" dir="0" index="2" bw="27" slack="0"/>
<pin id="407" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln79_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="27" slack="0"/>
<pin id="414" dir="0" index="2" bw="27" slack="0"/>
<pin id="415" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln79_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="55" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="27" slack="0"/>
<pin id="431" dir="0" index="3" bw="27" slack="0"/>
<pin id="432" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_0_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="55" slack="0"/>
<pin id="439" dir="0" index="1" bw="55" slack="0"/>
<pin id="440" dir="0" index="2" bw="55" slack="0"/>
<pin id="441" dir="0" index="3" bw="1" slack="0"/>
<pin id="442" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln130_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="55" slack="0"/>
<pin id="449" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="lshr_ln130_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="27" slack="0"/>
<pin id="453" dir="0" index="1" bw="55" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln130_s/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="valid_flag_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="55" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="valid_flag/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln297_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln174_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="27" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="123" slack="0"/>
<pin id="480" dir="0" index="1" bw="27" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="0" index="3" bw="27" slack="1"/>
<pin id="483" dir="0" index="4" bw="27" slack="0"/>
<pin id="484" dir="0" index="5" bw="1" slack="0"/>
<pin id="485" dir="0" index="6" bw="27" slack="1"/>
<pin id="486" dir="1" index="7" bw="123" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln174_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="123" slack="0"/>
<pin id="493" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="return_ln316_fu_496">
<pin_list>
<pin id="497" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln316/4 "/>
</bind>
</comp>

<comp id="498" class="1005" name="fifo_has_next_sample_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_has_next_sample "/>
</bind>
</comp>

<comp id="502" class="1005" name="t_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="507" class="1005" name="delay_line_stall_2_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delay_line_stall_2_load "/>
</bind>
</comp>

<comp id="511" class="1005" name="trunc_ln145_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="27" slack="1"/>
<pin id="513" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln145_s_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="27" slack="1"/>
<pin id="518" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="521" class="1005" name="trunc_ln145_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="27" slack="1"/>
<pin id="523" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="trunc_ln145_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="27" slack="1"/>
<pin id="528" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln231_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="535" class="1005" name="select_ln79_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="27" slack="1"/>
<pin id="537" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="540" class="1005" name="select_ln79_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="27" slack="1"/>
<pin id="542" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="trunc_ln130_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="27" slack="1"/>
<pin id="547" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="550" class="1005" name="lshr_ln130_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="27" slack="1"/>
<pin id="552" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln130_s "/>
</bind>
</comp>

<comp id="555" class="1005" name="and_ln297_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln297 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="106" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="161"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="180" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="148" pin="6"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="116" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="116" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="116" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="116" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="8" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="148" pin="6"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="185" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="173" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="162" pin="4"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="84" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="315" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="338"><net_src comp="325" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="325" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="90" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="354"><net_src comp="92" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="325" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="94" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="96" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="98" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="357" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="335" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="197" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="357" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="339" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="208" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="357" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="349" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="185" pin="4"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="365" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="335" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="197" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="399" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="339" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="208" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="399" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="349" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="185" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="391" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="383" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="375" pin="3"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="100" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="427" pin="4"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="26" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="437" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="437" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="466"><net_src comp="92" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="437" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="419" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="461" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="487"><net_src comp="102" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="475" pin="1"/><net_sink comp="478" pin=4"/></net>

<net id="490"><net_src comp="104" pin="0"/><net_sink comp="478" pin=5"/></net>

<net id="494"><net_src comp="478" pin="7"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="501"><net_src comp="108" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="215" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="510"><net_src comp="221" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="225" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="519"><net_src comp="229" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="524"><net_src comp="239" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="529"><net_src comp="249" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="534"><net_src comp="309" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="403" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="478" pin=3"/></net>

<net id="543"><net_src comp="411" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="548"><net_src comp="447" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="478" pin=6"/></net>

<net id="553"><net_src comp="451" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="558"><net_src comp="469" pin="2"/><net_sink comp="555" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local2 | {4 }
	Port: control_count_V_2 | {2 }
	Port: control_bits_V_2 | {2 }
	Port: sample_in_read_count_V_2 | {2 }
	Port: delay_line_stall_2 | {2 }
	Port: delayline_Array_14 | {3 }
	Port: control_delayline_Array_2 | {3 }
	Port: delayline_Array_2 | {3 }
 - Input state : 
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : fftOutData_local | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : control_count_V_2 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : control_bits_V_2 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : sample_in_read_count_V_2 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : delay_line_stall_2 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_14 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_2 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_2 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		t : 1
		br_ln281 : 1
		store_ln241 : 1
		xor_ln251 : 1
		store_ln252 : 1
		add_ln870 : 1
		icmp_ln256 : 1
		store_ln870 : 2
		store_ln258 : 2
		icmp_ln231 : 1
		br_ln231 : 2
	State 3
		p_s : 1
		p_5 : 2
		temp_tagged_mux_chain_input_sample_M_real_V_1 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_1 : 3
		temp_tagged_mux_chain_input_valid_1 : 3
		zext_ln66 : 1
		DataOut : 2
		select_ln68 : 4
		select_ln68_1 : 4
		select_ln68_2 : 4
		trunc_ln79 : 3
		select_ln79 : 4
		select_ln79_1 : 4
		select_ln79_2 : 4
		p_6 : 5
		p_0 : 6
		trunc_ln130 : 7
		lshr_ln130_s : 7
		valid_flag : 7
		and_ln297 : 8
		br_ln297 : 8
	State 4
		tmp : 1
		zext_ln174_1 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|          |                  select_ln68_fu_375                  |    0    |    27   |
|          |                 select_ln68_1_fu_383                 |    0    |    27   |
|  select  |                 select_ln68_2_fu_391                 |    0    |    2    |
|          |                  select_ln79_fu_403                  |    0    |    27   |
|          |                 select_ln79_1_fu_411                 |    0    |    27   |
|          |                 select_ln79_2_fu_419                 |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|    add   |                       t_fu_215                       |    0    |    13   |
|          |                   add_ln870_fu_285                   |    0    |    12   |
|----------|------------------------------------------------------|---------|---------|
|   icmp   |                   icmp_ln256_fu_291                  |    0    |    9    |
|          |                   icmp_ln231_fu_309                  |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|
|    xor   |                   xor_ln251_fu_269                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|    and   |                   and_ln297_fu_469                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
| nbreadreq|         fifo_has_next_sample_nbreadreq_fu_108        |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   read   |           fftOutData_local_read_read_fu_116          |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |               write_ln174_write_fu_122               |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                  trunc_ln145_fu_225                  |    0    |    0    |
|   trunc  | temp_tagged_mux_chain_input_sample_M_real_V_1_fu_335 |    0    |    0    |
|          |                   trunc_ln79_fu_399                  |    0    |    0    |
|          |                  trunc_ln130_fu_447                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                 trunc_ln145_s_fu_229                 |    0    |    0    |
|          |                 trunc_ln145_1_fu_239                 |    0    |    0    |
|partselect|                 trunc_ln145_2_fu_249                 |    0    |    0    |
|          | temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_339 |    0    |    0    |
|          |                  lshr_ln130_s_fu_451                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_s_fu_315                      |    0    |    0    |
|bitconcatenate|                      p_6_fu_427                      |    0    |    0    |
|          |                      tmp_fu_478                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_5_fu_325                      |    0    |    0    |
|memshiftread|                    DataOut_fu_365                    |    0    |    0    |
|          |                      p_0_fu_437                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
| bitselect|      temp_tagged_mux_chain_input_valid_1_fu_349      |    0    |    0    |
|          |                   valid_flag_fu_461                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                   zext_ln66_fu_361                   |    0    |    0    |
|   zext   |                   zext_ln174_fu_475                  |    0    |    0    |
|          |                  zext_ln174_1_fu_491                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|  return  |                  return_ln316_fu_496                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    0    |   160   |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------+--------+
|                                                     |   FF   |
+-----------------------------------------------------+--------+
|                  and_ln297_reg_555                  |    1   |
|          arrayidx_0_01_load_0_i365_reg_158          |   27   |
|          arrayidx_0_11_load_0_i364_reg_169          |   27   |
|           delay_line_stall_2_load_reg_507           |    1   |
|                   do_init_reg_129                   |    1   |
|             fifo_has_next_sample_reg_498            |    1   |
|                  icmp_ln231_reg_531                 |    1   |
|                 lshr_ln130_s_reg_550                |   27   |
|                select_ln79_1_reg_540                |   27   |
|                 select_ln79_reg_535                 |   27   |
|                     t17_reg_144                     |    6   |
|                      t_reg_502                      |    6   |
|temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_204|   27   |
|temp_tagged_mux_chain_input_sample_M_real_V_0_reg_193|   27   |
|     temp_tagged_mux_chain_input_valid_0_reg_180     |    1   |
|                 trunc_ln130_reg_545                 |   27   |
|                trunc_ln145_1_reg_521                |   27   |
|                trunc_ln145_2_reg_526                |   27   |
|                 trunc_ln145_reg_511                 |   27   |
|                trunc_ln145_s_reg_516                |   27   |
+-----------------------------------------------------+--------+
|                        Total                        |   342  |
+-----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------|------|------|------|--------||---------|
| temp_tagged_mux_chain_input_valid_0_reg_180 |  p0  |   2  |   1  |    2   |
|---------------------------------------------|------|------|------|--------||---------|
|                    Total                    |      |      |      |    2   ||  0.427  |
|---------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   342  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   342  |   160  |
+-----------+--------+--------+--------+
