Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_SIM_behav --prj F:/VivadoWork/Single_CPU/Single_CPU.sim/sim_1/behav/SingleCPU_SIM.prj xil_defaultlib.SingleCPU_SIM xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddImm
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/NextPCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPCSelect
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelect_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_5_bit
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelect_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_32_bit
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelectForALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelectForALU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelectForALU.v:35]
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sim_1/new/SingleCPU_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU_SIM
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelectForALU.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataSelect_5_bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.DataSelectForALU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataSelect_32_bit
Compiling module xil_defaultlib.PCAddImm
Compiling module xil_defaultlib.NextPCSelect
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.SingleCPU_SIM
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPU_SIM_behav
