// Seed: 18150546
module module_0;
  wire id_2;
  assign module_4.id_0 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input tri  id_1
);
  assign id_3[1] = id_3;
  module_0 modCall_1 ();
  tri0 id_4;
  assign id_4 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_4 (
    output wand id_0,
    input tri id_1,
    output logic id_2,
    output supply0 id_3
);
  uwire id_5;
  module_0 modCall_1 ();
  always @(id_5 or posedge 1'b0) begin : LABEL_0
    id_2 <= 1;
  end
endmodule
