Analysis & Synthesis report for main_state_machine
Tue Nov 11 11:34:17 2008
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |main_state_machine|main_Q
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1
 16. Source assignments for drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated
 17. Source assignments for drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component|altsyncram_30d1:auto_generated
 18. Source assignments for drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component|altsyncram_had1:auto_generated
 19. Source assignments for drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component
 20. Source assignments for drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component
 21. Source assignments for drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component
 22. Source assignments for drawBackground:draw_background|counter4b:draw_countery|lpm_counter:lpm_counter_component
 23. Source assignments for counter32b:position_counter|lpm_counter:lpm_counter_component
 24. Parameter Settings for User Entity Instance: Top-level Entity: |main_state_machine
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 31. Parameter Settings for User Entity Instance: drawBackground:draw_background
 32. Parameter Settings for User Entity Instance: drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component
 36. Parameter Settings for User Entity Instance: drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component
 37. Parameter Settings for User Entity Instance: drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component
 38. Parameter Settings for User Entity Instance: drawBackground:draw_background|counter4b:draw_countery|lpm_counter:lpm_counter_component
 39. Parameter Settings for User Entity Instance: counter32b:position_counter|lpm_counter:lpm_counter_component
 40. Parameter Settings for Inferred Entity Instance: drawBackground:draw_background|lpm_mult:Mult0
 41. lpm_mult Parameter Settings by Entity Instance
 42. Analysis & Synthesis INI Usage
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 11 11:34:17 2008         ;
; Quartus II Version                 ; 7.1 Build 178 06/25/2007 SP 1 SJ Full Version ;
; Revision Name                      ; main_state_machine                            ;
; Top-level Entity Name              ; main_state_machine                            ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 189                                           ;
;     Total combinational functions  ; 189                                           ;
;     Dedicated logic registers      ; 62                                            ;
; Total registers                    ; 62                                            ;
; Total pins                         ; 67                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 62,080                                        ;
; Embedded Multiplier 9-bit elements ; 1                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; main_state_machine ; main_state_machine ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+--------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ;
+--------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+
; ../drawBackground/tile1.v            ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/tile1.v                                  ;
; ../drawBackground/counter4b.v        ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/counter4b.v                              ;
; ../drawBackground/counter5b.v        ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/counter5b.v                              ;
; counter32b.v                         ; yes             ; User Verilog HDL File        ; W:/quartus/project/main_state_machine/counter32b.v                         ;
; ../drawBackground/level1.v           ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/level1.v                                 ;
; ../drawBackground/tile0.v            ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/tile0.v                                  ;
; ../drawBackground/counter3b.v        ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/counter3b.v                              ;
; vga_adapter/vga_pll.v                ; yes             ; User Verilog HDL File        ; W:/quartus/project/main_state_machine/vga_adapter/vga_pll.v                ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v            ;
; ../drawBackground/drawBackground.v   ; yes             ; User Verilog HDL File        ; W:/quartus/project/drawBackground/drawBackground.v                         ;
; main_state_machine.v                 ; yes             ; User Verilog HDL File        ; W:/quartus/project/main_state_machine/main_state_machine.v                 ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf                ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratix_ram_block.inc         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_mux.inc                   ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_decode.inc                ;
; aglobal71.inc                        ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/aglobal71.inc                 ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_rdenreg.inc                 ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altrom.inc                    ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altram.inc                    ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altdpram.inc                  ;
; altqpram.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altqpram.inc                  ;
; db/altsyncram_mvh1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/altsyncram_mvh1.tdf               ;
; db/altsyncram_mps1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf               ;
; db/decode_6oa.tdf                    ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/decode_6oa.tdf                    ;
; db/mux_hib.tdf                       ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/mux_hib.tdf                       ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altpll.tdf                    ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratix_pll.inc               ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratixii_pll.inc             ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/cycloneii_pll.inc             ;
; db/altsyncram_q7d1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf               ;
; db/decode_9oa.tdf                    ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/decode_9oa.tdf                    ;
; db/mux_iib.tdf                       ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/mux_iib.tdf                       ;
; db/altsyncram_30d1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/altsyncram_30d1.tdf               ;
; db/altsyncram_had1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/altsyncram_had1.tdf               ;
; lpm_counter.tdf                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf               ;
; lpm_constant.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_constant.inc              ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.inc               ;
; cmpconst.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/cmpconst.inc                  ;
; lpm_compare.inc                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_compare.inc               ;
; lpm_counter.inc                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_counter.inc               ;
; dffeea.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/dffeea.inc                    ;
; alt_synch_counter.inc                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_synch_counter.inc         ;
; alt_synch_counter_f.inc              ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_synch_counter_f.inc       ;
; alt_counter_f10ke.inc                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_counter_f10ke.inc         ;
; alt_counter_stratix.inc              ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_counter_stratix.inc       ;
; db/cntr_4oi.tdf                      ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/cntr_4oi.tdf                      ;
; db/cntr_3oi.tdf                      ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/cntr_3oi.tdf                      ;
; db/cntr_2oi.tdf                      ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/cntr_2oi.tdf                      ;
; db/cntr_kpi.tdf                      ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/cntr_kpi.tdf                      ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf                  ;
; multcore.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/multcore.inc                  ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/bypassff.inc                  ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altshift.inc                  ;
; db/mult_mv01.tdf                     ; yes             ; Auto-Generated Megafunction  ; W:/quartus/project/main_state_machine/db/mult_mv01.tdf                     ;
+--------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 189      ;
;                                             ;          ;
; Total combinational functions               ; 189      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 47       ;
;     -- 3 input functions                    ; 62       ;
;     -- <=2 input functions                  ; 80       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 105      ;
;     -- arithmetic mode                      ; 84       ;
;                                             ;          ;
; Total registers                             ; 62       ;
;     -- Dedicated logic registers            ; 62       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 67       ;
; Total memory bits                           ; 62080    ;
; Embedded Multiplier 9-bit elements          ; 1        ;
; Total PLLs                                  ; 1        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 53       ;
; Total fan-out                               ; 1273     ;
; Average fan-out                             ; 3.71     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main_state_machine                                     ; 189 (3)           ; 62 (1)       ; 62080       ; 1            ; 1       ; 0         ; 67   ; 0            ; |main_state_machine                                                                                                                       ; work         ;
;    |counter32b:position_counter|                        ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|counter32b:position_counter                                                                                           ; work         ;
;       |lpm_counter:lpm_counter_component|               ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|counter32b:position_counter|lpm_counter:lpm_counter_component                                                         ; work         ;
;          |cntr_kpi:auto_generated|                      ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated                                 ; work         ;
;    |drawBackground:draw_background|                     ; 74 (53)           ; 22 (6)       ; 4480        ; 1            ; 1       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background                                                                                        ; work         ;
;       |counter3b:draw_counterx|                         ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter3b:draw_counterx                                                                ; work         ;
;          |lpm_counter:lpm_counter_component|            ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component                              ; work         ;
;             |cntr_2oi:auto_generated|                   ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated      ; work         ;
;       |counter4b:draw_countery|                         ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter4b:draw_countery                                                                ; work         ;
;          |lpm_counter:lpm_counter_component|            ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter4b:draw_countery|lpm_counter:lpm_counter_component                              ; work         ;
;             |cntr_3oi:auto_generated|                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated      ; work         ;
;       |counter4b:tile_countery|                         ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter4b:tile_countery                                                                ; work         ;
;          |lpm_counter:lpm_counter_component|            ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component                              ; work         ;
;             |cntr_3oi:auto_generated|                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated      ; work         ;
;       |counter5b:tile_counterx|                         ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter5b:tile_counterx                                                                ; work         ;
;          |lpm_counter:lpm_counter_component|            ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component                              ; work         ;
;             |cntr_4oi:auto_generated|                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated      ; work         ;
;       |level1:level_mem|                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|level1:level_mem                                                                       ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component                                       ; work         ;
;             |altsyncram_q7d1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated        ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|lpm_mult:Mult0                                                                         ; work         ;
;          |mult_mv01:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|lpm_mult:Mult0|mult_mv01:auto_generated                                                ; work         ;
;       |tile0:grass_tile|                                ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|tile0:grass_tile                                                                       ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component                                       ; work         ;
;             |altsyncram_30d1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component|altsyncram_30d1:auto_generated        ; work         ;
;       |tile1:sky_tile|                                  ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|tile1:sky_tile                                                                         ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component                                         ; work         ;
;             |altsyncram_had1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component|altsyncram_had1:auto_generated          ; work         ;
;    |vga_adapter:VGA|                                    ; 105 (2)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA                                                                                                       ; work         ;
;       |altsyncram:VideoMemory|                          ; 26 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ; work         ;
;          |altsyncram_mvh1:auto_generated|               ; 26 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated                                                 ; work         ;
;             |altsyncram_mps1:altsyncram1|               ; 26 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1                     ; work         ;
;                |decode_6oa:decode4|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4  ; work         ;
;                |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a ; work         ;
;                |decode_6oa:decode_b|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_b ; work         ;
;                |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5        ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|vga_address_translator:user_input_translator                                                          ; work         ;
;       |vga_controller:controller|                       ; 59 (41)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|vga_controller:controller                                                                             ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|vga_pll:mypll                                                                                         ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_state_machine|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+---------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 32768        ; 1            ; --           ; --           ; 32768 ; ../sprites/level1.mif   ;
; drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component|altsyncram_30d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 64           ; 3            ; --           ; --           ; 192   ; ../sprites/grass.mif    ;
; drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component|altsyncram_had1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port    ; 64           ; 3            ; --           ; --           ; 192   ; ../sprites/testtile.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ALTSYNCRAM              ; AUTO ; True Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None                    ;
+---------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |main_state_machine|main_Q ;
+----------------+---------------------------+
; Name           ; main_Q.DOSTUFF            ;
+----------------+---------------------------+
; main_Q.000     ; 0                         ;
; main_Q.DOSTUFF ; 1                         ;
+----------------+---------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; drawBackground:draw_background|Mux0~1                  ;   ;
; main_D.PAINT_BACKGROUND~0                              ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+---------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                         ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------+----------------------------------------+
; draw_background/level_mem/altsyncram_component/auto_generated/address_reg_a[0..2]     ; Stuck at GND due to stuck port data_in ;
; draw_background/level_mem/altsyncram_component/auto_generated/out_address_reg_a[0..2] ; Stuck at GND due to stuck port data_in ;
; position_counter/lpm_counter_component/auto_generated/safe_q[7..31]                   ; Lost fanout                            ;
; main_Q~15                                                                             ; Lost fanout                            ;
; main_Q~16                                                                             ; Lost fanout                            ;
; Total Number of Removed Registers = 33                                                ;                                        ;
+---------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                     ;
+--------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+--------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; draw_background/level_mem/altsyncram_component/auto_generated/address_reg_a[2] ; Stuck at GND              ; draw_background/level_mem/altsyncram_component/auto_generated/out_address_reg_a[2] ;
;                                                                                ; due to stuck port data_in ;                                                                                    ;
; draw_background/level_mem/altsyncram_component/auto_generated/address_reg_a[1] ; Stuck at GND              ; draw_background/level_mem/altsyncram_component/auto_generated/out_address_reg_a[1] ;
;                                                                                ; due to stuck port data_in ;                                                                                    ;
; draw_background/level_mem/altsyncram_component/auto_generated/address_reg_a[0] ; Stuck at GND              ; draw_background/level_mem/altsyncram_component/auto_generated/out_address_reg_a[0] ;
;                                                                                ; due to stuck port data_in ;                                                                                    ;
+--------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component|altsyncram_30d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component|altsyncram_had1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for drawBackground:draw_background|counter4b:draw_countery|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for counter32b:position_counter|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-------------------------------------------+
; Assignment                ; Value ; From ; To                                        ;
+---------------------------+-------+------+-------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                         ;
+---------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main_state_machine ;
+------------------+-------+---------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                    ;
+------------------+-------+---------------------------------------------------------+
; PAINT_BACKGROUND ; 0     ; Signed Integer                                          ;
; DOSTUFF          ; 1     ; Signed Integer                                          ;
+------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA                ;
+-------------------------+----------------------------------+----------------+
; Parameter Name          ; Value                            ; Type           ;
+-------------------------+----------------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                                ; Signed Integer ;
; MONOCHROME              ; FALSE                            ; String         ;
; RESOLUTION              ; 160x120                          ; String         ;
; BACKGROUND_IMAGE        ; <put your background image here> ; String         ;
+-------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory    ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 3                                ; Signed Integer ;
; WIDTHAD_A                          ; 15                               ; Signed Integer ;
; NUMWORDS_A                         ; 19200                            ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 3                                ; Signed Integer ;
; WIDTHAD_B                          ; 15                               ; Signed Integer ;
; NUMWORDS_B                         ; 19200                            ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; <put your background image here> ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mvh1                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background ;
+-----------------+-------+---------------------------------------------------+
; Parameter Name  ; Value ; Type                                              ;
+-----------------+-------+---------------------------------------------------+
; tilemap_length  ; 100   ; Signed Integer                                    ;
; color_depth     ; 3     ; Signed Integer                                    ;
; WAIT_PT         ; 0     ; Signed Integer                                    ;
; READ_PT         ; 1     ; Signed Integer                                    ;
; DRAW_PT_0       ; 2     ; Signed Integer                                    ;
; DRAW_PT_1       ; 3     ; Signed Integer                                    ;
; CHECK_PT        ; 4     ; Signed Integer                                    ;
; INCREMENT_PT    ; 5     ; Signed Integer                                    ;
; DROP_PT         ; 6     ; Signed Integer                                    ;
; WAIT_TILE       ; 0     ; Signed Integer                                    ;
; DRAW_TILE       ; 1     ; Signed Integer                                    ;
; DROP_TILE       ; 2     ; Signed Integer                                    ;
; INCREMENTX_TILE ; 3     ; Signed Integer                                    ;
; READ_TILE       ; 4     ; Signed Integer                                    ;
+-----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                            ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                         ;
; WIDTH_A                            ; 1                     ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 32768                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WIDTH_B                            ; 1                     ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; INIT_FILE                          ; ../sprites/level1.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone II            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_q7d1       ; Untyped                                                         ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ../sprites/grass.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_30d1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                        ;
+------------------------------------+-------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                     ;
; WIDTH_A                            ; 3                       ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                       ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                      ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                     ;
; WIDTH_B                            ; 1                       ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                     ;
; INIT_FILE                          ; ../sprites/testtile.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II              ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_had1         ; Untyped                                                     ;
+------------------------------------+-------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; cntr_4oi    ; Untyped                                                                                        ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; cntr_3oi    ; Untyped                                                                                        ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; cntr_2oi    ; Untyped                                                                                        ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawBackground:draw_background|counter4b:draw_countery|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; cntr_3oi    ; Untyped                                                                                        ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter32b:position_counter|lpm_counter:lpm_counter_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_DIRECTION          ; UP          ; Untyped                                                             ;
; LPM_MODULUS            ; 0           ; Untyped                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                             ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                  ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                  ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                             ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                             ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                             ;
; CBXI_PARAMETER         ; cntr_kpi    ; Untyped                                                             ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawBackground:draw_background|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 4          ; Untyped                          ;
; LPM_WIDTHB                                     ; 7          ; Untyped                          ;
; LPM_WIDTHP                                     ; 11         ; Untyped                          ;
; LPM_WIDTHR                                     ; 11         ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_mv01  ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 1                                             ;
; Entity Instance                       ; drawBackground:draw_background|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                             ;
;     -- LPM_WIDTHB                     ; 7                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis INI Usage                                                                  ;
+----------------------+--------------------------------------------------------------------------+
; Option               ; Usage                                                                    ;
+----------------------+--------------------------------------------------------------------------+
; Initialization file: ; C:\Documents and Settings\robin162/quartus.ini                           ;
; dev_password         ; bd7be08e3faf96f21f7f12099b27ecfb8b18023351152004322560156215233350005516 ;
+----------------------+--------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 11 11:33:53 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile1.v
    Info: Found entity 1: tile1
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter4b.v
    Info: Found entity 1: counter4b
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter5b.v
    Info: Found entity 1: counter5b
Info: Found 1 design units, including 1 entities, in source file counter32b.v
    Info: Found entity 1: counter32b
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level.v
    Info: Found entity 1: level
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level1.v
    Info: Found entity 1: level1
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile0.v
    Info: Found entity 1: tile0
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter3b.v
    Info: Found entity 1: counter3b
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info: Found entity 1: vga_pll
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info: Found entity 1: vga_address_translator
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info: Found entity 1: vga_controller
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info: Found entity 1: vga_adapter
Info: Found 1 design units, including 1 entities, in source file ../drawBackground/drawBackground.v
    Info: Found entity 1: drawBackground
Info: Found 1 design units, including 1 entities, in source file main_state_machine.v
    Info: Found entity 1: main_state_machine
Info: Elaborating entity "main_state_machine" for the top level hierarchy
Warning (10034): Output port "LEDR[17]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[16]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[15]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[14]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[13]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[12]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[11]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[10]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[9]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[8]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[7]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[6]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[5]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[4]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[3]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[2]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[1]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDR[0]" at main_state_machine.v(29) has no driver
Warning (10034): Output port "LEDG[7]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[6]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[5]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[4]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[3]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[2]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[1]" at main_state_machine.v(30) has no driver
Warning (10034): Output port "LEDG[0]" at main_state_machine.v(30) has no driver
Info: Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info: Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info: Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mvh1.tdf
    Info: Found entity 1: altsyncram_mvh1
Info: Elaborating entity "altsyncram_mvh1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mps1.tdf
    Info: Found entity 1: altsyncram_mps1
Info: Elaborating entity "altsyncram_mps1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1"
Warning: Variable or input pin "clocken1" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info: Found entity 1: decode_6oa
Info: Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode3"
Info: Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info: Found entity 1: mux_hib
Info: Elaborating entity "mux_hib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5"
Info: Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info: Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info: Elaborating entity "drawBackground" for hierarchy "drawBackground:draw_background"
Warning (10230): Verilog HDL assignment warning at drawBackground.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(114): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(117): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(118): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(146): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(147): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(148): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(149): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(150): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(151): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(152): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(153): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(155): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(156): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(157): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(158): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(159): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(172): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(217): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(218): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(219): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(220): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(221): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(222): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(223): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(224): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at drawBackground.v(225): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "level1" for hierarchy "drawBackground:draw_background|level1:level_mem"
Info: Elaborating entity "altsyncram" for hierarchy "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7d1.tdf
    Info: Found entity 1: altsyncram_q7d1
Info: Elaborating entity "altsyncram_q7d1" for hierarchy "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info: Found entity 1: decode_9oa
Info: Elaborating entity "decode_9oa" for hierarchy "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|decode_9oa:decode3"
Info: Elaborating entity "decode_9oa" for hierarchy "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|decode_9oa:deep_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info: Found entity 1: mux_iib
Info: Elaborating entity "mux_iib" for hierarchy "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|mux_iib:mux2"
Info: Elaborating entity "tile0" for hierarchy "drawBackground:draw_background|tile0:grass_tile"
Info: Elaborating entity "altsyncram" for hierarchy "drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_30d1.tdf
    Info: Found entity 1: altsyncram_30d1
Info: Elaborating entity "altsyncram_30d1" for hierarchy "drawBackground:draw_background|tile0:grass_tile|altsyncram:altsyncram_component|altsyncram_30d1:auto_generated"
Info: Elaborating entity "tile1" for hierarchy "drawBackground:draw_background|tile1:sky_tile"
Info: Elaborating entity "altsyncram" for hierarchy "drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf
    Info: Found entity 1: altsyncram_had1
Info: Elaborating entity "altsyncram_had1" for hierarchy "drawBackground:draw_background|tile1:sky_tile|altsyncram:altsyncram_component|altsyncram_had1:auto_generated"
Info: Elaborating entity "counter5b" for hierarchy "drawBackground:draw_background|counter5b:tile_counterx"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4oi.tdf
    Info: Found entity 1: cntr_4oi
Info: Elaborating entity "cntr_4oi" for hierarchy "drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated"
Info: Elaborating entity "counter4b" for hierarchy "drawBackground:draw_background|counter4b:tile_countery"
Info: Elaborating entity "lpm_counter" for hierarchy "drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf
    Info: Found entity 1: cntr_3oi
Info: Elaborating entity "cntr_3oi" for hierarchy "drawBackground:draw_background|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated"
Info: Elaborating entity "counter3b" for hierarchy "drawBackground:draw_background|counter3b:draw_counterx"
Info: Elaborating entity "lpm_counter" for hierarchy "drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_2oi.tdf
    Info: Found entity 1: cntr_2oi
Info: Elaborating entity "cntr_2oi" for hierarchy "drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated"
Info: Elaborating entity "counter32b" for hierarchy "counter32b:position_counter"
Info: Elaborating entity "lpm_counter" for hierarchy "counter32b:position_counter|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "counter32b:position_counter|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_kpi.tdf
    Info: Found entity 1: cntr_kpi
Info: Elaborating entity "cntr_kpi" for hierarchy "counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated"
Warning: Port "x_offset" on the entity instantiation of "draw_background" is connected to a signal of width 32. The formal width of the signal in the module is 7.  Extra bits will be ignored.
Warning: Reduced register "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|address_reg_a[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|address_reg_a[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|address_reg_a[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|out_address_reg_a[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|out_address_reg_a[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|out_address_reg_a[0]" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a5"
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a6"
        Warning: Synthesized away node "drawBackground:draw_background|level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a7"
Info: Ignored 7 buffer(s)
    Info: Ignored 7 SOFT buffer(s)
Info: State machine "|main_state_machine|main_Q" contains 2 states
Info: Selected Auto state machine encoding method for state machine "|main_state_machine|main_Q"
Info: Encoding result for state machine "|main_state_machine|main_Q"
    Info: Completed encoding using 1 state bits
        Info: Encoded state bit "main_Q.DOSTUFF"
    Info: State "|main_state_machine|main_Q.000" uses code string "0"
    Info: State "|main_state_machine|main_Q.DOSTUFF" uses code string "1"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "drawBackground:draw_background|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_mv01.tdf
    Info: Found entity 1: mult_mv01
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "VGA_SYNC" stuck at VCC
    Warning: Pin "LEDR[0]" stuck at GND
    Warning: Pin "LEDR[1]" stuck at GND
    Warning: Pin "LEDR[2]" stuck at GND
    Warning: Pin "LEDR[3]" stuck at GND
    Warning: Pin "LEDR[4]" stuck at GND
    Warning: Pin "LEDR[5]" stuck at GND
    Warning: Pin "LEDR[6]" stuck at GND
    Warning: Pin "LEDR[7]" stuck at GND
    Warning: Pin "LEDR[8]" stuck at GND
    Warning: Pin "LEDR[9]" stuck at GND
    Warning: Pin "LEDR[10]" stuck at GND
    Warning: Pin "LEDR[11]" stuck at GND
    Warning: Pin "LEDR[12]" stuck at GND
    Warning: Pin "LEDR[13]" stuck at GND
    Warning: Pin "LEDR[14]" stuck at GND
    Warning: Pin "LEDR[15]" stuck at GND
    Warning: Pin "LEDR[16]" stuck at GND
    Warning: Pin "LEDR[17]" stuck at GND
    Warning: Pin "LEDG[0]" stuck at GND
    Warning: Pin "LEDG[1]" stuck at GND
    Warning: Pin "LEDG[2]" stuck at GND
    Warning: Pin "LEDG[3]" stuck at GND
    Warning: Pin "LEDG[4]" stuck at GND
    Warning: Pin "LEDG[5]" stuck at GND
    Warning: Pin "LEDG[6]" stuck at GND
    Warning: Pin "LEDG[7]" stuck at GND
Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[31]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[30]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[29]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[28]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[27]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[26]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[25]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[24]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[23]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[22]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[21]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[20]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[19]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[18]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[17]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[16]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "position_counter/lpm_counter_component/auto_generated/safe_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_Q~15" lost all its fanouts during netlist optimizations.
    Info: Register "main_Q~16" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file W:/quartus/project/main_state_machine/main_state_machine.map.smsg
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "KEY[0]"
    Warning: No output dependent on input pin "KEY[1]"
    Warning: No output dependent on input pin "KEY[2]"
Info: Implemented 295 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 61 output pins
    Info: Implemented 204 logic cells
    Info: Implemented 22 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 1 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Allocated 144 megabytes of memory during processing
    Info: Processing ended: Tue Nov 11 11:34:18 2008
    Info: Elapsed time: 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/quartus/project/main_state_machine/main_state_machine.map.smsg.


