$date
	Tue Dec  1 23:06:44 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Buffer3Estados16Bit_Lab $end
$var wire 16 ! Respuesta[15:0] $end
$var reg 1 " Habilitador $end
$var reg 16 # Tupla[15:0] $end
$scope module Buffer $end
$var wire 16 $ Entrada[15:0] $end
$var wire 1 " Habilitar $end
$var wire 16 % Salida[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz %
b0 $
b0 #
0"
bz !
$end
#1
b1 !
b1 %
1"
b1 #
b1 $
#2
bz !
bz %
0"
b10 #
b10 $
#3
b11 !
b11 %
1"
b11 #
b11 $
#4
bz !
bz %
0"
b100 #
b100 $
#5
b101 !
b101 %
1"
b101 #
b101 $
#6
bz !
bz %
0"
b110 #
b110 $
#7
b111 !
b111 %
1"
b111 #
b111 $
#8
bz !
bz %
0"
b1000 #
b1000 $
#9
b1001 !
b1001 %
1"
b1001 #
b1001 $
#10
bz !
bz %
0"
b1010 #
b1010 $
#11
b1011 !
b1011 %
1"
b1011 #
b1011 $
#12
bz !
bz %
0"
b1100 #
b1100 $
#13
b1101 !
b1101 %
1"
b1101 #
b1101 $
#14
bz !
bz %
0"
b1110 #
b1110 $
#15
b1111 !
b1111 %
1"
b1111 #
b1111 $
#16
bz !
bz %
0"
b10000 #
b10000 $
#17
b10001 !
b10001 %
1"
b10001 #
b10001 $
#18
bz !
bz %
0"
b10010 #
b10010 $
#19
b10011 !
b10011 %
1"
b10011 #
b10011 $
#20
bz !
bz %
0"
b10100 #
b10100 $
#21
b10101 !
b10101 %
1"
b10101 #
b10101 $
#22
bz !
bz %
0"
b10110 #
b10110 $
#23
b10111 !
b10111 %
1"
b10111 #
b10111 $
#24
bz !
bz %
0"
b11000 #
b11000 $
#25
b11001 !
b11001 %
1"
b11001 #
b11001 $
#26
bz !
bz %
0"
b11010 #
b11010 $
#27
b11011 !
b11011 %
1"
b11011 #
b11011 $
#28
bz !
bz %
0"
b11100 #
b11100 $
#29
b11101 !
b11101 %
1"
b11101 #
b11101 $
#30
bz !
bz %
0"
b11110 #
b11110 $
#31
b11111 !
b11111 %
1"
b11111 #
b11111 $
#32
bz !
bz %
0"
b100000 #
b100000 $
