Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Nov 11 16:06:02 2019
| Host         : eecs-digital-30 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |           12 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+----------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+----------------------------+------------------+----------------+
|  pclk_in_BUFG        |                                      |                            |                2 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[10]_0 |                2 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[10]_1 |                2 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[10]_2 |                2 |              4 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[7]_i_1_n_0  |                            |                3 |              8 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[15]_i_1_n_0 |                            |                5 |              8 |
|  clkdivider/clk_out1 | xvga1/hreset                         | xvga1/vcount_out0          |                4 |             10 |
|  clkdivider/clk_out1 |                                      | xvga1/hreset               |                6 |             11 |
|  pclk_in_BUFG        | my_camera/valid_pixel                | my_camera/frame_done_out   |                5 |             17 |
|  clkdivider/clk_out1 |                                      |                            |               45 |             98 |
+----------------------+--------------------------------------+----------------------------+------------------+----------------+


