RPT_INFO:Input Ports  
 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s3[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s3[3] (in)                                          0.00       0.80 r
  rid_s3[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s3/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rready_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rready_m1 (in)                                          0.00       0.80 r
  rready_m1 (net)                               4         0.00       0.80 r
  U_DW_axi_mp_m1/rready_i (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/rready_i (net)                           0.00       0.80 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/ready_i (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/ready_i (net)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/C181/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/cpl_tx_o (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/cpl_tx_o (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/rcpl_tx (net)                            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_i (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_i (net)     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_r_reg/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s7 (in)                                           0.00       0.80 r
  rlast_s7 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s7/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s6 (in)                                           0.00       0.80 r
  rlast_s6 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s6/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s5 (in)                                           0.00       0.80 r
  rlast_s5 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s5/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s4 (in)                                           0.00       0.80 r
  rlast_s4 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s4/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s3 (in)                                           0.00       0.80 r
  rlast_s3 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s3/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s2 (in)                                           0.00       0.80 r
  rlast_s2 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s2/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rlast_s1 (in)                                           0.00       0.80 r
  rlast_s1 (net)                                3         0.00       0.80 r
  U_DW_axi_sp_s1/rpayload_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_i[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[0] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_sp[0] (net)                     0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s7[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s7[3] (in)                                          0.00       0.80 r
  rid_s7[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s7/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s6[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s6[3] (in)                                          0.00       0.80 r
  rid_s6[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s6/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s5[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s5[3] (in)                                          0.00       0.80 r
  rid_s5[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s5/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s4[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s4[3] (in)                                          0.00       0.80 r
  rid_s4[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s4/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s1[1] (in)                                        0.00       0.80 r
  rresp_s1[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s1/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s2[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s2[3] (in)                                          0.00       0.80 r
  rid_s2[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s2/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rid_s1[3] (in)                                          0.00       0.80 r
  rid_s1[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s1/rpayload_i[134] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_i[134] (net)                    0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_i[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[134] (net)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[134] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_sp[134] (net)                   0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[134] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[134] (net)      0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: remap_n (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  remap_n (in)                                            0.00       0.80 r
  remap_n (net)                                 4         0.00       0.80 r
  U_DW_axi_mp_m1/remap_n_i (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/remap_n_i (net)                          0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/remap_n_i (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/remap_n_i (net)     0.00      0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/remap_n_i (DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/remap_n_i (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/B_1/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/N1 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/C100/Z_6 (*SELECT_OP_2.7_2.1_7)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/bus_dcd_slv_mux[7] (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/B_7/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/N7 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/C106/Z_0 (*SELECT_OP_2.3_2.1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/sys_slv_o[0] (net)    22     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/sys_pnum_i[0] (DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/lcl_pnum_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/lcl_pnum_o[0] (DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/local_slv_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/local_slv_o[0] (DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/local_slv_idcdr[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_i[0] (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_i[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3658/Z_0 (*SELECT_OP_2.3_2.1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_mux[0] (net)    13     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel[0] (DW_axi_busmux_8_1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C62/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/N8 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/B_7/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel_oh[7] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/N36 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C115/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/dout[0] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/dout[0] (DW_axi_busmux_8_1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_mux_thru_shrd_ddctd (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3888/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1515 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3656/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1517 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s7[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s7[127] (in)                                      0.00       0.80 r
  rdata_s7[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s7/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s6[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s6[127] (in)                                      0.00       0.80 r
  rdata_s6[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s6/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s5[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s5[127] (in)                                      0.00       0.80 r
  rdata_s5[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s5/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s4[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s4[127] (in)                                      0.00       0.80 r
  rdata_s4[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s4/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s3[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s3[127] (in)                                      0.00       0.80 r
  rdata_s3[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s3/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s2[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s2[127] (in)                                      0.00       0.80 r
  rdata_s2[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s2/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s1[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rdata_s1[127] (in)                                      0.00       0.80 r
  rdata_s1[127] (net)                           2         0.00       0.80 r
  U_DW_axi_sp_s1/rpayload_i[130] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_i[130] (net)                    0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_i[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[130] (net)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/payload_o[130] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rpayload_sp[130] (net)                   0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[130] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/payload_i[130] (net)      0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s7 (in)                                          0.00       0.80 r
  bvalid_s7 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s7/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s6 (in)                                          0.00       0.80 r
  bvalid_s6 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s6/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s7 (in)                                          0.00       0.80 r
  rvalid_s7 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s7/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wvalid_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wvalid_m1 (in)                                          0.00       0.80 r
  wvalid_m1 (net)                               5         0.00       0.80 r
  U_DW_axi_mp_m1/wvalid_i (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wvalid_i (net)                           0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/valid_i (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/valid_i (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/C601/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/valid_o (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/valid_o (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wvalid_mp (net)                          0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/valid_i (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2483/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wstrb_m1[15]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_16_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wstrb_m1[15] (in)                                       0.00       0.80 r
  wstrb_m1[15] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/wpayload_i[16] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_i[16] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_i[16] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[16] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[16] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_mp[16] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/payload_i[16] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/payload_i[16] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_16_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s7 (in)                                          0.00       0.80 r
  wready_s7 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s7/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s6 (in)                                          0.00       0.80 r
  wready_s6 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s6/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s5 (in)                                          0.00       0.80 r
  wready_s5 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s5/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s4 (in)                                          0.00       0.80 r
  wready_s4 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s4/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s3 (in)                                          0.00       0.80 r
  wready_s3 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s3/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s2 (in)                                          0.00       0.80 r
  wready_s2 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s2/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wready_s1 (in)                                          0.00       0.80 r
  wready_s1 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s1/wready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/wready_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/C4150/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/tx_acc_s (net)     2     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C117/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N28 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/firstpnd_fifo_pop_o (net)     3     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C122/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N30 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C121/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N9 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/C124/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/N10 (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/B_4/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/slot_newtx_oh[0] (net)     3     0.00     0.80 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wlast_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wlast_m1 (in)                                           0.00       0.80 r
  wlast_m1 (net)                                4         0.00       0.80 r
  U_DW_axi_mp_m1/wpayload_i[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_i[0] (net)                      0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_i[0] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[0] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_mp[0] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/payload_i[0] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/payload_i[0] (net)        0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wid_m1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_bus_valid1_r_reg_7_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wid_m1[3] (in)                                          0.00       0.80 r
  wid_m1[3] (net)                               3         0.00       0.80 r
  U_DW_axi_mp_m1/wpayload_i[148] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_i[148] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_i[148] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[148] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/C474/Z_3 (*SELECT_OP_2.4_2.1_4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/id_mux[3] (net)    10     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/B_3 (*EQ_UNS_OP_4_4_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/net13101 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/*cell*2538/B[3] (DW01_cmp6_width4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/*cell*2538/B[3] (net)     0.00     0.80 r
  ...
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/*cell*2538/EQ (DW01_cmp6_width4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/net13105 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/Z_0 (*EQ_UNS_OP_4_4_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/N109 (net)         0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/C564/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/N110 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/B_35/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/id_slot_match_oh[4] (net)     5     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/sel[4] (DW_axi_busmux_ohsel_5_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/sel[4] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/C43/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/N21 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/C42/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/dout[0] (net)    14     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv/dout[0] (DW_axi_busmux_ohsel_5_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/local_slv[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/C407/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/N126 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/C599/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/N124 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/B_43/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/bus_valid_o[7] (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/bus_valid_o[7] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_wvalid_mp[7] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_i[7] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_i[7] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2475/Z_7 (*SELECT_OP_2.8_2.1_8)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N19 (net)       1         0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_bus_valid1_r_reg_7_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wdata_m1[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_144_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  wdata_m1[127] (in)                                      0.00       0.80 r
  wdata_m1[127] (net)                           2         0.00       0.80 r
  U_DW_axi_mp_m1/wpayload_i[144] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_i[144] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_i[144] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[144] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/payload_o[144] (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/wpayload_mp[144] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/payload_i[144] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/payload_i[144] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_144_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s5 (in)                                          0.00       0.80 r
  bvalid_s5 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s5/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s6 (in)                                          0.00       0.80 r
  rvalid_s6 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s6/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s5 (in)                                          0.00       0.80 r
  rvalid_s5 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s5/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s4 (in)                                          0.00       0.80 r
  rvalid_s4 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s4/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s3 (in)                                          0.00       0.80 r
  rvalid_s3 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s3/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s2 (in)                                          0.00       0.80 r
  rvalid_s2 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s2/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rvalid_s1 (in)                                          0.00       0.80 r
  rvalid_s1 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s1/rvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/rvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/C1480/Z (GTECH_AND2)      0.00       0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s7[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s7[1] (in)                                        0.00       0.80 r
  rresp_s7[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s7/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s6[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s6[1] (in)                                        0.00       0.80 r
  rresp_s6[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s6/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s5[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s5[1] (in)                                        0.00       0.80 r
  rresp_s5[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s5/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s4[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s4[1] (in)                                        0.00       0.80 r
  rresp_s4[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s4/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s3[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s3[1] (in)                                        0.00       0.80 r
  rresp_s3[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s3/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s2[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  rresp_s2[1] (in)                                        0.00       0.80 r
  rresp_s2[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s2/rpayload_i[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_i[2] (net)                      0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_i[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/payload_o[2] (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/rpayload_sp[2] (net)                     0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[2] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/payload_i[2] (net)        0.00       0.80 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s7 (in)                                         0.00       0.80 r
  arready_s7 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s7/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s7/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[7] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[7] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[7] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[7] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[7] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C328/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N1 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C327/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N2 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s3 (in)                                         0.00       0.80 r
  awready_s3 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s3/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s3/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[3] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[3] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[3] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[3] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[3] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s2 (in)                                         0.00       0.80 r
  awready_s2 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s2/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s2/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[2] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[2] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[2] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[2] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s1 (in)                                         0.00       0.80 r
  awready_s1 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s1/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s1/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[1] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[1] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[1] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awprot_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awprot_m1[2] (in)                                       0.00       0.80 r
  awprot_m1[2] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[2] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[2] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[2] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_mp[2] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[2] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[2] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awlock_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_8_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awlock_m1[1] (in)                                       0.00       0.80 r
  awlock_m1[1] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[8] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[8] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[8] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[8] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[8] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_mp[8] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[8] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[8] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_8_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awlen_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_17_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awlen_m1[3] (in)                                        0.00       0.80 r
  awlen_m1[3] (net)                             2         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[17] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[17] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[17] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[17] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[17] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_mp[17] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[17] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[17] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_17_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awid_m1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awid_m1[3] (in)                                         0.00       0.80 r
  awid_m1[3] (net)                              3         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[53] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[53] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[53] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[53] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/id_i[3] (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/id_i[3] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3657/Z_3 (*SELECT_OP_2.4_2.1_4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/id_mux[3] (net)    15     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3668/Z_3 (*SELECT_OP_2.4_2.1_4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_o[19] (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awcache_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_6_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awcache_m1[3] (in)                                      0.00       0.80 r
  awcache_m1[3] (net)                           2         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[6] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[6] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[6] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[6] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_mp[6] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[6] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[6] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_6_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awburst_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_10_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awburst_m1[1] (in)                                      0.00       0.80 r
  awburst_m1[1] (net)                           2         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[10] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[10] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[10] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[10] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[10] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_mp[10] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[10] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[10] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_10_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awaddr_m1[31]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awaddr_m1[31] (in)                                      0.00       0.80 r
  awaddr_m1[31] (net)                          30         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[49] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[49] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[49] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[49] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/addr_i[31] (DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/addr_i[31] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/A_31 (*GEQ_UNS_OP_32_25_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/net15141 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2755/B[31] (DW01_cmp2_width32)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2755/B[31] (net)     0.00     0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2755/LT_LE (DW01_cmp2_width32)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/net15176 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/Z_0 (*GEQ_UNS_OP_32_25_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/N18 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/C160/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/bus_dcd_slv_boot[7] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/C100/Z_6 (*SELECT_OP_2.7_2.1_7)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/bus_dcd_slv_mux[7] (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/B_7/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/N7 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/C106/Z_0 (*SELECT_OP_2.3_2.1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/sys_slv_o[0] (net)    22     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/sys_pnum_i[0] (DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/lcl_pnum_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/lcl_pnum_o[0] (DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/local_slv_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/local_slv_o[0] (DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/local_slv_idcdr[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_i[0] (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_i[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3658/Z_0 (*SELECT_OP_2.3_2.1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_mux[0] (net)    13     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel[0] (DW_axi_busmux_8_1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C62/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/N8 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/B_7/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel_oh[7] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/N36 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C115/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/dout[0] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/dout[0] (DW_axi_busmux_8_1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_mux_thru_shrd_ddctd (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3888/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1515 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3656/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1517 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arvalid_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arvalid_m1 (in)                                         0.00       0.80 r
  arvalid_m1 (net)                             11         0.00       0.80 r
  U_DW_axi_mp_m1/arvalid_i (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arvalid_i (net)                          0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/valid_i (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/valid_o (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/valid_i (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/valid_i (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C4050/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/valid_mskd (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3908/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N2256 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3907/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_issued (net)    11     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3888/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1515 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3656/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1517 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arsize_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_13_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arsize_m1[2] (in)                                       0.00       0.80 r
  arsize_m1[2] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[13] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[13] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[13] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[13] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[13] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_mp[13] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[13] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[13] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_13_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s4 (in)                                         0.00       0.80 r
  awready_s4 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s4/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s4/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[4] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[4] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[4] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[4] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[4] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s6 (in)                                         0.00       0.80 r
  arready_s6 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s6/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s6/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[6] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[6] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[6] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[6] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C328/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N1 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C327/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N2 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s5 (in)                                         0.00       0.80 r
  arready_s5 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s5/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s5/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[5] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[5] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[5] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[5] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[5] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C327/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N2 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s4 (in)                                         0.00       0.80 r
  arready_s4 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s4/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s4/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[4] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[4] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[4] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[4] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[4] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s3 (in)                                         0.00       0.80 r
  arready_s3 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s3/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s3/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[3] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[3] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[3] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[3] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[3] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s2 (in)                                         0.00       0.80 r
  arready_s2 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s2/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s2/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[2] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[2] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[2] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[2] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arready_s1 (in)                                         0.00       0.80 r
  arready_s1 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s1/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s1/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[1] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[1] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[1] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arprot_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arprot_m1[2] (in)                                       0.00       0.80 r
  arprot_m1[2] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[2] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[2] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[2] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[2] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_mp[2] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[2] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[2] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arlock_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_8_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arlock_m1[1] (in)                                       0.00       0.80 r
  arlock_m1[1] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[8] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[8] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[8] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[8] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[8] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_mp[8] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[8] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[8] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_8_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arlen_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_17_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arlen_m1[3] (in)                                        0.00       0.80 r
  arlen_m1[3] (net)                             2         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[17] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[17] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[17] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[17] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[17] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_mp[17] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[17] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[17] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_17_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arid_m1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arid_m1[3] (in)                                         0.00       0.80 r
  arid_m1[3] (net)                              3         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[53] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[53] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[53] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[53] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/id_i[3] (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/id_i[3] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3657/Z_3 (*SELECT_OP_2.4_2.1_4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/id_mux[3] (net)    15     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3668/Z_3 (*SELECT_OP_2.4_2.1_4)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_o[19] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arcache_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_6_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arcache_m1[3] (in)                                      0.00       0.80 r
  arcache_m1[3] (net)                           2         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[6] (net)                     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[6] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[6] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[6] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_mp[6] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[6] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[6] (net)       0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_6_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arburst_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_10_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  arburst_m1[1] (in)                                      0.00       0.80 r
  arburst_m1[1] (net)                           2         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[10] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[10] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[10] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[10] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[10] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_mp[10] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[10] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/payload_i[10] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_10_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s7[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s7[3] (in)                                          0.00       0.80 r
  bid_s7[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s7/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s4 (in)                                          0.00       0.80 r
  bvalid_s4 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s4/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s3 (in)                                          0.00       0.80 r
  bvalid_s3 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s3/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s2 (in)                                          0.00       0.80 r
  bvalid_s2 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s2/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bvalid_s1 (in)                                          0.00       0.80 r
  bvalid_s1 (net)                               4         0.00       0.80 r
  U_DW_axi_sp_s1/bvalid_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bvalid_i (net)                           0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/valid_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/valid_o (net)      0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/valid_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bvalid_sp (net)                          0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/valid_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/valid_i (net)             0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/C319/Z (GTECH_AND2)       0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/tx_acc_src (net)     3     0.00      0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s7[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s7[1] (in)                                        0.00       0.80 r
  bresp_s7[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s7/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s6[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s6[1] (in)                                        0.00       0.80 r
  bresp_s6[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s6/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s5[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s5[1] (in)                                        0.00       0.80 r
  bresp_s5[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s5/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s4[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s4[1] (in)                                        0.00       0.80 r
  bresp_s4[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s4/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s3[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s3[1] (in)                                        0.00       0.80 r
  bresp_s3[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s3/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s2[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s2[1] (in)                                        0.00       0.80 r
  bresp_s2[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s2/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bresp_s1[1] (in)                                        0.00       0.80 r
  bresp_s1[1] (net)                             2         0.00       0.80 r
  U_DW_axi_sp_s1/bpayload_i[1] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bpayload_i[1] (net)                      0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/payload_i[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/payload_o[1] (net)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/payload_o[1] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bpayload_sp[1] (net)                     0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/payload_i[1] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/payload_i[1] (net)        0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bready_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s0/U_B_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bready_m1 (in)                                          0.00       0.80 r
  bready_m1 (net)                               4         0.00       0.80 r
  U_DW_axi_mp_m1/bready_i (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bready_i (net)                           0.00       0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/ready_i (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/ready_i (net)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/C54/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/tx_acc_s (net)     8     0.00     0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/C62/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/bus_ready_o[0] (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/bus_ready_o[0] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_bready_o[0] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/bus_bready_o[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_bready_s0[0] (net)                                  0.00       0.80 r
  U_DW_axi_sp_s0/bus_bready_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s0/bus_bready_i[0] (net)                    0.00       0.80 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl/bus_ready_i[0] (DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl/bus_ready_i[0] (net)     0.00     0.80 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s0/bready_irs (net)                         0.00       0.80 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/ready_i (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/ready_i (net)             0.00       0.80 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: araddr_m1[31]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  araddr_m1[31] (in)                                      0.00       0.80 r
  araddr_m1[31] (net)                          30         0.00       0.80 r
  U_DW_axi_mp_m1/arpayload_i[49] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arpayload_i[49] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_i[49] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/payload_o[49] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/addr_i[31] (DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/addr_i[31] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/A_31 (*GEQ_UNS_OP_32_25_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/net13544 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2616/B[31] (DW01_cmp2_width32)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2616/B[31] (net)     0.00     0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2616/LT_LE (DW01_cmp2_width32)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/net13579 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/Z_0 (*GEQ_UNS_OP_32_25_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/N18 (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/C160/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/bus_dcd_slv_boot[7] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/C100/Z_6 (*SELECT_OP_2.7_2.1_7)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/bus_dcd_slv_mux[7] (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/B_7/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/N7 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/C106/Z_0 (*SELECT_OP_2.3_2.1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/sys_slv_o[0] (net)    22     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/sys_pnum_i[0] (DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/lcl_pnum_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/lcl_pnum_o[0] (DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/local_slv_o[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/local_slv_o[0] (DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/local_slv_idcdr[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_i[0] (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_i[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3658/Z_0 (*SELECT_OP_2.3_2.1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_mux[0] (net)    13     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel[0] (DW_axi_busmux_8_1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel[0] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C62/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/N8 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/B_7/Z (GTECH_BUF)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/sel_oh[7] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C116/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/N36 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/C115/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/dout[0] (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux/dout[0] (DW_axi_busmux_8_1_3)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/local_slv_mux_thru_shrd_ddctd (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3888/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1515 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3656/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1517 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s6[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s6[3] (in)                                          0.00       0.80 r
  bid_s6[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s6/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s5[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s5[3] (in)                                          0.00       0.80 r
  bid_s5[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s5/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s4[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s4[3] (in)                                          0.00       0.80 r
  bid_s4[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s4/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s3[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s3[3] (in)                                          0.00       0.80 r
  bid_s3[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s3/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s2[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s2[3] (in)                                          0.00       0.80 r
  bid_s2[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s2/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  bid_s1[3] (in)                                          0.00       0.80 r
  bid_s1[3] (net)                               2         0.00       0.80 r
  U_DW_axi_sp_s1/bpayload_i[5] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bpayload_i[5] (net)                      0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/payload_i[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/payload_o[5] (net)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/payload_o[5] (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bpayload_sp[5] (net)                     0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/payload_i[5] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/payload_i[5] (net)        0.00       0.80 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awvalid_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awvalid_m1 (in)                                         0.00       0.80 r
  awvalid_m1 (net)                             11         0.00       0.80 r
  U_DW_axi_mp_m1/awvalid_i (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awvalid_i (net)                          0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/valid_i (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/valid_o (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/valid_i (DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/valid_i (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C4050/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/valid_mskd (net)     2     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3908/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N2256 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3907/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_issued (net)    11     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3888/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1515 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/C3656/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/N1517 (net)     1     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awsize_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_13_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awsize_m1[2] (in)                                       0.00       0.80 r
  awsize_m1[2] (net)                            2         0.00       0.80 r
  U_DW_axi_mp_m1/awpayload_i[13] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_i[13] (net)                    0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_i[13] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[13] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/payload_o[13] (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.80 r
  U_DW_axi_mp_m1/awpayload_mp[13] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[13] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/payload_i[13] (net)      0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_13_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s7 (in)                                         0.00       0.80 r
  awready_s7 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s7/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s7/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s7/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s7/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[7] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[7] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[7] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[7] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[7] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C328/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N1 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C327/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N2 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s6 (in)                                         0.00       0.80 r
  awready_s6 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s6/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s6/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s6/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s6/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[6] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[6] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[6] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[6] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C328/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N1 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C327/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N2 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.80       0.80 r
  awready_s5 (in)                                         0.00       0.80 r
  awready_s5 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s5/awready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s5/awready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (net)     2     0.00     0.80 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.80 r
  U_DW_axi_sp_s5/bus_awready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s5/bus_awready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_awready_m1[5] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_awready_i[5] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_awready_i[5] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[5] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_ready_i[5] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C327/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N2 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C326/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N3 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C325/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N4 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C324/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N5 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/awready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80
  --------------------------------------------------------------------------

RPT_INFO:Output Ports  
 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awlock_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awlock_s0[1] (net)                                  0.00       0.00 r
  dbg_awlock_s0[1] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arcache_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arcache_s0[3] (net)                                 0.00       0.00 r
  dbg_arcache_s0[3] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arid_s0[3] (net)                                    0.00       0.00 r
  dbg_arid_s0[3] (out)                                    0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arlen_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arlen_s0[3] (net)                                   0.00       0.00 r
  dbg_arlen_s0[3] (out)                                   0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arlock_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arlock_s0[1] (net)                                  0.00       0.00 r
  dbg_arlock_s0[1] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arprot_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arprot_s0[2] (net)                                  0.00       0.00 r
  dbg_arprot_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 f
  U_DW_axi_dfltslv/rvalid_o (net)              12         0.00       0.00 f
  U_DW_axi_dfltslv/I_3/Z (GTECH_NOT)                      0.00       0.00 r
  U_DW_axi_dfltslv/arready_o (net)              6         0.00       0.00 r
  U_DW_axi_dfltslv/arready_o (DW_axi_dfltslv_4)           0.00       0.00 r
  dbg_arready_s0 (net)                                    0.00       0.00 r
  dbg_arready_s0 (out)                                    0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arsize_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arsize_s0[2] (net)                                  0.00       0.00 r
  dbg_arsize_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_0 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[0] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[0] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[0] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[0] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[0] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[0] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s0[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s0/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_1_1_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C212/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C211/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     7     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_1_1_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s0/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arvalid_s0 (net)                                    0.00       0.00 r
  dbg_arvalid_s0 (out)                                    0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awaddr_s0[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awaddr_s0[31] (net)                                 0.00       0.00 r
  dbg_awaddr_s0[31] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awburst_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awburst_s0[1] (net)                                 0.00       0.00 r
  dbg_awburst_s0[1] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awcache_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awcache_s0[3] (net)                                 0.00       0.00 r
  dbg_awcache_s0[3] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awid_s0[3] (net)                                    0.00       0.00 r
  dbg_awid_s0[3] (out)                                    0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awlen_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awlen_s0[3] (net)                                   0.00       0.00 r
  dbg_awlen_s0[3] (out)                                   0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arburst_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_arburst_s0[1] (net)                                 0.00       0.00 r
  dbg_arburst_s0[1] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awprot_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awprot_s0[2] (net)                                  0.00       0.00 r
  dbg_awprot_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awsize_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awsize_s0[2] (net)                                  0.00       0.00 r
  dbg_awsize_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_0 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[0] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[0] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[0] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[0] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[0] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[0] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[0] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_0 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[0] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[0] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[0] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s0[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s0/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C212/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C211/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s0/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s0/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_awvalid_s0 (net)                                    0.00       0.00 r
  dbg_awvalid_s0 (out)                                    0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/wid_r_reg_3_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_bid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/wid_r_reg_3_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wid_r_reg_3_/Q (**SEQGEN**)            0.00       0.00 r
  U_DW_axi_dfltslv/bid_o[3] (net)               3         0.00       0.00 r
  U_DW_axi_dfltslv/bid_o[3] (DW_axi_dfltslv_4)            0.00       0.00 r
  dbg_bid_s0[3] (net)                                     0.00       0.00 r
  dbg_bid_s0[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_bready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s0/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/ready_o (net)     4       0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s0/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_bready_s0 (net)                                     0.00       0.00 r
  dbg_bready_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/wlast_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_bvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/wlast_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wlast_r_reg/Q (**SEQGEN**)             0.00       0.00 r
  U_DW_axi_dfltslv/bvalid_o (net)               8         0.00       0.00 r
  U_DW_axi_dfltslv/bvalid_o (DW_axi_dfltslv_4)            0.00       0.00 r
  dbg_bvalid_s0 (net)                                     0.00       0.00 r
  dbg_bvalid_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rid_r_reg_3_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/rid_r_reg_3_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rid_r_reg_3_/Q (**SEQGEN**)            0.00       0.00 r
  U_DW_axi_dfltslv/rid_o[3] (net)               3         0.00       0.00 r
  U_DW_axi_dfltslv/rid_o[3] (DW_axi_dfltslv_4)            0.00       0.00 r
  dbg_rid_s0[3] (net)                                     0.00       0.00 r
  dbg_rid_s0[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rlast_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 r
  U_DW_axi_dfltslv/rvalid_o (net)              12         0.00       0.00 r
  U_DW_axi_dfltslv/C202/Z (GTECH_AND2)                    0.00       0.00 r
  U_DW_axi_dfltslv/rlast_o (net)                5         0.00       0.00 r
  U_DW_axi_dfltslv/rlast_o (DW_axi_dfltslv_4)             0.00       0.00 r
  dbg_rlast_s0 (net)                                      0.00       0.00 r
  dbg_rlast_s0 (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s0/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/ready_o (net)     6       0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s0/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_rready_s0 (net)                                     0.00       0.00 r
  dbg_rready_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_5 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[5] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[5] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[5] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[5] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[5] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[5] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[5] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[5] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[5] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_5 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[5] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[5] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[5] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[5] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s5[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s5/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s5/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s5 (net)                                        0.00       0.00 r
  awvalid_s5 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s7[2] (net)                                      0.00       0.00 r
  awprot_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awready_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r (net)     3     0.00     0.00 f
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/I_9/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N77 (net)      9         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1375/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N78 (net)      1         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1374/Z (GTECH_OR2)      0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_o (net)     4      0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/ready_o (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/awready_mp (net)                         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/ready_i (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/ready_o (net)      0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/ready_o (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1)     0.00     0.00 r
  U_DW_axi_mp_m1/awready_o (net)                          0.00       0.00 r
  U_DW_axi_mp_m1/awready_o (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awready_m1 (net)                                        0.00       0.00 r
  awready_m1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s1[2] (net)                                      0.00       0.00 r
  awsize_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s2[2] (net)                                      0.00       0.00 r
  awsize_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s3[2] (net)                                      0.00       0.00 r
  awsize_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s4[2] (net)                                      0.00       0.00 r
  awsize_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s5[2] (net)                                      0.00       0.00 r
  awsize_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s6[2] (net)                                      0.00       0.00 r
  awsize_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awsize_s7[2] (net)                                      0.00       0.00 r
  awsize_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_1 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[1] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[1] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[1] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[1] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[1] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[1] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[1] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_1 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[1] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[1] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[1] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s1[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s1/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s1/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s1 (net)                                        0.00       0.00 r
  awvalid_s1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_2 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[2] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[2] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[2] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[2] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[2] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[2] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[2] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[2] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[2] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_2 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[2] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[2] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[2] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s2[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s2/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s2/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s2 (net)                                        0.00       0.00 r
  awvalid_s2 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_3 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[3] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[3] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[3] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[3] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[3] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[3] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[3] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[3] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[3] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_3 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[3] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[3] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[3] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[3] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s3[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s3/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s3/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s3 (net)                                        0.00       0.00 r
  awvalid_s3 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_4 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[4] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[4] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[4] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[4] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[4] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[4] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[4] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[4] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[4] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_4 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[4] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[4] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[4] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[4] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s4[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s4/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s4/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s4 (net)                                        0.00       0.00 r
  awvalid_s4 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 r
  U_DW_axi_dfltslv/rvalid_o (net)              12         0.00       0.00 r
  U_DW_axi_dfltslv/rvalid_o (DW_axi_dfltslv_4)            0.00       0.00 r
  dbg_rvalid_s0 (net)                                     0.00       0.00 r
  dbg_rvalid_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_6 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[6] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[6] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[6] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[6] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[6] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[6] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[6] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[6] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[6] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_6 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[6] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[6] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[6] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s6[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s6/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s6/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s6 (net)                                        0.00       0.00 r
  awvalid_s6 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/C1262/Z_7 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[7] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/bus_valid_o[7] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs[7] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_i[7] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[7] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl/bus_valid_o[7] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_irs_arbpl[7] (net)           0.00       0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[7] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_i[7] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/C3571/Z_7 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[7] (net)     7     0.00     0.00 r
  U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/bus_valid_o[7] (DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[7] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_awvalid_o[7] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_awvalid_s7[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s7/bus_awvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/bus_awvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/bus_awvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/wreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s7/awvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awvalid_s7 (net)                                        0.00       0.00 r
  awvalid_s7 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bid_m1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/N0 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/C49/Z_5 (*SELECT_OP_2.6_2.1_6)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/cpl_id_o[3] (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/payload_o[5] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bpayload_o[5] (net)                      0.00       0.00 r
  U_DW_axi_mp_m1/bpayload_o[5] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bid_m1[3] (net)                                         0.00       0.00 r
  bid_m1[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s1/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s1/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s1 (net)                                         0.00       0.00 r
  bready_s1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s2/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s2/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s2 (net)                                         0.00       0.00 r
  bready_s2 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s3/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s3/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s3 (net)                                         0.00       0.00 r
  bready_s3 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s4/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s4/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s4 (net)                                         0.00       0.00 r
  bready_s4 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s5/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s5/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s5 (net)                                         0.00       0.00 r
  bready_s5 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s6/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s6/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s6 (net)                                         0.00       0.00 r
  bready_s6 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s7/U_B_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/N19 (net)       7         0.00       0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/C353/Z (GTECH_OR2)        0.00       0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/bready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/bready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s7/bready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bready_s7 (net)                                         0.00       0.00 r
  bready_s7 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bresp_m1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/N0 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/C49/Z_1 (*SELECT_OP_2.6_2.1_6)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/payload_o[1] (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/payload_o[1] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bpayload_o[1] (net)                      0.00       0.00 r
  U_DW_axi_mp_m1/bpayload_o[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bresp_m1[1] (net)                                       0.00       0.00 r
  bresp_m1[1] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bvalid_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r[0] (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/C315/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/bus_valid_o[0] (net)     3     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/bus_valid_o[0] (DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_bvalid_irs[0] (net)                  0.00       0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl/bus_valid_i[0] (DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl/bus_valid_o[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl/bus_valid_o[0] (DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_bvalid_o[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/bus_bvalid_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_bvalid_m1[0] (net)                                  0.00       0.00 r
  U_DW_axi_mp_m1/bus_bvalid_i[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_bvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/bus_valid_i[0] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_8_3_4_0_0_1_1_0_3_24_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold/bus_req_i[0] (DW_axi_mca_reqhold_0_0_24_8)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold/bus_req_o[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold/bus_req_o[0] (DW_axi_mca_reqhold_0_0_24_8)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/req_mca[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/request[0] (DW_axi_arbiter_dp_8_3_0_0_0_3)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/request[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/C479/Z (GTECH_AND2)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/masked_req[0] (net)     4     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/C497/Z (GTECH_OR2)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/N109 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/C496/Z (GTECH_OR2)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/granted (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/granted (DW_axi_arbiter_dp_8_3_0_0_0_3)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/grant_arb_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_8_3_0_1_1)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_8_3_0_1_1)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/grant_o (DW_axi_arb_0_8_3_4_0_0_1_1_0_3_24_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/valid_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/valid_o (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bvalid_o (net)                           0.00       0.00 r
  U_DW_axi_mp_m1/bvalid_o (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bvalid_m1 (net)                                         0.00       0.00 r
  bvalid_m1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_araddr_s0[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_araddr_s0[31] (net)                                 0.00       0.00 r
  dbg_araddr_s0[31] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s1[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s1[15] (net)                                      0.00       0.00 r
  wstrb_s1[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s3[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s3[3] (net)                                         0.00       0.00 r
  wid_s3[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s4[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s4[3] (net)                                         0.00       0.00 r
  wid_s4[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s5[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s5[3] (net)                                         0.00       0.00 r
  wid_s5[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s6[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s6[3] (net)                                         0.00       0.00 r
  wid_s6[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s7[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s7[3] (net)                                         0.00       0.00 r
  wid_s7[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s1/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s1 (net)                                          0.00       0.00 r
  wlast_s1 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s2/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s2 (net)                                          0.00       0.00 r
  wlast_s2 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s3/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s3 (net)                                          0.00       0.00 r
  wlast_s3 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s4/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s4 (net)                                          0.00       0.00 r
  wlast_s4 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s5/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s5 (net)                                          0.00       0.00 r
  wlast_s5 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s6/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s6 (net)                                          0.00       0.00 r
  wlast_s6 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s7/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wlast_s7 (net)                                          0.00       0.00 r
  wlast_s7 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wready_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r (net)     4     0.00     0.00 f
  U_DW_axi_mp_m1/U_W_DW_axi_irs/I_3/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N44 (net)      10         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2578/Z (GTECH_AND2)      0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N64 (net)       1         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2577/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/ready_o (net)     6       0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/ready_o (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/wready_mp (net)                          0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/ready_i (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/ready_o (net)      0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/ready_o (DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/wready_o (net)                           0.00       0.00 r
  U_DW_axi_mp_m1/wready_o (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wready_m1 (net)                                         0.00       0.00 r
  wready_m1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s2[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s2[3] (net)                                         0.00       0.00 r
  wid_s2[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s2[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s2[15] (net)                                      0.00       0.00 r
  wstrb_s2[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s3[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s3[15] (net)                                      0.00       0.00 r
  wstrb_s3[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s4[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s4[15] (net)                                      0.00       0.00 r
  wstrb_s4[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s5[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s5[15] (net)                                      0.00       0.00 r
  wstrb_s5[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s6[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s6[15] (net)                                      0.00       0.00 r
  wstrb_s6[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s7[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wstrb_s7[15] (net)                                      0.00       0.00 r
  wstrb_s7[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_1 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[1] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[1] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[1] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[1] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[1] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[1] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[1] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s1[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s1/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s1/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s1 (net)                                         0.00       0.00 r
  wvalid_s1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_2 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[2] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[2] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[2] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[2] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[2] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[2] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[2] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s2[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s2/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s2/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s2 (net)                                         0.00       0.00 r
  wvalid_s2 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_3 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[3] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[3] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[3] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[3] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[3] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[3] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[3] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[3] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s3[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s3/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s3/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s3 (net)                                         0.00       0.00 r
  wvalid_s3 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_4 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[4] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[4] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[4] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[4] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[4] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[4] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[4] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[4] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s4[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s4/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s4/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s4 (net)                                         0.00       0.00 r
  wvalid_s4 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_5 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[5] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[5] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[5] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[5] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[5] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[5] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[5] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[5] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s5[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s5/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s5/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s5 (net)                                         0.00       0.00 r
  wvalid_s5 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_6 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[6] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[6] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[6] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[6] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[6] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[6] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[6] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s6[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s6/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s6/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s6 (net)                                         0.00       0.00 r
  wvalid_s6 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_7 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[7] (net)    11     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[7] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[7] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[7] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[7] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[7] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[7] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[7] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s7[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s7/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s7/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wvalid_s7 (net)                                         0.00       0.00 r
  wvalid_s7 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s5/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s5/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s5 (net)                                         0.00       0.00 r
  rready_s5 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wdata_s0[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_wdata_s0[127] (net)                                 0.00       0.00 r
  dbg_wdata_s0[127] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_wid_s0[3] (net)                                     0.00       0.00 r
  dbg_wid_s0[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wlast_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_0 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_sp_s0/wpayload_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_wlast_s0 (net)                                      0.00       0.00 r
  dbg_wlast_s0 (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/wlast_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/wlast_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wlast_r_reg/Q (**SEQGEN**)             0.00       0.00 f
  U_DW_axi_dfltslv/bvalid_o (net)               8         0.00       0.00 f
  U_DW_axi_dfltslv/I_9/Z (GTECH_NOT)                      0.00       0.00 r
  U_DW_axi_dfltslv/wready_o (net)               5         0.00       0.00 r
  U_DW_axi_dfltslv/wready_o (DW_axi_dfltslv_4)            0.00       0.00 r
  dbg_wready_s0 (net)                                     0.00       0.00 r
  dbg_wready_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wstrb_s0[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_16 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[16] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[16] (net)                     0.00       0.00 r
  U_DW_axi_sp_s0/wpayload_o[16] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_wstrb_s0[15] (net)                                  0.00       0.00 r
  dbg_wstrb_s0[15] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r (net)     3     0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/B_2/Z (GTECH_BUF)         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/N2 (net)        2         0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/C2478/Z_0 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[0] (net)    12     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/bus_valid_o[0] (DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_irs[0] (net)                  0.00       0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_i[0] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl/bus_valid_o[0] (DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[0] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/bus_wvalid_o[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_wvalid_s0[0] (net)                                  0.00       0.00 r
  U_DW_axi_sp_s0/bus_wvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_wvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/valid_o (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wvalid_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s0/wvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  dbg_wvalid_s0 (net)                                     0.00       0.00 r
  dbg_wvalid_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rdata_m1[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/N0 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/C178/Z_130 (*SELECT_OP_2.135_2.1_135)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[130] (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[130] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/rpayload_o[130] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/rpayload_o[130] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rdata_m1[127] (net)                                     0.00       0.00 r
  rdata_m1[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rid_m1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/N0 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/C178/Z_134 (*SELECT_OP_2.135_2.1_135)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/cpl_id_o[3] (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[134] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/rpayload_o[134] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/rpayload_o[134] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rid_m1[3] (net)                                         0.00       0.00 r
  rid_m1[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rlast_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/N0 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/C178/Z_0 (*SELECT_OP_2.135_2.1_135)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[0] (net)     3     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[0] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/rpayload_o[0] (net)                      0.00       0.00 r
  U_DW_axi_mp_m1/rpayload_o[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rlast_m1 (net)                                          0.00       0.00 r
  rlast_m1 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s1/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s1/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s1 (net)                                         0.00       0.00 r
  rready_s1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s2/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s2/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s2 (net)                                         0.00       0.00 r
  rready_s2 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s3/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s3/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s3 (net)                                         0.00       0.00 r
  rready_s3 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s4/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s4/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s4 (net)                                         0.00       0.00 r
  rready_s4 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s6[2] (net)                                      0.00       0.00 r
  awprot_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s6/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s6/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s6 (net)                                         0.00       0.00 r
  rready_s6 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r[0] (net)     2     0.00     0.00 f
  U_DW_axi_sp_s7/U_R_DW_axi_irs/I_7/Z (GTECH_NOT)         0.00       0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/N19 (net)     136         0.00       0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/C1516/Z (GTECH_OR2)       0.00       0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/ready_o (net)     3       0.00       0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/ready_o (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/rready_sp (net)                          0.00       0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/ready_i (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/ready_o (net)      0.00       0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/ready_o (DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/rready_o (net)                           0.00       0.00 r
  U_DW_axi_sp_s7/rready_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rready_s7 (net)                                         0.00       0.00 r
  rready_s7 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rresp_m1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/N0 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/C178/Z_2 (*SELECT_OP_2.135_2.1_135)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/payload_o[2] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/rpayload_o[2] (net)                      0.00       0.00 r
  U_DW_axi_mp_m1/rpayload_o[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rresp_m1[1] (net)                                       0.00       0.00 r
  rresp_m1[1] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rvalid_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r[0] (net)     2     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/C1476/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/bus_valid_o[0] (net)     3     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/bus_valid_o[0] (DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_rvalid_irs[0] (net)                  0.00       0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs_arbpl/bus_valid_i[0] (DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs_arbpl/bus_valid_o[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs_arbpl/bus_valid_o[0] (DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/bus_rvalid_o[0] (net)                    0.00       0.00 r
  U_DW_axi_sp_s0/bus_rvalid_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_rvalid_m1[0] (net)                                  0.00       0.00 r
  U_DW_axi_mp_m1/bus_rvalid_i[0] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_rvalid_i[0] (net)                    0.00       0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/bus_valid_i[0] (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/bus_valid_i[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_8_3_4_0_0_1_1_0_3_24_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold/bus_req_i[0] (DW_axi_mca_reqhold_0_0_24_8)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold/bus_req_o[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold/bus_req_o[0] (DW_axi_mca_reqhold_0_0_24_8)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/req_mca[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/request[0] (DW_axi_arbiter_dp_8_3_0_0_0_3)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/request[0] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/C479/Z (GTECH_AND2)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/masked_req[0] (net)     4     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/C497/Z (GTECH_OR2)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/N109 (net)     1     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/C496/Z (GTECH_OR2)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/granted (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/granted (DW_axi_arbiter_dp_8_3_0_0_0_3)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/grant_arb_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_8_3_0_1_1)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_8_3_0_1_1)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/grant_o (DW_axi_arb_0_8_3_4_0_0_1_1_0_3_24_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/valid_o (net)     0.00     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/valid_o (DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0)     0.00     0.00 r
  U_DW_axi_mp_m1/rvalid_o (net)                           0.00       0.00 r
  U_DW_axi_mp_m1/rvalid_o (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  rvalid_m1 (net)                                         0.00       0.00 r
  rvalid_m1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s1[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s1[127] (net)                                     0.00       0.00 r
  wdata_s1[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s2[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s2[127] (net)                                     0.00       0.00 r
  wdata_s2[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s3[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s3[127] (net)                                     0.00       0.00 r
  wdata_s3[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s4[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s4[127] (net)                                     0.00       0.00 r
  wdata_s4[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s5[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s5[127] (net)                                     0.00       0.00 r
  wdata_s5[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s6[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s6[127] (net)                                     0.00       0.00 r
  wdata_s6[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s7[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_144 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[144] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/wpayload_o[144] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/wpayload_o[144] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wdata_s7[127] (net)                                     0.00       0.00 r
  wdata_s7[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/N0 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/wpayload_o[148] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  wid_s1[3] (net)                                         0.00       0.00 r
  wid_s1[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s1[2] (net)                                      0.00       0.00 r
  arprot_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s2[3] (net)                                       0.00       0.00 r
  arlen_s2[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s3[3] (net)                                       0.00       0.00 r
  arlen_s3[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s4[3] (net)                                       0.00       0.00 r
  arlen_s4[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s5[3] (net)                                       0.00       0.00 r
  arlen_s5[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s6[3] (net)                                       0.00       0.00 r
  arlen_s6[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s7[3] (net)                                       0.00       0.00 r
  arlen_s7[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s1[1] (net)                                      0.00       0.00 r
  arlock_s1[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s2[1] (net)                                      0.00       0.00 r
  arlock_s2[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s3[1] (net)                                      0.00       0.00 r
  arlock_s3[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s4[1] (net)                                      0.00       0.00 r
  arlock_s4[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s5[1] (net)                                      0.00       0.00 r
  arlock_s5[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s6[1] (net)                                      0.00       0.00 r
  arlock_s6[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlock_s7[1] (net)                                      0.00       0.00 r
  arlock_s7[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arlen_s1[3] (net)                                       0.00       0.00 r
  arlen_s1[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s2[2] (net)                                      0.00       0.00 r
  arprot_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s3[2] (net)                                      0.00       0.00 r
  arprot_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s4[2] (net)                                      0.00       0.00 r
  arprot_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s5[2] (net)                                      0.00       0.00 r
  arprot_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s6[2] (net)                                      0.00       0.00 r
  arprot_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arprot_s7[2] (net)                                      0.00       0.00 r
  arprot_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arready_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r (net)     3     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_9/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N77 (net)      9         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1375/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N78 (net)      1         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1374/Z (GTECH_OR2)      0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_o (net)     4      0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_o (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/arready_mp (net)                         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/ready_i (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/ready_o (net)      0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/ready_o (DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/arready_o (net)                          0.00       0.00 r
  U_DW_axi_mp_m1/arready_o (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arready_m1 (net)                                        0.00       0.00 r
  arready_m1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s1[2] (net)                                      0.00       0.00 r
  arsize_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s2[2] (net)                                      0.00       0.00 r
  arsize_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s3[2] (net)                                      0.00       0.00 r
  arsize_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s4[2] (net)                                      0.00       0.00 r
  arsize_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s5[2] (net)                                      0.00       0.00 r
  arsize_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s6[2] (net)                                      0.00       0.00 r
  arsize_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s1[3] (net)                                     0.00       0.00 r
  arcache_s1[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s2[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s2[31] (net)                                     0.00       0.00 r
  araddr_s2[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s3[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s3[31] (net)                                     0.00       0.00 r
  araddr_s3[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s4[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s4[31] (net)                                     0.00       0.00 r
  araddr_s4[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s5[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s5[31] (net)                                     0.00       0.00 r
  araddr_s5[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s6[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s6[31] (net)                                     0.00       0.00 r
  araddr_s6[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s7[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s7[31] (net)                                     0.00       0.00 r
  araddr_s7[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s1[1] (net)                                     0.00       0.00 r
  arburst_s1[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s2[1] (net)                                     0.00       0.00 r
  arburst_s2[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s3[1] (net)                                     0.00       0.00 r
  arburst_s3[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s4[1] (net)                                     0.00       0.00 r
  arburst_s4[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s5[1] (net)                                     0.00       0.00 r
  arburst_s5[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s6[1] (net)                                     0.00       0.00 r
  arburst_s6[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arburst_s7[1] (net)                                     0.00       0.00 r
  arburst_s7[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_13 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[13] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[13] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[13] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arsize_s7[2] (net)                                      0.00       0.00 r
  arsize_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s2[3] (net)                                     0.00       0.00 r
  arcache_s2[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s3[3] (net)                                     0.00       0.00 r
  arcache_s3[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s4[3] (net)                                     0.00       0.00 r
  arcache_s4[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s5[3] (net)                                     0.00       0.00 r
  arcache_s5[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s6[3] (net)                                     0.00       0.00 r
  arcache_s6[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arcache_s7[3] (net)                                     0.00       0.00 r
  arcache_s7[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s1[3] (net)                                        0.00       0.00 r
  arid_s1[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s2[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s2[3] (net)                                        0.00       0.00 r
  arid_s2[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s3[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s3[3] (net)                                        0.00       0.00 r
  arid_s3[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s4[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s4[3] (net)                                        0.00       0.00 r
  arid_s4[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s5[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s5[3] (net)                                        0.00       0.00 r
  arid_s5[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s6[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s6[3] (net)                                        0.00       0.00 r
  arid_s6[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s7[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arid_s7[3] (net)                                        0.00       0.00 r
  arid_s7[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s6[3] (net)                                       0.00       0.00 r
  awlen_s6[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s7[3] (net)                                     0.00       0.00 r
  awcache_s7[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s1[3] (net)                                        0.00       0.00 r
  awid_s1[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s2[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s2[3] (net)                                        0.00       0.00 r
  awid_s2[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s3[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s3[3] (net)                                        0.00       0.00 r
  awid_s3[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s4[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s4[3] (net)                                        0.00       0.00 r
  awid_s4[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s5[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s5[3] (net)                                        0.00       0.00 r
  awid_s5[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s6[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s6[3] (net)                                        0.00       0.00 r
  awid_s6[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s7[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[53] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awid_s7[3] (net)                                        0.00       0.00 r
  awid_s7[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s1[3] (net)                                       0.00       0.00 r
  awlen_s1[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s2[3] (net)                                       0.00       0.00 r
  awlen_s2[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s3[3] (net)                                       0.00       0.00 r
  awlen_s3[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s4[3] (net)                                       0.00       0.00 r
  awlen_s4[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s5[3] (net)                                       0.00       0.00 r
  awlen_s5[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s6[3] (net)                                     0.00       0.00 r
  awcache_s6[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_17 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[17] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[17] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[17] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlen_s7[3] (net)                                       0.00       0.00 r
  awlen_s7[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s1[1] (net)                                      0.00       0.00 r
  awlock_s1[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s2[1] (net)                                      0.00       0.00 r
  awlock_s2[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s3[1] (net)                                      0.00       0.00 r
  awlock_s3[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s4[1] (net)                                      0.00       0.00 r
  awlock_s4[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s5[1] (net)                                      0.00       0.00 r
  awlock_s5[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s6[1] (net)                                      0.00       0.00 r
  awlock_s6[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_8 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[8] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[8] (net)                     0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[8] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awlock_s7[1] (net)                                      0.00       0.00 r
  awlock_s7[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s1[2] (net)                                      0.00       0.00 r
  awprot_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s2[2] (net)                                      0.00       0.00 r
  awprot_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s3[2] (net)                                      0.00       0.00 r
  awprot_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s4[2] (net)                                      0.00       0.00 r
  awprot_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_2 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[2] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[2] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[2] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awprot_s5[2] (net)                                      0.00       0.00 r
  awprot_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s7[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s7[31] (net)                                     0.00       0.00 r
  awaddr_s7[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_1 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[1] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[1] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[1] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[1] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[1] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s1[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s1/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s1/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s1 (net)                                        0.00       0.00 r
  arvalid_s1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_2 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[2] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[2] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[2] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[2] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[2] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[2] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[2] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[2] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s2[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s2/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s2/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s2/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s2 (net)                                        0.00       0.00 r
  arvalid_s2 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_3 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[3] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[3] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[3] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[3] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[3] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[3] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[3] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[3] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s3[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s3/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s3/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s3/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s3 (net)                                        0.00       0.00 r
  arvalid_s3 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_4 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[4] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[4] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[4] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[4] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[4] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[4] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[4] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[4] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s4[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s4/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s4/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s4/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s4 (net)                                        0.00       0.00 r
  arvalid_s4 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_5 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[5] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[5] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[5] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[5] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[5] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[5] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[5] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[5] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s5[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s5/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s5/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s5/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s5 (net)                                        0.00       0.00 r
  arvalid_s5 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_6 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[6] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[6] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[6] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[6] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[6] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[6] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[6] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[6] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s6[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s6/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s6/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s6/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s6 (net)                                        0.00       0.00 r
  arvalid_s6 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r (net)     3     0.00      0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_2/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/N2 (net)       2         0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1262/Z_7 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[7] (net)     6     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/bus_valid_o[7] (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_irs[7] (net)                 0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_i[7] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[7] (net)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_valid_o[7] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[7] (net)                   0.00       0.00 r
  U_DW_axi_mp_m1/bus_arvalid_o[7] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  bus_arvalid_s7[0] (net)                                 0.00       0.00 r
  U_DW_axi_sp_s7/bus_arvalid_i[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/bus_arvalid_i[0] (net)                   0.00       0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_arvalid_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/rreq_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/request_i[0] (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_i (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl/grant_o (DW_axi_arbpl_0_1_1_0_1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/grant_o (DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_arb (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C220/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_pre_mask (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/C219/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (net)     6     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/grant_o (DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (net)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/valid_o (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s7/arvalid_o (net)                          0.00       0.00 r
  U_DW_axi_sp_s7/arvalid_o (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  arvalid_s7 (net)                                        0.00       0.00 r
  arvalid_s7 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s1[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s1[31] (net)                                     0.00       0.00 r
  awaddr_s1[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s2[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s2[31] (net)                                     0.00       0.00 r
  awaddr_s2[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s3[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s3[31] (net)                                     0.00       0.00 r
  awaddr_s3[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s4[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s4[31] (net)                                     0.00       0.00 r
  awaddr_s4[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s5[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s5[31] (net)                                     0.00       0.00 r
  awaddr_s5[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s6[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awaddr_s6[31] (net)                                     0.00       0.00 r
  awaddr_s6[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s1[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_49 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[49] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[49] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[49] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s1[31] (net)                                     0.00       0.00 r
  araddr_s1[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s1[1] (net)                                     0.00       0.00 r
  awburst_s1[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s2[1] (net)                                     0.00       0.00 r
  awburst_s2[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s3[1] (net)                                     0.00       0.00 r
  awburst_s3[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s4[1] (net)                                     0.00       0.00 r
  awburst_s4[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s5[1] (net)                                     0.00       0.00 r
  awburst_s5[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s6/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s6/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s6[1] (net)                                     0.00       0.00 r
  awburst_s6[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_10 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[10] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s7/awpayload_o[10] (net)                    0.00       0.00 r
  U_DW_axi_sp_s7/awpayload_o[10] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awburst_s7[1] (net)                                     0.00       0.00 r
  awburst_s7[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s1/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s1/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s1[3] (net)                                     0.00       0.00 r
  awcache_s1[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s2/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s2/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s2[3] (net)                                     0.00       0.00 r
  awcache_s2[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s3/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s3/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s3[3] (net)                                     0.00       0.00 r
  awcache_s3[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s4/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s4/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s4[3] (net)                                     0.00       0.00 r
  awcache_s4[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/C139/Z_6 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/payload_o[6] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0)     0.00     0.00 r
  U_DW_axi_sp_s5/awpayload_o[6] (net)                     0.00       0.00 r
  U_DW_axi_sp_s5/awpayload_o[6] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  awcache_s5[3] (net)                                     0.00       0.00 r
  awcache_s5[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

1
